

## Intel® 64 and IA-32 Architectures Software Developer's Manual

Volume 2B: Instruction Set Reference, M-Z

**NOTE:** The Intel® 64 and IA-32 Architectures Software Developer's Manual consists of seven volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-L, Order Number 253666; Instruction Set Reference, Order Number 326018; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019. Refer to all seven volumes when evaluating your design needs.

Order Number: 253667-040US

October 2011

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The Intel $^{\otimes}$  64 architecture processors may contain design defects or errors known as errata. Current characterized errata are available on request.

Intel<sup>®</sup> Hyper-Threading Technology requires a computer system with an Intel<sup>®</sup> processor supporting Hyper-Threading Technology and an Intel<sup>®</sup> HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information, see http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support Intel HT Technology.

Intel® Virtualization Technology requires a computer system with an enabled Intel® processor, BIOS, virtual machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, performance or other benefits will\_vary depending on hardware and software configurations. Intel® Virtualization Technology-enabled BIOS and VMM applications are currently in development.

64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel<sup>®</sup> 64 architecture. Processors will not operate (including 32-bit operation) without an Intel<sup>®</sup> 64 architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.

Intel, Pentium, Intel Xeon, Intel NetBurst, Intel Core, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo, Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, Intel Atom, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at http://www.intel.com

Copyright © 1997-2011 Intel Corporation

# CHAPTER 4 INSTRUCTION SET REFERENCE, M-Z

# 4.1 IMM8 CONTROL BYTE OPERATION FOR PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM

The notations introduced in this section are referenced in the reference pages of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM. The operation of the immediate control byte is common to these four string text processing instructions of SSE4.2. This section describes the common operations.

## 4.1.1 General Description

The operation of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM is defined by the combination of the respective opcode and the interpretation of an immediate control byte that is part of the instruction encoding.

The opcode controls the relationship of input bytes/words to each other (determines whether the inputs terminated strings or whether lengths are expressed explicitly) as well as the desired output (index or mask).

The Imm8 Control Byte for PCMPESTRM/PCMPESTRI/PCMPISTRM/PCMPISTRI encodes a significant amount of programmable control over the functionality of those instructions. Some functionality is unique to each instruction while some is common across some or all of the four instructions. This section describes functionality which is common across the four instructions.

The arithmetic flags (ZF, CF, SF, OF, AF, PF) are set as a result of these instructions. However, the meanings of the flags have been overloaded from their typical meanings in order to provide additional information regarding the relationships of the two inputs.

PCMPxSTRx instructions perform arithmetic comparisons between all possible pairs of bytes or words, one from each packed input source operand. The boolean results of those comparisons are then aggregated in order to produce meaningful results. The Imm8 Control Byte is used to affect the interpretation of individual input elements as well as control the arithmetic comparisons used and the specific aggregation scheme.

Specifically, the Imm8 Control Byte consists of bit fields that control the following attributes:

Source data format — Byte/word data element granularity, signed or unsigned elements

- Aggregation operation Encodes the mode of per-element comparison operation and the aggregation of per-element comparisons into an intermediate result
- Polarity Specifies intermediate processing to be performed on the intermediate result
- Output selection Specifies final operation to produce the output (depending on index or mask) from the intermediate result

#### 4.1.2 Source Data Format

Table 4-1. Source Data Format

Imm8[1:0]	Meaning	Description
00Ь	Unsigned bytes	Both 128-bit sources are treated as packed, unsigned bytes.
01Ь	Unsigned words	Both 128-bit sources are treated as packed, unsigned words.
10b	Signed bytes	Both 128-bit sources are treated as packed, signed bytes.
11b	Signed words	Both 128-bit sources are treated as packed, signed words.

If the Imm8 Control Byte has bit[0] cleared, each source contains 16 packed bytes. If the bit is set each source contains 8 packed words. If the Imm8 Control Byte has bit[1] cleared, each input contains unsigned data. If the bit is set each source contains signed data.

## 4.1.3 Aggregation Operation

Table 4-2. Aggregation Operation

Imm8[3:2]	Mode	Comparison	
00Ь	Equal any	The arithmetic comparison is "equal."	
01ь	Ranges	Arithmetic comparison is "greater than or equal" between even indexed bytes/words of reg and each byte/word of reg/mem.	
		Arithmetic comparison is "less than or equal" between odd indexed bytes/words of reg and each byte/word of reg/mem.	
		(reg/mem[m] >= reg[n] for n = even, reg/mem[m] <= reg[n] for n = odd)	
10b	Equal each	The arithmetic comparison is "equal."	
11b	Equal ordered	The arithmetic comparison is "equal."	

All 256 (64) possible comparisons are always performed. The individual Boolean results of those comparisons are referred by "BoolRes[Reg/Mem element index, Reg element index]." Comparisons evaluating to "True" are represented with a 1, False with a 0 (positive logic). The initial results are then aggregated into a 16-bit (8-bit) intermediate result (IntRes1) using one of the modes described in the table below, as determined by Imm8 Control Byte bit[3:2].

See Section 4.1.6 for a description of the overrideIfDataInvalid() function used in Table 4-3.

Table 4-3. Aggregation Operation

Mode	Pseudocode
Equal any (find characters from a set)	UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i++ IntRes1[j] OR= overridelfDataInvalid(BoolRes[j,i])
Ranges (find characters from ranges)	UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i+=2 IntRes1[j] OR= (overrideIfDataInvalid(BoolRes[j,i]) AND overrideIfDataInvalid(BoolRes[j,i+1]))
Equal each (string compare)	UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For i = 0 to UpperBound, i++ IntRes1[i] = overrideIfDataInvalid(BoolRes[i,i])
Equal ordered (substring search)	UpperBound = imm8[0] ? 7 :15; IntRes1 = imm8[0] ? 0xFF : 0xFFFF For j = 0 to UpperBound, j++ For i = 0 to UpperBound-j, k=j to UpperBound, k++, i++ IntRes1[j] AND= overridelfDataInvalid(BoolRes[k,i])

## 4.1.4 Polarity

IntRes1 may then be further modified by performing a 1's compliment, according to the value of the Imm8 Control Byte bit[4]. Optionally, a mask may be used such that only those IntRes1 bits which correspond to "valid" reg/mem input elements are complimented (note that the definition of a valid input element is dependant on the specific opcode and is defined in each opcode's description). The result of the possible negation is referred to as IntRes2.

Table 4-4. Polarity

Imm8[5:4]	Operation	Description
00b	Positive Polarity (+)	IntRes2 = IntRes1
01b	Negative Polarity (-)	IntRes2 = -1 XOR IntRes1
10b	Masked (+)	IntRes2 = IntRes1
11b	Masked (-)	IntRes2[i] = IntRes1[i] if reg/mem[i] invalid, else = ~IntRes1[i]

## 4.1.5 Output Selection

Table 4-5. Ouput Selection

Imm8[6]	Operation	Description
0b	Least significant index	The index returned to ECX is of the least significant set bit in IntRes2.
1b	Most significant index	The index returned to ECX is of the most significant set bit in IntRes2.

For PCMPESTRI/PCMPISTRI, the Imm8 Control Byte bit[6] is used to determine if the index is of the least significant or most significant bit of IntRes2.

Table 4-6. Output Selection

Imm8[6]	Operation	Description	
Ob	Bit mask	IntRes2 is returned as the mask to the least significant bits of XMM0 with zero extension to 128 bits.	
1b	Byte/word mask	IntRes2 is expanded into a byte/word mask (based on imm8[1]) and placed in XMMO. The expansion is performed by replicating each bit into all of the bits of the byte/word of the same index.	

Specifically for PCMPESTRM/PCMPISTRM, the Imm8 Control Byte bit[6] is used to determine if the mask is a 16 (8) bit mask or a 128 bit byte/word mask.

## 4.1.6 Valid/Invalid Override of Comparisons

PCMPxSTRx instructions allow for the possibility that an end-of-string (EOS) situation may occur within the 128-bit packed data value (see the instruction descriptions below for details). Any data elements on either source that are determined to be past the EOS are considered to be invalid, and the treatment of invalid data within a comparison pair varies depending on the aggregation function being performed.

In general, the individual comparison result for each element pair BoolRes[i.j] can be forced true or false if one or more elements in the pair are invalid. See Table 4-7.

Table 4-7. Comparison Result for Each Element Pair BoolRes[i.j]

xmm1 byte/ word	xmm2/ m128 byte/word	Imm8[3:2] = 00b (equal any)	Imm8[3:2] = 01b (ranges)	Imm8[3:2] = 10b (equal each)	Imm8[3:2] = 11b (equal ordered)
Invalid	Invalid	Force false	Force false	Force true	Force true
Invalid	Valid	Force false	Force false	Force false	Force true
Valid	Invalid	Force false	Force false	Force false	Force false
Valid	Valid	Do not force	Do not force	Do not force	Do not force

## 4.1.7 Summary of Im8 Control byte

Table 4-8. Summary of Imm8 Control Byte

Imm8	Description		
Ob	128-bit sources treated as 16 packed bytes.		
1b	128-bit sources treated as 8 packed words.		
0-b	Packed bytes/words are unsigned.		
1-b	Packed bytes/words are signed.		
00b	Mode is equal any.		
01b	Mode is ranges.		
10b	Mode is equal each.		
11b	Mode is equal ordered.		
0b	IntRes1 is unmodified.		
1b	IntRes1 is negated (1's compliment).		
0b	Negation of IntRes1 is for all 16 (8) bits.		
1b Negation of IntRes1 is masked by reg/mem validity.			
-0b Index of the least significant, set, bit is used (regardless of corinput element validity).			
	IntRes2 is returned in least significant bits of XMM0.		
-1b	Index of the most significant, set, bit is used (regardless of corresponding input element validity).		
	Each bit of IntRes2 is expanded to byte/word.		
0b	This bit currently has no defined effect, should be 0.		
1b	This bit currently has no defined effect, should be 0.		

## 4.1.8 Diagram Comparison and Aggregation Process




Figure 4-1. Operation of PCMPSTRx and PCMPESTRx

## 4.2 INSTRUCTIONS (M-Z)

Chapter 4 continues an alphabetical discussion of Intel<sup>®</sup> 64 and IA-32 instructions (M-Z). See also: Chapter 3, "Instruction Set Reference, A-L," in the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 2A*.

## MASKMOVDQU—Store Selected Bytes of Double Quadword

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF F7 /r MASKMOVDQU xmm1, xmm2	RM	V/V	SSE2	Selectively write bytes from xmm1 to memory location using the byte mask in xmm2. The default memory location is specified by DS:EDI/RDI.
VEX.128.66.0F.WIG F7 /r VMASKMOVDQU xmm1, xmm2	RM	V/V	AVX	Selectively write bytes from xmm1 to memory location using the byte mask in xmm2. The default memory location is specified by DS:DI/EDI/RDI.

## Instruction Operand Encoding<sup>1</sup>

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (r)	ModRM:r/m (r)	NA	NA	

#### **Description**

Stores selected bytes from the source operand (first operand) into an 128-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are XMM registers. The memory location specified by the effective address in the DI/EDI/RDI register (the default segment register is DS, but this may be overridden with a segment-override prefix). The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)

The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.

The MASKMOVDQU instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the <code>Intel</code>® 64 and <code>IA-32</code> Architectures Software Developer's <code>Manual, Volume 1</code>). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVDQU instructions if multiple

<sup>1.</sup>ModRM.MOD = 011B required

processors might use different memory types to read/write the destination memory locations.

Behavior with a mask of all 0s is as follows:

- No data will be written to memory.
- Signaling of breakpoints (code or data) is not guaranteed; different processor implementations may signal or not signal these breakpoints.
- Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).
- If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation-specific.

The MASKMOVDQU instruction can be used to improve performance of algorithms that need to merge data on a byte-by-byte basis. MASKMOVDQU should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the byte-mask without allocating old data prior to the store.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

If VMASKMOVDQU is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

#### Operation

```
IF (MASK[7] = 1)
    THEN DEST[DI/EDI] ← SRC[7:0] ELSE (* Memory location unchanged *); FI;
IF (MASK[15] = 1)
    THEN DEST[DI/EDI +1] ← SRC[15:8] ELSE (* Memory location unchanged *); FI;
    (* Repeat operation for 3rd through 14th bytes in source operand *)
IF (MASK[127] = 1)
    THEN DEST[DI/EDI +15] ← SRC[127:120] ELSE (* Memory location unchanged *); FI;
```

#### Intel C/C++ Compiler Intrinsic Equivalent

```
void _mm_maskmoveu_si128(__m128i d, __m128i n, char * p)
```

#### Other Exceptions

```
See Exceptions Type 4; additionally

#UD If VEX.L= 1

If VEX.vvvv != 1111B.
```

## MASKMOVQ—Store Selected Bytes of Quadword

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F F7 /r	MASKMOVQ mm1, mm2	RM	Valid	Valid	Selectively write bytes from mm1 to memory location using the byte mask in mm2. The default memory location is specified by DS:DI/EDI/RDI.

#### **Instruction Operand Encoding**

0-15-	Operand 1	Operand 2	Opposed 2	Operand 4
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r)	ModRM:r/m (r)	NA	NA

#### Description

Stores selected bytes from the source operand (first operand) into a 64-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are MMX technology registers. The memory location specified by the effective address in the DI/EDI/RDI register (the default segment register is DS, but this may be overridden with a segment-override prefix). The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)

The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.

The MASKMOVQ instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the <code>Intel</code>® 64 and <code>IA-32</code> Architectures Software Developer's <code>Manual, Volume 1</code>). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

This instruction causes a transition from x87 FPU to MMX technology state (that is, the x87 FPU top-of-stack pointer is set to 0 and the x87 FPU tag word is set to all 0s [valid]).

The behavior of the MASKMOVQ instruction with a mask of all 0s is as follows:

- No data will be written to memory.
- Transition from x87 FPU to MMX technology state will occur.

- Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).
- Signaling of breakpoints (code or data) is not guaranteed (implementation dependent).
- If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation-specific.

The MASKMOVQ instruction can be used to improve performance for algorithms that need to merge data on a byte-by-byte basis. It should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the byte-mask without allocating old data prior to the store.

In 64-bit mode, the memory address is specified by DS:RDI.

#### Operation

```
\begin{split} &\text{IF (MASK[7] = 1)} \\ &\text{THEN DEST[DI/EDI]} \leftarrow \text{SRC[7:0] ELSE (* Memory location unchanged *); FI;} \\ &\text{IF (MASK[15] = 1)} \\ &\text{THEN DEST[DI/EDI +1]} \leftarrow \text{SRC[15:8] ELSE (* Memory location unchanged *); FI;} \\ &\text{(* Repeat operation for 3rd through 6th bytes in source operand *)} \\ &\text{IF (MASK[63] = 1)} \\ &\text{THEN DEST[DI/EDI +15]} \leftarrow \text{SRC[63:56] ELSE (* Memory location unchanged *); FI;} \\ \end{split}
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
void mm maskmove si64( m64d, m64n, char * p)
```

#### Other Exceptions

See Table 22-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## MAXPD—Return Maximum Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 5F /r MAXPD xmm1, xmm2/m128	RM	V/V	SSE2	Return the maximum double-precision floating-point values between xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG 5F /r VMAXPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the maximum double-precision floating-point values between xmm2 and xmm3/mem.
VEX.NDS.256.66.0F.WIG 5F /r VMAXPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the maximum packed double-precision floating-point values between ymm2 and ymm3/mem.

#### **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register

and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

```
MAX(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST ← SRC1;
        ELSE DEST ← SRC2;
   FI;
}
MAXPD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow MAX(DEST[63:0], SRC[63:0])
DEST[127:64] \leftarrow MAX(DEST[127:64], SRC[127:64])
DEST[VLMAX-1:128] (Unmodified)
VMAXPD (VEX.128 encoded version)
DEST[63:0] \leftarrow MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] \leftarrow MAX(SRC1[127:64], SRC2[127:64])
DEST[VLMAX-1:128] \leftarrow 0
VMAXPD (VEX.256 encoded version)
DEST[63:0] \leftarrow MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] \leftarrow MAX(SRC1[127:64], SRC2[127:64])
DEST[191:128] \leftarrow MAX(SRC1[191:128], SRC2[191:128])
DEST[255:192] \leftarrow MAX(SRC1[255:192], SRC2[255:192])
Intel C/C++ Compiler Intrinsic Equivalent
MAXPD:
              __m128d _mm_max_pd(__m128d a, __m128d b);
              m256d mm256 max pd ( m256d a, m256d b);
VMAXPD:
```

## **SIMD Floating-Point Exceptions**

Invalid (including QNaN source operand), Denormal.

## Other Exceptions

See Exceptions Type 2.

## MAXPS—Return Maximum Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 5F /r MAXPS xmm1, xmm2/m128	RM	V/V	SSE	Return the maximum single- precision floating-point values between xmm2/m128 and xmm1.
VEX.NDS.128.0F.WIG 5F /r VMAXPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the maximum single- precision floating-point values between xmm2 and xmm3/mem.
VEX.NDS.256.0F.WIG 5F /r VMAXPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the maximum single double-precision floating-point values between ymm2 and ymm3/mem.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register

and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

```
MAX(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST ← SRC1;
        ELSE DEST ← SRC2;
   FI:
}
MAXPS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow MAX(DEST[31:0], SRC[31:0])
DEST[63:32] \leftarrow MAX(DEST[63:32], SRC[63:32])
DEST[95:64] \leftarrow MAX(DEST[95:64], SRC[95:64])
DEST[127:96] \leftarrow MAX(DEST[127:96], SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VMAXPS (VEX.128 encoded version)
DEST[31:0] \leftarrow MAX(SRC1[31:0], SRC2[31:0])
DEST[63:32] \leftarrow MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] \leftarrow MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] \leftarrow MAX(SRC1[127:96], SRC2[127:96])
DEST[VLMAX-1:128] \leftarrow 0
VMAXPS (VEX.256 encoded version)
DEST[31:0] \leftarrow MAX(SRC1[31:0], SRC2[31:0])
DEST[63:32] \leftarrow MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] \leftarrow MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] \leftarrow MAX(SRC1[127:96], SRC2[127:96])
DEST[159:128] \leftarrow MAX(SRC1[159:128], SRC2[159:128])
DEST[191:160] \leftarrow MAX(SRC1[191:160], SRC2[191:160])
DEST[223:192] \leftarrow MAX(SRC1[223:192], SRC2[223:192])
```

#### DEST[255:224] ← MAX(SRC1[255:224], SRC2[255:224])

#### Intel C/C++ Compiler Intrinsic Equivalent

```
MAXPS: __m128 _mm_max_ps (__m128 a, __m128 b);
```

VMAXPS: \_\_m256 \_mm256\_max\_ps (\_\_m256 a, \_\_m256 b);

## **SIMD Floating-Point Exceptions**

Invalid (including QNaN source operand), Denormal.

#### Other Exceptions

See Exceptions Type 2.

## MAXSD—Return Maximum Scalar Double-Precision Floating-Point Value

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F2 OF 5F /r MAXSD xmm1, xmm2/m64	RM	V/V	SSE2	Return the maximum scalar double-precision floating-point value between xmm2/mem64 and xmm1.
VEX.NDS.LIG.F2.0F.WIG 5F /r VMAXSD xmm1, xmm2, xmm3/m64	RVM	V/V	AVX	Return the maximum scalar double-precision floating-point value between xmm3/mem64 and xmm2.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

Compares the low double-precision floating-point values in the first source operand and second the source operand, and returns the maximum value to the low quadword of the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. When the second source operand is a memory operand, only 64 bits are accessed. The high quadword of the destination operand is copied from the same bits of first source operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN of either source operand be returned, the action of MAXSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### Operation

```
MAX(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST ← SRC2;
   FI:
}
MAXSD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow MAX(DEST[63:0], SRC[63:0])
DEST[VLMAX-1:64] (Unmodified)
VMAXSD (VEX.128 encoded version)
DEST[63:0] \leftarrow MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] \leftarrow SRC1[127:64]
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
MAXSD:
              __m128d _mm_max_sd(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
```

## Other Exceptions

See Exceptions Type 3.

## MAXSS—Return Maximum Scalar Single-Precision Floating-Point Value

01-1	0-7	C4/22 Lit	CDLIID	D   - +
Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 0F 5F /r MAXSS xmm1, xmm2/m32	RM	V/V	SSE	Return the maximum scalar single-precision floating-point value between xmm2/mem32 and xmm1.
VEX.NDS.LIG.F3.0F.WIG 5F /r VMAXSS xmm1, xmm2, xmm3/m32	RVM	V/V	AVX	Return the maximum scalar single-precision floating-point value between xmm3/mem32 and xmm2.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

Compares the low single-precision floating-point values in the first source operand and the second source operand, and returns the maximum value to the low doubleword of the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN from either source operand be returned, the action of MAXSS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### Operation

```
MAX(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST ← SRC1;
        ELSE DEST ← SRC2;
   FI;
}
MAXSS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow MAX(DEST[31:0], SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)
VMAXSS (VEX.128 encoded version)
DEST[31:0] \leftarrow MAX(SRC1[31:0], SRC2[31:0])
DEST[127:32] \leftarrow SRC1[127:32]
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
__m128d _mm_max_ss(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
Other Exceptions
```

See Exceptions Type 3.

## MFENCE—Memory Fence

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AE /6	MFENCE	NP	Valid	Valid	Serializes load and store operations.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Performs a serializing operation on all load-from-memory and store-to-memory instructions that were issued prior the MFENCE instruction. This serializing operation guarantees that every load and store instruction that precedes the MFENCE instruction in program order becomes globally visible before any load or store instruction that follows the MFENCE instruction. The MFENCE instruction is ordered with respect to all load and store instructions, other MFENCE instructions, any LFENCE and SFENCE instructions, and any serializing instructions (such as the CPUID instruction). MFENCE does not serialize the instruction stream.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, speculative reads, write-combining, and write-collapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The MFENCE instruction provides a performance-efficient way of ensuring load and store ordering between routines that produce weakly-ordered results and routines that consume that data.

Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an MFENCE instruction. Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an MFENCE instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

A load instruction is considered to become globally visible when the value to be loaded into its destination register is determined.

#### Operation

Wait\_On\_Following\_Loads\_And\_Stores\_Until(preceding\_loads\_and\_stores\_globally\_visible);

## Intel C/C++ Compiler Intrinsic Equivalent

void \_mm\_mfence(void)

## **Exceptions (All Modes of Operation)**

#UD If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

## MINPD—Return Minimum Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 5D /r MINPD xmm1, xmm2/m128	RM	V/V	SSE2	Return the minimum double- precision floating-point values between xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG 5D /r VMINPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the minimum double- precision floating-point values between xmm2 and xmm3/mem.
VEX.NDS.256.66.0F.WIG 5D /r VMINPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the minimum packed double-precision floating-point values between ymm2 and ymm3/mem.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register

and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

#### Operation

```
MIN(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2:
        ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI:
        ELSE IF (SRC2 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST \leftarrow SRC1;
        ELSE DEST ← SRC2;
   FI:
}
MINPD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] \leftarrow MIN(SRC1[127:64], SRC2[127:64])
DEST[VLMAX-1:128] (Unmodified)
VMINPD (VEX.128 encoded version)
DEST[63:0] \leftarrow MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] \leftarrow MIN(SRC1[127:64], SRC2[127:64])
DEST[VLMAX-1:128] \leftarrow 0
VMINPD (VEX.256 encoded version)
DEST[63:0] \leftarrow MIN(SRC1[63:0], SRC2[63:01)
DEST[127:64] \leftarrow MIN(SRC1[127:64], SRC2[127:64])
DEST[191:128] \leftarrow MIN(SRC1[191:128], SRC2[191:128])
DEST[255:192] \leftarrow MIN(SRC1[255:192], SRC2[255:192])
Intel C/C++ Compiler Intrinsic Equivalent
MINPD:
               __m128d _mm_min_pd(__m128d a, __m128d b);
               __m256d _mm256_min_pd (__m256d a, __m256d b);
VMINPD:
```

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

## **Other Exceptions**

See Exceptions Type 2.

## MINPS—Return Minimum Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 5D /r MINPS xmm1, xmm2/m128	RM	V/V	SSE	Return the minimum single- precision floating-point values between xmm2/m128 and xmm1.
VEX.NDS.128.0F.WIG 5D /r VMINPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the minimum single- precision floating-point values between xmm2 and xmm3/mem.
VEX.NDS.256.0F.WIG 5D /r VMINPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the minimum single double-precision floating-point values between ymm2 and ymm3/mem.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN, that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register

and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are upmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

```
MIN(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST ← SRC1;
        ELSE DEST ← SRC2;
   FI:
}
MINPS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow MIN(SRC1[31:0], SRC2[31:0])
DEST[63:32] \leftarrow MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] \leftarrow MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] \leftarrow MIN(SRC1[127:96], SRC2[127:96])
DEST[VLMAX-1:128] (Unmodified)
VMINPS (VEX.128 encoded version)
DEST[31:0] \leftarrow MIN(SRC1[31:0], SRC2[31:0])
DEST[63:32] \leftarrow MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] \leftarrow MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] \leftarrow MIN(SRC1[127:96], SRC2[127:96])
DEST[VLMAX-1:128] \leftarrow 0
VMINPS (VEX.256 encoded version)
DEST[31:0] \leftarrow MIN(SRC1[31:0], SRC2[31:0])
DEST[63:32] \leftarrow MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] \leftarrow MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] \leftarrow MIN(SRC1[127:96], SRC2[127:96])
DEST[159:128] \leftarrow MIN(SRC1[159:128], SRC2[159:128])
DEST[191:160] \leftarrow MIN(SRC1[191:160], SRC2[191:160])
DEST[223:192] \leftarrow MIN(SRC1[223:192], SRC2[223:192])
```

#### DEST[255:224] ← MIN(SRC1[255:224], SRC2[255:224])

#### Intel C/C++ Compiler Intrinsic Equivalent

```
MINPS: __m128d _mm_min_ps(__m128d a, __m128d b);

VMINPS: __m256 _mm256 _min_ps (__m256 a, __m256 b);
```

#### **SIMD Floating-Point Exceptions**

Invalid (including QNaN source operand), Denormal.

## Other Exceptions

See Exceptions Type 2.

## MINSD—Return Minimum Scalar Double-Precision Floating-Point Value

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F2 OF 5D /r MINSD xmm1, xmm2/m64	RM	V/V	SSE2	Return the minimum scalar double-precision floating-point value between xmm2/mem64 and xmm1.
VEX.NDS.LIG.F2.0F.WIG 5D /r VMINSD xmm1, xmm2, xmm3/m64	RVM	V/V	AVX	Return the minimum scalar double precision floating-point value between xmm3/mem64 and xmm2.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

Compares the low double-precision floating-point values in the first source operand and the second source operand, and returns the minimum value to the low quadword of the destination operand. When the source operand is a memory operand, only the 64 bits are accessed. The high quadword of the destination operand is copied from the same bits in the first source operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second source) be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### Operation

```
MIN(SRC1, SRC2)
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST ← SRC1;
        ELSE DEST ← SRC2;
   FI:
}
MINSD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow MIN(SRC1[63:0], SRC2[63:0])
DEST[VLMAX-1:64] (Unmodified)
MINSD (VEX.128 encoded version)
DEST[63:0] \leftarrow MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] \leftarrow SRC1[127:64]
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
MINSD:
              __m128d _mm_min_sd(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.
```

## MINSS—Return Minimum Scalar Single-Precision Floating-Point Value

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 OF 5D /r MINSS xmm1, xmm2/m32	RM	V/V	SSE	Return the minimum scalar single-precision floating-point value between xmm2/mem32 and xmm1.
VEX.NDS.LIG.F3.0F.WIG 5D /r VMINSS xmm1,xmm2, xmm3/m32	RVM	V/V	AVX	Return the minimum scalar single precision floating-point value between xmm3/mem32 and xmm2.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

Compares the low single-precision floating-point values in the first source operand and the second source operand and returns the minimum value to the low doubleword of the destination operand.

If the values being compared are both 0.0s (of either sign), the value in the second source operand is returned. If a value in the second operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN (SNaN or QNaN) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN in either source operand be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### Operation

```
MIN(SRC1, SRC2)
{
   IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST \leftarrow SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST ← SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST ← SRC1;
        ELSE DEST ← SRC2;
   FI;
}
MINSS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow MIN(SRC1[31:0], SRC2[31:0])
DEST[VLMAX-1:32] (Unmodified)
VMINSS (VEX.128 encoded version)
DEST[31:0] \leftarrow MIN(SRC1[31:0], SRC2[31:0])
DEST[127:32] \leftarrow SRC1[127:32]
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
MINSS:
              __m128d _mm_min_ss(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.
```

# MONITOR—Set Up Monitor Address

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 <i>C8</i>	MONITOR	NP	Valid	Valid	Sets up a linear address range to be monitored by hardware and activates the monitor. The address range should be a write-back memory caching type. The address is DS:EAX (DS:RAX in 64-bit mode).

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
NP	NA	NA	NA	NA	

#### **Description**

The MONITOR instruction arms address monitoring hardware using an address specified in EAX (the address range that the monitoring hardware checks for store operations can be determined by using CPUID). A store to an address within the specified address range triggers the monitoring hardware. The state of monitor hardware is used by MWAIT.

The content of EAX is an effective address (in 64-bit mode, RAX is used). By default, the DS segment is used to create a linear address that is monitored. Segment overrides can be used.

ECX and EDX are also used. They communicate other information to MONITOR. ECX specifies optional extensions. EDX specifies optional hints; it does not change the architectural behavior of the instruction. For the Pentium 4 processor (family 15, model 3), no extensions or hints are defined. Undefined hints in EDX are ignored by the processor; undefined extensions in ECX raises a general protection fault.

The address range must use memory of the write-back type. Only write-back memory will correctly trigger the monitoring hardware. Additional information on determining what address range to use in order to prevent false wake-ups is described in Chapter 8, "Multiple-Processor Management" of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3A*.

The MONITOR instruction is ordered as a load operation with respect to other memory transactions. The instruction is subject to the permission checking and faults associated with a byte load. Like a load, MONITOR sets the A-bit but not the D-bit in page tables.

The MONITOR CPUID feature flag (ECX bit 3; CPUID executed EAX = 1) indicates the availability of MONITOR and MWAIT in the processor. When set, MONITOR may be

executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode exception). The operating system or system BIOS may disable this instruction by using the IA32\_MISC\_ENABLE MSR; disabling MONITOR clears the CPUID feature flag and causes execution to generate an illegal opcode exception.

The instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

MONITOR sets up an address range for the monitor hardware using the content of EAX (RAX in 64-bit mode) as an effective address and puts the monitor hardware in armed state. Always use memory of the write-back caching type. A store to the specified address range will trigger the monitor hardware. The content of ECX and EDX are used to communicate other information to the monitor hardware.

#### Intel C/C++ Compiler Intrinsic Equivalent

MONITOR: void mm monitor(void const \*p, unsigned extensions, unsigned hints)

#### **Numeric Exceptions**

None

#### **Protected Mode Exceptions**

#GP(0) If the value in EAX is outside the CS, DS, ES, FS, or GS segment

limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

If ECX  $\neq$  0.

#SS(0) If the value in EAX is outside the SS segment limit.

#PF(fault-code) For a page fault.

#UD If CPUID.01H: ECX.MONITOR[bit 3] = 0.

If current privilege level is not 0.

#### Real Address Mode Exceptions

#GP If the CS, DS, ES, FS, or GS register is used to access memory

and the value in EAX is outside of the effective address space

from 0 to FFFFH.

If ECX  $\neq$  0.

#SS If the SS register is used to access memory and the value in EAX

is outside of the effective address space from 0 to FFFFH.

#UD If CPUID.01H: ECX.MONITOR[bit 3] = 0.

#### Virtual 8086 Mode Exceptions

#UD The MONITOR instruction is not recognized in virtual-8086 mode

(even if CPUID.01H:ECX.MONITOR[bit 3] = 1).

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#GP(0) If the linear address of the operand in the CS, DS, ES, FS, or GS

segment is in a non-canonical form.

If RCX  $\neq$  0.

#SS(0) If the SS register is used to access memory and the value in EAX

is in a non-canonical form.

#PF(fault-code) For a page fault.

#UD If the current privilege level is not 0.

If CPUID.01H:ECX.MONITOR[bit 3] = 0.

# MOV-Move

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
88 /r	MOV r/m8,r8	MR	Valid	Valid	Move r8 to r/m8.
REX + 88 /r	MOV r/m8 <sup>***</sup> ,r8 <sup>***</sup>	MR	Valid	N.E.	Move r8 to r/m8.
89 /r	MOV r/m16,r16	MR	Valid	Valid	Move <i>r16</i> to <i>r/m16</i> .
89 /r	MOV r/m32,r32	MR	Valid	Valid	Move <i>r32</i> to <i>r/m32</i> .
REX.W + 89 /r	MOV r/m64,r64	MR	Valid	N.E.	Move <i>r64</i> to <i>r/m64</i> .
8A /r	MOV r8,r/m8	RM	Valid	Valid	Move r/m8 to r8.
REX + 8A /r	MOV r8***,r/m8***	RM	Valid	N.E.	Move r/m8 to r8.
8B /r	MOV r16,r/m16	RM	Valid	Valid	Move <i>r/m16</i> to <i>r16</i> .
8B /r	MOV r32,r/m32	RM	Valid	Valid	Move <i>r/m32</i> to <i>r32</i> .
REX.W + 8B /r	MOV r64,r/m64	RM	Valid	N.E.	Move <i>r/m64</i> to <i>r64</i> .
8C /r	MOV r/m16,Sreg**	MR	Valid	Valid	Move segment register to $r/m16$ .
REX.W + 8C /r	MOV r/m64,Sreg**	MR	Valid	Valid	Move zero extended 16-bit segment register to <i>r/m64</i> .
8E /r	MOV Sreg,r/m16**	RM	Valid	Valid	Move <i>r/m16</i> to segment register.
REX.W + 8E /r	MOV Sreg,r/m64**	RM	Valid	Valid	Move <i>lower 16 bits of</i> r/m64 to segment register.
A0	MOV AL,moffs8*	FD	Valid	Valid	Move byte at (seg:offset) to AL.
REX.W + A0	MOV AL,moffs8*	FD	Valid	N.E.	Move byte at (offset) to AL.
A1	MOV AX,moffs16*	FD	Valid	Valid	Move word at (seg:offset) to AX.
A1	MOV EAX, <i>moffs32</i> *	FD	Valid	Valid	Move doubleword at (seg:offset) to EAX.
REX.W + A1	MOV RAX,moffs64*	FD	Valid	N.E.	Move quadword at ( <i>offset</i> ) to RAX.
A2	MOV moffs8,AL	TD	Valid	Valid	Move AL to (seg:offset).
REX.W + A2	MOV moffs8***,AL	TD	Valid	N.E.	Move AL to (offset).
АЗ	MOV moffs16*,AX	TD	Valid	Valid	Move AX to (seg:offset).
АЗ	MOV moffs32*,EAX	TD	Valid	Valid	Move EAX to (seg:offset).

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
REX.W + A3	MOV moffs64*,RAX	TD	Valid	N.E.	Move RAX to (offset).
B0+ <i>rb</i>	MOV r8, imm8	Ol	Valid	Valid	Move imm8 to r8.
REX + B0+ <i>rb</i>	MOV r8 <sup>***</sup> , imm8	Ol	Valid	N.E.	Move imm8 to r8.
B8+ <i>гw</i>	MOV r16, imm16	Ol	Valid	Valid	Move imm16 to r16.
B8+ rd	MOV <i>r32, imm32</i>	Ol	Valid	Valid	Move imm32 to r32.
REX.W + B8+ rd	MOV r64, imm64	Ol	Valid	N.E.	Move imm64 to r64.
C6 /0	MOV r/m8, imm8	MI	Valid	Valid	Move imm8 to r/m8.
REX + C6 /0	MOV r/m8***, imm8	MI	Valid	N.E.	Move imm8 to r/m8.
C7 /0	MOV r/m16, imm16	MI	Valid	Valid	Move imm16 to r/m16.
C7 /0	MOV r/m32, imm32	MI	Valid	Valid	Move imm32 to r/m32.
REX.W + C7 /0	MOV r/m64, imm32	MI	Valid	N.E.	Move imm32 sign extended to 64-bits to r/m64.

#### **NOTES:**

<sup>\*</sup> The *moffs8*, *moffs16*, *moffs32* and *moffs64* operands specify a simple offset relative to the segment base, where 8, 16, 32 and 64 refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16, 32 or 64 bits.

<sup>\*\*</sup> In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following "Description" section for further information).

<sup>\*\*\*</sup>In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
FD	AL/AX/EAX/RAX	Moffs	NA	NA
TD	Moffs (w)	AL/AX/EAX/RAX	NA	NA
OI	opcode + rd (w)	imm8/16/32/64	NA	NA
MI	ModRM:r/m (w)	imm8/16/32/64	NA	NA

## **Instruction Operand Encoding**

## **Description**

Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location; the destination register can be a general-purpose register, segment register, or memory location. Both operands must be the same size, which can be a byte, a word, a doubleword, or a quadword.

The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode exception (#UD). To load the CS register, use the far JMP, CALL, or RET instruction.

If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register automatically causes the segment descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register. While loading this information, the segment selector and segment descriptor information is validated (see the "Operation" algorithm below). The segment descriptor data is obtained from the GDT or LDT entry for the specified segment selector.

A NULL segment selector (values 0000-0003) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (#GP) and no memory reference occurs.

Loading the SS register with a MOV instruction inhibits all interrupts until after the execution of the next instruction. This operation allows a stack pointer to be loaded into the ESP register with the next instruction (MOV ESP, **stack-pointer value**) before an interrupt occurs<sup>1</sup>. Be aware that the LSS instruction offers a more efficient method of loading the SS and ESP registers.

When operating in 32-bit mode and moving data between a segment register and a general-purpose register, the 32-bit IA-32 processors do not require the use of the 16-bit operand-size prefix (a byte with the value 66H) with this instruction, but most assemblers will insert it if the standard form of the instruction is used (for example, MOV DS, AX). The processor will execute this instruction correctly, but it will usually

require an extra clock. With most assemblers, using the instruction form MOV DS, EAX will avoid this unneeded 66H prefix. When the processor executes the instruction with a 32-bit general-purpose register, it assumes that the 16 least-significant bits of the general-purpose register are the destination or source operand. If the register is a destination operand, the resulting value in the two high-order bytes of the register is implementation dependent. For the Pentium 4, Intel Xeon, and P6 family processors, the two high-order bytes are filled with zeros; for earlier 32-bit IA-32 processors, the two high order bytes are undefined.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
DEST \leftarrow SRC.
```

Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor to which it points.

```
IF SS is loaded
THEN

IF segment selector is NULL

THEN #GP(0); FI;

IF segment selector index is outside descriptor table limits or segment selector's RPL ≠ CPL

or segment is not a writable data segment or DPL ≠ CPL

THEN #GP(selector); FI;

IF segment not marked present

THEN #SS(selector);

ELSE

SS ← segment selector;

SS ← segment descriptor; FI;
```

 If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a MOV SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that load the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.

In the following sequence, interrupts may be recognized before MOV ESP, EBP executes:

MOV SS, EDX MOV SS, EAX MOV ESP, EBP

```
FI:
IF DS, ES, FS, or GS is loaded with non-NULL selector
THEN
   IF segment selector index is outside descriptor table limits
   or segment is not a data or readable code segment
   or ((seament is a data or nonconforming code seament)
   and (both RPL and CPL > DPL))
        THEN #GP(selector); FI;
   IF segment not marked present
        THEN #NP(selector);
        ELSE
             SegmentRegister ← segment selector;
             SeamentRegister \leftarrow seament descriptor; FI;
FI:
IF DS, ES, FS, or GS is loaded with NULL selector
   THEN
        SegmentRegister ← segment selector;
        SegmentRegister \leftarrow segment descriptor;
FI:
```

#### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If attempt is made to load SS register with NULL segment

selector.

If the destination operand is in a non-writable segment. If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#GP(selector) If segment selector index is outside descriptor table limits.

If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.

If the SS register is being loaded and the segment pointed to is a

non-writable data segment.

If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.

If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment,

but both the RPL and the CPL are greater than the DPL.

4-42 Vol. 2B

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#SS(selector) If the SS register is being loaded and the segment pointed to is

marked not present.

#NP If the DS, ES, FS, or GS register is being loaded and the

segment pointed to is marked not present.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If attempt is made to load the CS register.

If the LOCK prefix is used.

# **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If attempt is made to load the CS register.

If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

#UD If attempt is made to load the CS register.

If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# 64-Bit Mode Exceptions

#GP(0) If the memory address is in a non-canonical form.

If an attempt is made to load SS register with NULL segment

selector when CPL = 3.

If an attempt is made to load SS register with NULL segment

selector when CPL < 3 and CPL  $\neq$  RPL.

#GP(selector) If segment selector index is outside descriptor table limits.

If the memory access to the descriptor table is non-canonical. If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.

If the SS register is being loaded and the segment pointed to is

a nonwritable data segment.

If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment. If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.

#SS(0) If the stack address is in a non-canonical form.

#SS(selector) If the SS register is being loaded and the segment pointed to is

marked not present.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If attempt is made to load the CS register.

If the LOCK prefix is used.

# MOV—Move to/from Control Registers

Opcode/ Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 20/r	MR	N.E.	Valid	Move control register to
MOV <i>r32,</i> CR0-CR7				r32.
0F 20/r	MR	Valid	N.E.	Move extended control
MOV <i>r64,</i> CR0-CR7				register to <i>r64</i> .
REX.R + 0F 20 /0	MR	Valid	N.E.	Move extended CR8 to
MOV <i>r64,</i> CR8				г64. <sup>1</sup>
0F 22 /r	RM	N.E.	Valid	Move r32 to control
MOV CR0-CR7, <i>r32</i>				register.
0F 22 /r	RM	Valid	N.E.	Move <i>r64</i> to extended
MOV CR0-CR7, <i>r64</i>				control register.
REX.R + 0F 22 /0	RM	Valid	N.E.	Move <i>r64</i> to extended
MOV CR8, <i>r64</i>				CR8. <sup>1</sup>

#### NOTE:

 MOV CR\* instructions, except for MOV CR8, are serializing instructions. MOV CR8 is not architecturally defined as a serializing instruction. For more information, see Chapter 8 in Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## **Description**

Moves the contents of a control register (CR0, CR2, CR3, CR4, or CR8) to a general-purpose register or the contents of a general purpose register to a control register. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of the operand-size attribute. (See "Control Registers" in Chapter 2 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for a detailed description of the flags and fields in the control registers.) This instruction can be executed only when the current privilege level is 0.

At the opcode level, the *reg* field within the ModR/M byte specifies which of the control registers is loaded or read. The 2 bits in the *mod* field are ignored. The *r/m* field specifies the general-purpose register loaded or read. Attempts to reference CR1, CR5, CR6, CR7, and CR9–CR15 result in undefined opcode (#UD) exceptions.

When loading control registers, programs should not attempt to change the reserved bits; that is, always set reserved bits to the value previously read. An attempt to change CR4's reserved bits will cause a general protection fault. Reserved bits in CR0 and CR3 remain clear after any load of those registers; attempts to set them have no impact. On Pentium 4, Intel Xeon and P6 family processors, CR0.ET remains set after any load of CR0; attempts to clear this bit have no impact.

In certain cases, these instructions have the side effect of invalidating entries in the TLBs and the paging-structure caches. See Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A for details.

The following side effects are implementation-specific for the Pentium 4, Intel Xeon, and P6 processor family: when modifying PE or PG in register CR0, or PSE or PAE in register CR4, all TLB entries are flushed, including global entries. Software should not depend on this functionality in all Intel 64 or IA-32 processors.

In 64-bit mode, the instruction's default operation size is 64 bits. The REX.R prefix must be used to access CR8. Use of REX.B permits access to additional registers (R8-R15). Use of the REX.W prefix or 66H prefix is ignored. Use of the REX.R prefix to specify a register other than CR8 causes an invalid-opcode exception. See the summary chart at the beginning of this section for encoding data and limits.

If CR4.PCIDE = 1, bit 63 of the source operand to MOV to CR3 determines whether the instruction invalidates entries in the TLBs and the paging-structure caches (see Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," in the Intel @ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). The instruction does not modify bit 63 of CR3, which is reserved and always 0.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3C*, for more information about the behavior of this instruction in VMX non-root operation.

## **Operation**

DEST  $\leftarrow$  SRC;

## Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are undefined.

# **Protected Mode Exceptions**

#GP(0)

If the current privilege level is not 0.

If an attempt is made to write invalid bit combinations in CR0 (such as setting the PG flag to 1 when the PE flag is set to 0, or setting the CD flag to 0 when the NW flag is set to 1).

If an attempt is made to write a 1 to any reserved bit in CR4.

If an attempt is made to write 1 to CR4.PCIDE.

If any of the reserved bits are set in the page-directory pointers table (PDPT) and the loading of a control register causes the

PDPT to be loaded into the processor.

**#UD** If the LOCK prefix is used.

If an attempt is made to access CR1, CR5, CR6, or CR7.

#### **Real-Address Mode Exceptions**

#GP If an attempt is made to write a 1 to any reserved bit in CR4.

If an attempt is made to write 1 to CR4.PCIDE.

If an attempt is made to write invalid bit combinations in CR0 (such as setting the PG flag to 1 when the PE flag is set to 0).

**#UD** If the LOCK prefix is used.

If an attempt is made to access CR1, CR5, CR6, or CR7.

#### Virtual-8086 Mode Exceptions

#GP(0) These instructions cannot be executed in virtual-8086 mode.

## **Compatibility Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0, or

setting the CD flag to 0 when the NW flag is set to 1).

If an attempt is made to change CR4.PCIDE from 0 to 1 while

 $CR3[11:0] \neq 000H.$ 

If an attempt is made to clear CR0.PG[bit 31] while

CR4.PCIDE = 1.

If an attempt is made to write a 1 to any reserved bit in CR3. If an attempt is made to leave IA-32e mode by clearing

CR4.PAE[bit 5].

**#UD** If the LOCK prefix is used.

If an attempt is made to access CR1, CR5, CR6, or CR7.

#### **64-Bit Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If an attempt is made to write invalid bit combinations in CR0 (such as setting the PG flag to 1 when the PE flag is set to 0, or

setting the CD flag to 0 when the NW flag is set to 1).

If an attempt is made to change CR4.PCIDE from 0 to 1 while

 $CR3[11:0] \neq 000H.$ 

If an attempt is made to clear CR0.PG[bit 31].

If an attempt is made to write a 1 to any reserved bit in CR4. If an attempt is made to write a 1 to any reserved bit in CR8. If an attempt is made to write a 1 to any reserved bit in CR3. If an attempt is made to leave IA-32e mode by clearing

CR4.PAE[bit 5].

#UD If the LOCK prefix is used.

> If an attempt is made to access CR1, CR5, CR6, or CR7. If the REX.R prefix is used to specify a register other than CR8.

MOV—Move	to/from	Debua	Registers

Opcode/ Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description			
0F 21/r	MR	N.E.	Valid	Move debug register to <i>r32</i> .			
MOV <i>r32,</i> DR0-DR7							
0F 21/r	MR	Valid	N.E.	Move extended debug			
MOV <i>r64</i> , DR0-DR7				register to <i>r64</i> .			
0F 23 /r	RM	N.E.	Valid	Move <i>r32</i> to debug register.			
MOV DR0-DR7, <i>r32</i>							
0F 23 /r	RM	Valid	N.E.	Move <i>r64</i> to extended			
MOV DR0-DR7, r64				debug register.			

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## Description

Moves the contents of a debug register (DR0, DR1, DR2, DR3, DR4, DR5, DR6, or DR7) to a general-purpose register or vice versa. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of the operand-size attribute. (See Section 17.2, "Debug Registers", of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3A*, for a detailed description of the flags and fields in the debug registers.)

The instructions must be executed at privilege level 0 or in real-address mode.

When the debug extension (DE) flag in register CR4 is clear, these instructions operate on debug registers in a manner that is compatible with Intel386 and Intel486 processors. In this mode, references to DR4 and DR5 refer to DR6 and DR7, respectively. When the DE flag in CR4 is set, attempts to reference DR4 and DR5 result in an undefined opcode (#UD) exception. (The CR4 register was added to the IA-32 Architecture beginning with the Pentium processor.)

At the opcode level, the *reg* field within the ModR/M byte specifies which of the debug registers is loaded or read. The two bits in the *mod* field are ignored. The *r/m* field specifies the general-purpose register loaded or read.

In 64-bit mode, the instruction's default operation size is 64 bits. Use of the REX.B prefix permits access to additional registers (R8–R15). Use of the REX.W or 66H prefix is ignored. Use of the REX.R prefix causes an invalid-opcode exception. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
 \begin{split} \text{IF ((DE = 1) and (SRC or DEST = DR4 or DR5))} \\ \text{THEN} \\ \text{\#UD;} \\ \text{ELSE} \\ \text{DEST} \leftarrow \text{SRC;} \\ \end{split}
```

FI;

#### Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are undefined.

#### **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction

is executed involving DR4 or DR5.

If the LOCK prefix is used.

#DB If any debug register is accessed while the DR7.GD[bit 13] = 1.

#### Real-Address Mode Exceptions

#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction

is executed involving DR4 or DR5.

If the LOCK prefix is used.

#DB If any debug register is accessed while the DR7.GD[bit 13] = 1.

#### Virtual-8086 Mode Exceptions

#GP(0) The debug registers cannot be loaded or read when in virtual-

8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#GP(0) If the current privilege level is not 0.

If an attempt is made to write a 1 to any of bits 63:32 in DR6. If an attempt is made to write a 1 to any of bits 63:32 in DR7.

#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction

is executed involving DR4 or DR5.

If the LOCK prefix is used. If the REX.R prefix is used.

#DB

If any debug register is accessed while the DR7.GD[bit 13] = 1.

# MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 28 /r MOVAPD xmm1, xmm2/m128	RM	V/V	SSE2	Move packed double- precision floating-point values from xmm2/m128 to xmm1.
66 OF 29 /r MOVAPD xmm2/m128, xmm1	MR	V/V	SSE2	Move packed double- precision floating-point values from xmm1 to xmm2/m128.
VEX.128.66.0F.WIG 28 /r VMOVAPD xmm1, xmm2/m128	RM	V/V	AVX	Move aligned packed double-precision floating-point values from xmm2/mem to xmm1.
VEX.128.66.0F.WIG 29 /r VMOVAPD xmm2/m128, xmm1	MR	V/V	AVX	Move aligned packed double-precision floating-point values from xmm1 to xmm2/mem.
VEX.256.66.0F.WIG 28 /r VMOVAPD ymm1, ymm2/m256	RM	V/V	AVX	Move aligned packed double-precision floating-point values from ymm2/mem to ymm1.
VEX.256.66.0F.WIG 29 /r VMOVAPD ymm2/m256, ymm1	MR	V/V	AVX	Move aligned packed double-precision floating-point values from ymm1 to ymm2/mem.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

# **Description**

Moves 2 or 4 double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destina-

tion operand is a memory operand, the operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary or a general-protection exception (#GP) will be generated.

To move double-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPD instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### 128-bit versions:

Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

#### VEX.256 encoded version:

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

#### Operation

## MOVAPD (128-bit load- and register-copy- form Legacy SSE version)

 $\begin{aligned} & \mathsf{DEST}[127:0] \leftarrow \mathsf{SRC}[127:0] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \text{ (Unmodified)} \end{aligned}$ 

# (V)MOVAPD (128-bit store-form version)

DEST[127:0]  $\leftarrow$  SRC[127:0]

#### VMOVAPD (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  SRC[127:0]

DEST[VLMAX-1:128]  $\leftarrow$  0

## VMOVAPD (VEX.256 encoded version)

DEST[255:0]  $\leftarrow$  SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVAPD: \_\_m128d \_mm\_load\_pd (double const \* p);

MOVAPD: \_mm\_store\_pd(double \* p, \_\_m128d a);

VMOVAPD: \_\_m256d \_mm256\_load\_pd (double const \* p);

VMOVAPD: \_mm256\_store\_pd(double \* p, \_\_m256d a);

## **SIMD Floating-Point Exceptions**

None.

### Other Exceptions

See Exceptions Type 1.SSE2; additionally #UD If VEX.vvvv != 1111B.

# MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 28 /r MOVAPS xmm1, xmm2/m128	RM	V/V	SSE	Move packed single- precision floating-point values from xmm2/m128 to xmm1.
OF 29 /r MOVAPS xmm2/m128, xmm1	MR	V/V	SSE	Move packed single- precision floating-point values from <i>xmm1</i> to <i>xmm2/m128</i> .
VEX.128.0F.WIG 28 /r VMOVAPS xmm1, xmm2/m128	RM	V/V	AVX	Move aligned packed single- precision floating-point values from xmm2/mem to xmm1.
VEX.128.0F.WIG 29 /r VMOVAPS xmm2/m128, xmm1	MR	V/V	AVX	Move aligned packed single- precision floating-point values from xmm1 to xmm2/mem.
VEX.256.0F.WIG 28 /r VMOVAPS ymm1, ymm2/m256	RM	V/V	AVX	Move aligned packed single- precision floating-point values from ymm2/mem to ymm1.
VEX.256.0F.WIG 29 /r VMOVAPS ymm2/m256, ymm1	MR	V/V	AVX	Move aligned packed single- precision floating-point values from ymm1 to ymm2/mem.

## **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

# Description

Moves 4 or8 single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128-

bit version) or 32-byte (VEX.256 encoded version) boundary or a general-protection exception (#GP) will be generated.

To move single-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPS instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### 128-bit versions:

Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### VEX.256 encoded version:

Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

#### Operation

#### MOVAPS (128-bit load- and register-copy- form Legacy SSE version)

DEST[127:0]  $\leftarrow$  SRC[127:0] DEST[VLMAX-1:128] (Unmodified)

## (V)MOVAPS (128-bit store form)

DEST[127:0]  $\leftarrow$  SRC[127:0]

## VMOVAPS (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  SRC[127:0] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMOVAPS (VEX.256 encoded version)

#### DEST[255:0] $\leftarrow$ SRC[255:0]

# Intel C/C++ Compiler Intrinsic Equivalent

MOVAPS: \_\_m128 \_mm\_load\_ps (float const \* p);

MOVAPS: \_mm\_store\_ps(float \* p, \_\_m128 a);

VMOVAPS: \_\_m256 \_mm256\_load\_ps (float const \* p);

VMOVAPS: \_mm256\_store\_ps(float \* p, \_\_m256 a);

# **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 1.SSE; additionally #UD If VEX.vvvv != 1111B.

MOVBE—Move Data After Swapp	ping	Bytes
-----------------------------	------	-------

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 38 F0 /r	MOVBE <i>r16,</i> m16	RM	Valid	Valid	Reverse byte order in <i>m16</i> and move to <i>r16</i>
0F 38 F0 /r	MOVBE <i>r32,</i> m32	RM	Valid	Valid	Reverse byte order in <i>m32</i> and move to <i>r32</i>
REX.W + 0F 38 F0 /r	MOVBE <i>r64,</i> m64	RM	Valid	N.E.	Reverse byte order in <i>m64</i> and move to <i>r64</i> .
0F 38 F1 /r	MOVBE <i>m16,</i> r16	MR	Valid	Valid	Reverse byte order in <i>r16</i> and move to m16
0F 38 F1 /r	MOVBE <i>m32,</i> r32	MR	Valid	Valid	Reverse byte order in r32 and move to m32
REX.W + 0F 38 F1 /r	MOVBE <i>m64,</i> r64	MR	Valid	N.E.	Reverse byte order in <i>r64</i> and move to m64.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

# Description

Performs a byte swap operation on the data copied from the second operand (source operand) and store the result in the first operand (destination operand). The source operand can be a general-purpose register, or memory location; the destination register can be a general-purpose register, or a memory location; however, both operands can not be registers, and only one operand can be a memory location. Both operands must be the same size, which can be a word, a doubleword or quadword.

The MOVBE instruction is provided for swapping the bytes on a read from memory or on a write to memory; thus providing support for converting little-endian values to big-endian format and vice versa.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

 $TEMP \leftarrow SRC$ 

```
IF (OperandSize = 16)
    THEN
         DEST[7:0] \leftarrow TEMP[15:8];
         DEST[15:8] \leftarrow TEMP[7:0];
    ELES IF (OperandSize = 32)
         DEST[7:0] \leftarrow TEMP[31:24];
         DEST[15:8] \leftarrow TEMP[23:16];
         DEST[23:16] \leftarrow TEMP[15:8];
         DEST[31:23] \leftarrow TEMP[7:0];
    ELSE IF (OperandSize = 64)
         DEST[7:0] \leftarrow TEMP[63:56];
         DEST[15:8] \leftarrow TEMP[55:48];
         DEST[23:16] \leftarrow TEMP[47:40];
         DEST[31:24] \leftarrow TEMP[39:32];
         DEST[39:32] \leftarrow TEMP[31:24];
         DEST[47:40] \leftarrow TEMP[23:16];
         DEST[55:48] \leftarrow TEMP[15:8];
         DEST[63:56] \leftarrow TEMP[7:0];
FI;
```

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the destination operand is in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If CPUID.01H:ECX.MOVBE[bit 22] = 0.

If the LOCK prefix is used. If REP (F3H) prefix is used.

#### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

#UD If CPUID.01H: ECX.MOVBE[bit 22] = 0.

If the LOCK prefix is used. If REP (F3H) prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#UD If CPUID.01H: ECX.MOVBE[bit 22] = 0.

If the LOCK prefix is used. If REP (F3H) prefix is used.

If REPNE (F2H) prefix is used and CPUID.01H:ECX.SSE4\_2[bit

201 = 0.

#### Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

#GP(0) If the memory address is in a non-canonical form. #SS(0) If the stack address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If CPUID.01H:ECX.MOVBE[bit 22] = 0.

If the LOCK prefix is used. If REP (F3H) prefix is used.

# MOVD/MOVQ—Move Doubleword/Move Quadword

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
0F 6E /r	RM	V/V	SSE2	Move doubleword from
MOVD mm, r/m32				r/m32 to mm.
REX.W + 0F 6E /r	RM	V/N.E.	SSE2	Move quadword from r/m64
MOVQ mm, r/m64				to mm.
0F 7E /r	MR	V/V	SSE2	Move doubleword from mm
MOVD r/m32, mm				to <i>r/m32</i> .
REX.W + 0F 7E /r	MR	V/N.E.	SSE2	Move quadword from <i>mm</i> to
MOVQ r/m64, mm				r/m64.
VEX.128.66.0F.W0 6E /	RM	V/V	AVX	Move doubleword from
VMOVD xmm1, r32/m32				r/m32 to xmm1.
VEX.128.66.0F.W1 6E /r	RM	V/N.E.	AVX	Move quadword from r/m64
VMOVQ xmm1, r64/m64				to xmm1.
66 OF 6E /r	RM	V/V	SSE2	Move doubleword from
MOVD xmm, r/m32				r/m32 to xmm.
66 REX.W 0F 6E /r	RM	V/N.E.	SSE2	Move quadword from r/m64
MOVQ xmm, r/m64				to xmm.
66 0F 7E /r	MR	V/V	SSE2	Move doubleword from
MOVD r/m32, xmm				xmm register to r/m32.
66 REX.W 0F 7E /r	MR	V/N.E.	SSE2	Move quadword from xmm
MOVQ r/m64, xmm				register to <i>r/m64</i> .
VEX.128.66.0F.W0 7E /r	MR	V/V	AVX	Move doubleword from
VMOVD r32/m32, xmm1				xmm1 register to r/m32.
VEX.128.66.0F.W1 7E /r	MR	V/N.E.	AVX	Move quadword from xmm1
VMOVQ r64/m64, xmm1				register to r/m64.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

# **Description**

Copies a doubleword from the source operand (second operand) to the destination

operand (first operand). The source and destination operands can be general-purpose registers, MMX technology registers, XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword to and from the low doubleword of an MMX technology register and a general-purpose register or a 32-bit memory location, or to and from the low doubleword of an XMM register and a general-purpose register or a 32-bit memory location. The instruction cannot be used to transfer data between MMX technology registers, between XMM registers, between general-purpose registers, or between memory locations.

When the destination operand is an MMX technology register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 64 bits. When the destination operand is an XMM register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 128 bits.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

#### MOVD (when destination operand is MMX technology register)

DEST[31:0]  $\leftarrow$  SRC; DEST[63:32]  $\leftarrow$  00000000H;

#### MOVD (when destination operand is XMM register)

# MOVD (when source operand is MMX technology or XMM register)

DEST  $\leftarrow$  SRC[31:0];

# VMOVD (VEX-encoded version when destination is an XMM register)

DEST[31:0]  $\leftarrow$  SRC[31:0] DEST[VLMAX-1:32]  $\leftarrow$  0

# MOVQ (when destination operand is XMM register)

DEST[63:0]  $\leftarrow$  SRC[63:0]; DEST[127:64]  $\leftarrow$  0000000000000000H; DEST[VLMAX-1:128] (Unmodified)

#### MOVQ (when destination operand is r/m64)

DEST[63:0]  $\leftarrow$  SRC[63:0];

#### MOVQ (when source operand is XMM register or r/m64)

DEST  $\leftarrow$  SRC[63:0];

## VMOVQ (VEX-encoded version when destination is an XMM register)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:64]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

MOVD: \_\_m64 \_mm\_cvtsi32\_si64 (int i )

MOVD: int \_mm\_cvtsi64\_si32 ( \_\_m64m )

MOVD: \_\_m128i \_mm\_cvtsi32\_si128 (int a)

MOVD: int \_mm\_cvtsi128\_si32 ( \_\_m128i a)

## **Flags Affected**

None.

## SIMD Floating-Point Exceptions

None.

#### Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L = 1.

If VEX.vvvv != 1111B.

# MOVDDUP—Move One Double-FP and Duplicate


Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F2 OF 12 /r MOVDDUP xmm1, xmm2/m64	RM	V/V	SSE3	Move one double-precision floating-point value from the lower 64-bit operand in xmm2/m64 to xmm1 and duplicate.
VEX.128.F2.0F.WIG 12 /r VMOVDDUP xmm1, xmm2/m64	RM	V/V	AVX	Move double-precision floating-point values from xmm2/mem and duplicate into xmm1.
VEX.256.F2.0F.WIG 12 /r VMOVDDUP ymm1, ymm2/m256	RM	V/V	AVX	Move even index double- precision floating-point values from ymm2/mem and duplicate each element into ymm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# **Description**

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 8 bytes of data at memory location m64 are loaded. When the register-register form of this operation is used, the lower half of the 128-bit source register is duplicated and copied into the 128-bit destination register. See Figure 4-2.



OM15997

Figure 4-2. MOVDDUP—Move One Double-FP and Duplicate

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## **Operation**

# MOVDDUP (128-bit Legacy SSE version)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[127:64]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:128] (Unmodified)

# VMOVDDUP (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[127:64]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMOVDDUP (VEX.256 encoded version)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[127:64]  $\leftarrow$  SRC[63:0] DEST[191:128]  $\leftarrow$  SRC[191:128] DEST[255:192]  $\leftarrow$  SRC[191:128]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVDDUP: \_\_m128d \_mm\_movedup\_pd(\_\_m128d a)

MOVDDUP: \_\_m128d \_mm\_loaddup\_pd(double const \* dp)

# **SIMD Floating-Point Exceptions**

None

## **Other Exceptions**

See Exceptions Type 5; additionally #UD If VEX.vvvv != 1111B.

# MOVDQA—Move Aligned Double Quadword

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 6F /r MOVDQA xmm1, xmm2/m128	RM	V/V	SSE2	Move aligned double quadword from xmm2/m128 to xmm1.
66 OF 7F /r MOVDQA xmm2/m128, xmm1	MR	V/V	SSE2	Move aligned double quadword from <i>xmm1</i> to <i>xmm2/m128</i> .
VEX.128.66.0F.WIG 6F /r VMOVDQA xmm1, xmm2/m128	RM	V/V	AVX	Move aligned packed integer values from xmm2/mem to xmm1.
VEX.128.66.0F.WIG 7F /r VMOVDQA xmm2/m128, xmm1	MR	V/V	AVX	Move aligned packed integer values from xmm1 to xmm2/mem.
VEX.256.66.0F.WIG 6F /r VMOVDQA ymm1, ymm2/m256	RM	V/V	AVX	Move aligned packed integer values from ymm2/mem to ymm1.
VEX.256.66.0F.WIG 7F /r VMOVDQA ymm2/m256, ymm1	MR	V/V	AVX	Move aligned packed integer values from ymm1 to ymm2/mem.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

## **Description**

#### 128-bit versions:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### VEX.256 encoded version:

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### Operation

#### MOVDQA (128-bit load- and register- form Legacy SSE version)

DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(\* #GP if SRC or DEST unaligned memory operand \*)

(V)MOVDOA (128-bit store forms)

 $\mathsf{DEST}[127:0] \leftarrow \mathsf{SRC}[127:0]$ 

## VMOVDQA (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  SRC[127:0] DEST[VLMAX-1:128]  $\leftarrow$  0

## VMOVDQA (VEX.256 encoded version)

DEST[255:0]  $\leftarrow$  SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVDQA: \_\_m128i \_mm\_load\_si128 ( \_\_m128i \*p)

MOVDQA: void \_mm\_store\_si128 ( \_\_m128i \*p, \_\_m128i a)

VMOVDQA: \_\_m256i \_mm256\_load\_si256 (\_\_m256i \* p);

VMOVDQA: \_\_mm256\_store\_si256(\_m256i \*p, \_\_m256i a);

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 1.SSE2; additionally #UD If VEX.vvvv != 1111B.

# MOVDQU—Move Unaligned Double Quadword

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 0F 6F /r MOVDQU xmm1, xmm2/m128	RM	V/V	SSE2	Move unaligned double quadword from xmm2/m128 to xmm1.
F3 0F 7F /r MOVDQU xmm2/m128, xmm1	MR	V/V	SSE2	Move unaligned double quadword from <i>xmm1</i> to <i>xmm2/m128</i> .
VEX.128.F3.0F.WIG 6F /r VM0VDQU xmm1, xmm2/m128	RM	V/V	AVX	Move unaligned packed integer values from xmm2/mem to xmm1.
VEX.128.F3.0F.WIG 7F /r VMOVDQU xmm2/m128, xmm1	MR	V/V	AVX	Move unaligned packed integer values from xmm1 to xmm2/mem.
VEX.256.F3.0F.WIG 6F /r VMOVDQU ymm1, ymm2/m256	RM	V/V	AVX	Move unaligned packed integer values from ymm2/mem to ymm1.
VEX.256.F3.0F.WIG 7F /r VMOVDQU ymm2/m256, ymm1	MR	V/V	AVX	Move unaligned packed integer values from ymm1 to ymm2/mem.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

## **Description**

#### 128-bit versions:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.  $^1$ 

To move a double quadword to or from memory locations that are known to be aligned on 16-byte boundaries, use the MOVDQA instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a general-protection exception (#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

**128-bit Legacy SSE version**: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned to any alignment without causing a general-protection exception (#GP) to be generated

**VEX.128** encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### VEX.256 encoded version:

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

# Operation

MOVDQU load and register copy (128-bit Legacy SSE version)

DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)

(V)MOVDQU 128-bit store-form versions

 $\mathsf{DEST}[127:0] \leftarrow \mathsf{SRC}[127:0]$ 

VMOVDQU (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  SRC[127:0] DEST[VLMAX-1:128]  $\leftarrow$  0

VMOVDQU (VEX.256 encoded version)

DEST[255:0]  $\leftarrow$  SRC[255:0]

<sup>1.</sup> If alignment checking is enabled (CRO.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.

# Intel C/C++ Compiler Intrinsic Equivalent

MOVDQU: void \_mm\_storeu\_si128 ( \_\_m128i \*p, \_\_m128i a)

MOVDQU: \_\_m128i \_mm\_loadu\_si128 ( \_\_m128i \*p)

VMOVDQU: \_\_m256i \_mm256\_loadu\_si256 (\_\_m256i \* p);

VMOVDQU: \_mm256\_storeu\_si256(\_m256i \*p, \_\_m256i a);

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally

#UD If VEX.vvvv != 1111B.

# MOVDQ2Q—Move Quadword from XMM to MMX Technology Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F2 0F D6	MOVDQ2Q mm, xmm	RM	Valid	Valid	Move low quadword from xmm to mmx register.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

#### Description

Moves the low quadword from the source operand (second operand) to the destination operand (first operand). The source operand is an XMM register and the destination operand is an MMX technology register.

This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the x87 FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the MOVDQ2Q instruction is executed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

#### Operation

DEST  $\leftarrow$  SRC[63:0];

# Intel C/C++ Compiler Intrinsic Equivalent

MOVDQ2Q: \_\_m64 \_mm\_movepi64\_pi64 ( \_\_m128i a)

## SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#NM If CR0.TS[bit 3] = 1. #UD If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0.

If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

#MF If there is a pending x87 FPU exception.

#### INSTRUCTION SET REFERENCE, M-Z

# **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

# **Virtual-8086 Mode Exceptions**

Same exceptions as in protected mode.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# MOVHLPS— Move Packed Single-Precision Floating-Point Values High to Low

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 12 /r MOVHLPS xmm1, xmm2	RM	V/V	SSE3	Move two packed single- precision floating-point values from high quadword of xmm2 to low quadword of xmm1.
VEX.NDS.128.0F.WIG 12 /r VMOVHLPS xmm1, xmm2, xmm3	RVM	V/V	AVX	Merge two packed single- precision floating-point values from high quadword of xmm3 and low quadword of xmm2.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

This instruction cannot be used for memory to register moves.

#### 128-bit two-argument form:

Moves two packed single-precision floating-point values from the high quadword of the second XMM argument (second operand) to the low quadword of the first XMM register (first argument). The high quadword of the destination operand is left unchanged. Bits (VLMAX-1:64) of the corresponding YMM destination register are unmodified.

#### 128-bit three-argument form

Moves two packed single-precision floating-point values from the high quadword of the third XMM argument (third operand) to the low quadword of the destination (first operand). Copies the high quadword from the second XMM argument (second operand) to the high quadword of the destination (first operand). Bits (VLMAX-1:128) of the destination YMM register are zeroed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

If VMOVHLPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

# Operation

## MOVHLPS (128-bit two-argument form)

DEST[63:0]  $\leftarrow$  SRC[127:64] DEST[VLMAX-1:64] (Unmodified)

## VMOVHLPS (128-bit three-argument form)

DEST[63:0]  $\leftarrow$  SRC2[127:64] DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

MOVHLPS: \_\_m128 \_mm\_movehl\_ps(\_\_m128 a, \_\_m128 b)

# **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 7; additionally #UD If VEX.L= 1.

# MOVHPD—Move High Packed Double-Precision Floating-Point Value

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 16 /r MOVHPD <i>xmm</i> , <i>m64</i>	RM	V/V	SSE2	Move double-precision floating-point value from <i>m64</i> to high quadword of <i>xmm</i> .
66 OF 17 /r MOVHPD <i>m64</i> , <i>xmm</i>	MR	V/V	SSE2	Move double-precision floating-point value from high quadword of <i>xmm</i> to <i>m64</i> .
VEX.NDS.128.66.0F.WIG 16 /r VMOVHPD xmm2, xmm1, m64	RVM	V/V	AVX	Merge double-precision floating-point value from m64 and the low quadword of xmm1.
VEX128.66.0F.WIG 17/r VMOVHPD m64, xmm1	MR	V/V	AVX	Move double-precision floating-point values from high quadword of xmm1 to m64.

# Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

This instruction cannot be used for register to register or memory to memory moves.

#### 128-bit Legacy SSE load:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

#### VEX.128 encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand)

are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

#### 128-bit store:

Stores a double-precision floating-point value from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVHPD (store) (VEX.128.66.0F 17 /r) is legal and has the same behavior as the existing 66 0F 17 store. For VMOVHPD (store) (VEX.128.66.0F 17 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVHPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

# Operation

#### MOVHPD (128-bit Legacy SSE load)

DEST[63:0] (Unmodified)
DEST[127:64] ← SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)

#### VMOVHPD (VEX.128 encoded load)

DEST[63:0]  $\leftarrow$  SRC1[63:0] DEST[127:64]  $\leftarrow$  SRC2[63:0] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMOVHPD (store)

DEST[63:0]  $\leftarrow$  SRC[127:64]

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVHPD: \_\_m128d \_mm\_loadh\_pd ( \_\_m128d a, double \*p)

MOVHPD: void \_mm\_storeh\_pd (double \*p, \_\_m128d a)

#### SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L= 1.

# MOVHPS—Move High Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 16 /r MOVHPS xmm, m64	RM	V/V	SSE	Move two packed single- precision floating-point values from <i>m64</i> to high quadword of <i>xmm</i> .
OF 17 /r MOVHPS m64, xmm	MR	V/V	SSE	Move two packed single- precision floating-point values from high quadword of xmm to m64.
VEX.NDS.128.0F.WIG 16 /r VMOVHPS xmm2, xmm1, m64	RVM	V/V	AVX	Merge two packed single- precision floating-point values from m64 and the low quadword of xmm1.
VEX.128.0F.WIG 17/r VMOVHPS m64, xmm1	MR	V/V	AVX	Move two packed single- precision floating-point values from high quadword of xmm1to m64.

# Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

This instruction cannot be used for register to register or memory to memory moves.

#### 128-bit Legacy SSE load:

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

#### VEX.128 encoded load:

Loads two single-precision floating-point values from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand)

are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

#### 128-bit store:

Stores two packed single-precision floating-point values from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVHPS (store) (VEX.NDS.128.0F 17 /r) is legal and has the same behavior as the existing 0F 17 store. For VMOVHPS (store) (VEX.NDS.128.0F 17 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

#### Operation

#### MOVHPS (128-bit Legacy SSE load)

DEST[63:0] (Unmodified)
DEST[127:64] ← SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)

#### VMOVHPS (VEX.128 encoded load)

DEST[63:0]  $\leftarrow$  SRC1[63:0] DEST[127:64]  $\leftarrow$  SRC2[63:0] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMOVHPS (store)

DEST[63:0]  $\leftarrow$  SRC[127:64]

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVHPS: \_\_m128d \_mm\_loadh\_pi ( \_\_m128d a, \_\_m64 \*p)

MOVHPS: void \_mm\_storeh\_pi ( \_\_m64 \*p, \_\_m128d a)

## SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L= 1.

# MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 16 /r MOVLHPS xmm1, xmm2	RM	V/V	SSE	Move two packed single- precision floating-point values from low quadword of xmm2 to high quadword of xmm1.
VEX.NDS.128.0F.WIG 16 /r VMOVLHPS xmm1, xmm2, xmm3	RVM	V/V	AVX	Merge two packed single- precision floating-point values from low quadword of xmm3 and low quadword of xmm2.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

This instruction cannot be used for memory to register moves.

#### 128-bit two-argument form:

Moves two packed single-precision floating-point values from the low quadword of the second XMM argument (second operand) to the high quadword of the first XMM register (first argument). The low quadword of the destination operand is left unchanged. The upper 128 bits of the corresponding YMM destination register are unmodified.

#### 128-bit three-argument form

Moves two packed single-precision floating-point values from the low quadword of the third XMM argument (third operand) to the high quadword of the destination (first operand). Copies the low quadword from the second XMM argument (second operand) to the low quadword of the destination (first operand). The upper 128-bits of the destination YMM register are zeroed.

If VMOVLHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

# Operation

## MOVLHPS (128-bit two-argument form)

DEST[63:0] (Unmodified)
DEST[127:64] ← SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)

#### VMOVLHPS (128-bit three-argument form)

DEST[63:0]  $\leftarrow$  SRC1[63:0] DEST[127:64]  $\leftarrow$  SRC2[63:0] DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

MOVHLPS: \_\_m128 \_mm\_movelh\_ps(\_\_m128 a, \_\_m128 b)

# **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 7; additionally #UD If VEX.L= 1.

# MOVLPD—Move Low Packed Double-Precision Floating-Point Value

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 12 /r MOVLPD <i>xmm</i> , m64	RM	V/V	SSE2	Move double-precision floating-point value from m64 to low quadword of xmm register.
66 OF 13 /r MOVLPD <i>m64, xmm</i>	MR	V/V	SSE2	Move double-precision floating-point nvalue from low quadword of <i>xmm</i> register to <i>m64</i> .
VEX.NDS.128.66.0F.WIG 12 /r VMOVLPD xmm2, xmm1, m64	RVM	V/V	AVX	Merge double-precision floating-point value from m64 and the high quadword of xmm1.
VEX.128.66.0F.WIG 13/r VMOVLPD m64, xmm1	MR	V/V	AVX	Move double-precision floating-point values from low quadword of xmm1 to m64.

# Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

This instruction cannot be used for register to register or memory to memory moves.

#### 128-bit Legacy SSE load:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

#### VEX.128 encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand), merges it with the upper 64-bits of the first source XMM register (second operand), and stores it in the low 128-bits of the destination XMM

register (first operand). The upper 128-bits of the destination YMM register are zeroed.

#### 128-bit store:

Stores a double-precision floating-point value from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVLPD (store) (VEX.128.66.0F 13 /r) is legal and has the same behavior as the existing 66 0F 13 store. For VMOVLPD (store) (VEX.128.66.0F 13 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVLPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

# Operation

#### MOVLPD (128-bit Legacy SSE load)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:64] (Unmodified)

## VMOVLPD (VEX.128 encoded load)

DEST[63:0]  $\leftarrow$  SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMOVLPD (store)

DEST[63:0]  $\leftarrow$  SRC[63:0]

# Intel C/C++ Compiler Intrinsic Equivalent

MOVLPD: \_\_m128d \_mm\_loadl\_pd ( \_\_m128d a, double \*p)

MOVLPD: void \_mm\_storel\_pd (double \*p, \_\_m128d a)

#### SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L= 1.

If VEX.vvvv != 1111B.

# MOVLPS—Move Low Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 12 /r MOVLPS xmm, m64	RM	V/V	SSE	Move two packed single-precision floating-point values from <i>m64</i> to low quadword of <i>xmm</i> .
OF 13 /r MOVLPS m64, xmm	MR	V/V	SSE	Move two packed single- precision floating-point values from low quadword of xmm to m64.
VEX.NDS.128.0F.WIG 12 /r VMOVLPS xmm2, xmm1, m64	RVM	V/V	AVX	Merge two packed single- precision floating-point values from m64 and the high quadword of xmm1.
VEX.128.0F.WIG 13/r VMOVLPS m64, xmm1	MR	V/V	AVX	Move two packed single- precision floating-point values from low quadword of xmm1 to m64.

# Instruction Operand Encoding

			<b>3</b>	
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

This instruction cannot be used for register to register or memory to memory moves.

#### 128-bit Legacy SSE load:

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

#### VEX.128 encoded load:

Loads two packed single-precision floating-point values from the source 64-bit memory operand (third operand), merges them with the upper 64-bits of the first source XMM register (second operand), and stores them in the low 128-bits of the

destination XMM register (first operand). The upper 128-bits of the destination YMM register are zeroed.

#### 128-bit store:

Loads two packed single-precision floating-point values from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).

Note: VMOVLPS (store) (VEX.128.0F 13 /r) is legal and has the same behavior as the existing 0F 13 store. For VMOVLPS (store) (VEX.128.0F 13 /r) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

If VMOVLPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

#### Operation

#### MOVLPS (128-bit Legacy SSE load)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:64] (Unmodified)

#### VMOVLPS (VEX.128 encoded load)

DEST[63:0]  $\leftarrow$  SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMOVLPS (store)

DEST[63:0]  $\leftarrow$  SRC[63:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVLPS: \_\_m128 \_mm\_loadl\_pi ( \_\_m128 a, \_\_m64 \*p)

MOVLPS: void \_mm\_storel\_pi ( \_\_m64 \*p, \_\_m128 a)

#### SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L= 1.

If VEX.vvvv!= 1111B.

# MOVMSKPD—Extract Packed Double-Precision Floating-Point Sign Mask

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 50 /r MOVMSKPD reg, xmm	RM	V/V	SSE2	Extract 2-bit sign mask from xmm and store in reg. The upper bits of r32 or r64 are filled with zeros.
VEX.128.66.0F.WIG 50 /r VMOVMSKPD reg, xmm2	RM	V/V	AVX	Extract 2-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed.
VEX.256.66.0F.WIG 50 /r VMOVMSKPD reg, ymm2	RM	V/V	AVX	Extract 4-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

#### **Description**

Extracts the sign bits from the packed double-precision floating-point values in the source operand (second operand), formats them into a 2-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM register, and the destination operand is a general-purpose register. The mask is stored in the 2 low-order bits of the destination operand. Zero-extend the upper bits of the destination.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.

VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

#### Operation

#### (V)MOVMSKPD (128-bit versions)

```
DEST[0] \leftarrow SRC[63]

DEST[1] \leftarrow SRC[127]

IF DEST = r32

THEN DEST[31:2] \leftarrow 0;

ELSE DEST[63:2] \leftarrow 0;
```

#### VMOVMSKPD (VEX.256 encoded version)

```
DEST[0] \leftarrow SRC[63]

DEST[1] \leftarrow SRC[127]

DEST[2] \leftarrow SRC[191]

DEST[3] \leftarrow SRC[255]

IF DEST = r32

THEN DEST[31:4] \leftarrow 0;

ELSE DEST[63:4] \leftarrow 0;
```

# Intel C/C++ Compiler Intrinsic Equivalent

MOVMSKPD: int \_mm\_movemask\_pd ( \_\_m128d a)

# SIMD Floating-Point Exceptions

None.

# Other Exceptions

```
See Exceptions Type 7; additionally #UD If VEX.vvvv != 1111B.
```

# MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 50 /r MOVMSKPS reg, xmm	RM	V/V	SSE	Extract 4-bit sign mask from xmm and store in reg. The upper bits of r32 or r64 are filled with zeros.
VEX.128.0F.WIG 50 /r VMOVMSKPS reg, xmm2	RM	V/V	AVX	Extract 4-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed.
VEX.256.0F.WIG 50 /r VMOVMSKPS reg, ymm2	RM	V/V	AVX	Extract 8-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed.

# Instruction Operand Encoding<sup>1</sup>

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA	

# **Description**

Extracts the sign bits from the packed single-precision floating-point values in the source operand (second operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.

VEX.256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

<sup>1.</sup> ModRM.MOD = 011B required

## Operation

```
DEST[0] \leftarrow SRC[31];
DEST[1] \leftarrow SRC[63];
DEST[2] \leftarrow SRC[95];
DEST[3] \leftarrow SRC[127];
IF DEST = r32
    THEN DEST[31:4] \leftarrow ZeroExtend;
    ELSE DEST[63:4] \leftarrow ZeroExtend;
FI:
(V)MOVMSKPS (128-bit version)
DEST[0] \leftarrow SRC[31]
DEST[1] \leftarrow SRC[63]
DEST[2] \leftarrow SRC[95]
DEST[3] \leftarrow SRC[127]
IF DEST = r32
    THEN DEST[31:4] \leftarrow 0;
    ELSE DEST[63:4] \leftarrow 0;
FΙ
VMOVMSKPS (VEX.256 encoded version)
DEST[0] \leftarrow SRC[31]
DEST[1] \leftarrow SRC[63]
DEST[2] \leftarrow SRC[95]
DEST[3] \leftarrow SRC[127]
DEST[4] \leftarrow SRC[159]
DEST[5] \leftarrow SRC[191]
DEST[6] \leftarrow SRC[223]
DEST[7] \leftarrow SRC[255]
IF DEST = r32
    THEN DEST[31:8] \leftarrow 0;
    ELSE DEST[63:8] \leftarrow 0;
FΙ
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_movemask_ps(__m128 a)
int _mm256_movemask_ps(__m256 a)
SIMD Floating-Point Exceptions
```

None.

# **Other Exceptions**

See Exceptions Type 7; additionally

#UD If VEX.vvvv != 1111B.

# MOVNTDQA — Load Double Quadword Non-Temporal Aligned Hint

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 38 2A /r MOVNTDQA <i>xmm1</i> , <i>m128</i>	RM	V/V	SSE4_1	Move double quadword from <i>m128</i> to <i>xmm</i> using non-temporal hint if WC memory type.
VEX.128.66.0F38.WIG 2A /r VMOVNTDQA xmm1, m128	RM	V/V	AVX	Move double quadword from m128 to xmm using non-temporal hint if WC memory type.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA	

#### **Description**

MOVNTDQA loads a double quadword from the source operand (second operand) to the destination operand (first operand) using a non-temporal hint. A processor implementation may make use of the non-temporal hint associated with this instruction if the memory source is WC (write combining) memory type. An implementation may also make use of the non-temporal hint associated with this instruction if the memory source is WB (write back) memory type.

A processor's implementation of the non-temporal hint does not override the effective memory type semantics, but the implementation of the hint is processor dependent. For example, a processor implementation may choose to ignore the hint and process the instruction as a normal MOVDQA for any memory type. Another implementation of the hint for WC memory type may optimize data transfer throughput of WC reads. A third implementation may optimize cache reads generated by MOVNTDQA on WB memory type to reduce cache evictions.

#### **WC Streaming Load Hint**

For WC memory type in particular, the processor never appears to read the data into the cache hierarchy. Instead, the non-temporal hint may be implemented by loading a temporary internal buffer with the equivalent of an aligned cache line without filling this data to the cache. Any memory-type aliased lines in the cache will be snooped and flushed. Subsequent MOVNTDQA reads to unread portions of the WC cache line will receive data from the temporary internal buffer if data is available. The temporary internal buffer may be flushed by the processor at any time for any reason, for example:

 A load operation other than a MOVNTDQA which references memory already resident in a temporary internal buffer.

- A non-WC reference to memory already resident in a temporary internal buffer.
- Interleaving of reads and writes to memory currently residing in a single temporary internal buffer.
- Repeated (V)MOVNTDQA loads of a particular 16-byte item in a streaming line.
- Certain micro-architectural conditions including resource shortages, detection of a mis-speculation condition, and various fault conditions

The memory type of the region being read can override the non-temporal hint, if the memory address specified for the non-temporal read is not a WC memory region. Information on non-temporal reads and writes can be found in Chapter 11, "Memory Cache Control" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Because the WC protocol uses a weakly-ordered memory consistency model, an MFENCE or locked instruction should be used in conjunction with MOVNTDQA instructions if multiple processors might reference the same WC memory locations or in order to synchronize reads of a processor with writes by other agents in the system. Because of the speculative nature of fetching due to MOVNTDQA, Streaming loads must not be used to reference memory addresses that are mapped to I/O devices having side effects or when reads to these devices are destructive. For additional information on MOVNTDQA usages, see Section 12.10.3 in Chapter 12, "Programming with SSE3, SSSE3 and SSE4" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

The 128-bit (V)MOVNTDQA addresses must be 16-byte aligned or the instruction will cause a #GP.

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

#### Operation

#### MOVNTDQA (128bit- Legacy SSE form)

DEST ← SRC

DEST[VLMAX-1:128] (Unmodified)

#### VMOVNTDQA (VEX.128 encoded form)

DEST ← SRC

DEST[VLMAX-1:128]  $\leftarrow$  0

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVNTDQA: m128i mm stream load si128 ( m128i \*p);

#### Flags Affected

None

## INSTRUCTION SET REFERENCE, M-Z

# **Other Exceptions**

See Exceptions Type 1.SSE4.1; additionally

#UD If VEX.L= 1.

If VEX.vvvv != 1111B.

# MOVNTDQ—Store Double Quadword Using Non-Temporal Hint

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF E7 / <i>r</i> MOVNTDQ <i>m128,</i> xmm	MR	V/V	SSE2	Move double quadword from <i>xmm</i> to <i>m128</i> using non-temporal hint.
VEX.128.66.0F.WIG E7 /r VMOVNTDQ m128, xmm1	MR	V/V	AVX	Move packed integer values in xmm1 to m128 using non-temporal hint.
VEX.256.66.0F.WIG E7 /r VMOVNTDQ m256, ymm1	MR	V/V	AVX	Move packed integer values in ymm1 to m256 using non-temporal hint.

# Instruction Operand Encoding<sup>1</sup>

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA	

## **Description**

Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain integer data (packed bytes, words, doublewords, or quadwords). The destination operand is a 128-bit or 256-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTDQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

<sup>1.</sup> ModRM.MOD = 011B is not permitted

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

#### Operation

DEST  $\leftarrow$  SRC:

## Intel C/C++ Compiler Intrinsic Equivalent

```
MOVNTDQ: void _mm_stream_si128( __m128i *p, __m128i a);
VMOVNTDQ: void _mm256_stream_si256 (__m256i * p, __m256i a);
```

# SIMD Floating-Point Exceptions

None.

#### Other Exceptions

See Exceptions Type 1.SSE2; additionally #UD If VEX.vvvv != 1111B.

# MOVNTI—Store Doubleword Using Non-Temporal Hint

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F C3 /r	MOVNTI m32, r32	MR	Valid	Valid	Move doubleword from <i>r32</i> to <i>m32</i> using non-temporal hint.
REX.W + OF C3	MOVNTI m64, r64	MR	Valid	N.E.	Move quadword from <i>r64</i> to <i>m64</i> using non-temporal hint.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

#### Description

Moves the doubleword integer in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to minimize cache pollution during the write to memory. The source operand is a general-purpose register. The destination operand is a 32-bit memory location.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTI instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

DEST  $\leftarrow$  SRC:

#### Intel C/C++ Compiler Intrinsic Equivalent

MOVNTI: void \_mm\_stream\_si32 (int \*p, int a)

## SIMD Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#GP(0) For an illegal memory operand effective address in the CS, DS,

ES, FS or GS segments.

#SS(0) For an illegal address in the SS segment.

#PF(fault-code) For a page fault.

#UD If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

# **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 16-byte boundary,

regardless of segment.

If any part of the operand lies outside the effective address

space from 0 to FFFFH.

#UD If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

Same exceptions as in real address mode.

#PF(fault-code) For a page fault.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) For a page fault.

#UD If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# MOVNTPD—Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 2B /r MOVNTPD <i>m128, xmm</i>	MR	V/V	SSE2	Move packed double- precision floating-point values from <i>xmm</i> to <i>m128</i> using non-temporal hint.
VEX.128.66.0F.WIG 2B /r VMOVNTPD m128, xmm1	MR	V/V	AVX	Move packed double- precision values in xmm1 to m128 using non-temporal hint.
VEX.256.66.0F.WIG 2B /r VMOVNTPD m256, ymm1	MR	V/V	AVX	Move packed double- precision values in ymm1 to m256 using non-temporal hint.

# Instruction Operand Encoding<sup>1</sup>

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

#### **Description**

Moves the packed double-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed double-precision, floating-pointing data. The destination operand is a 128-bit or 256-bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

<sup>1.</sup> ModRM.MOD = 011B is not permitted

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPD instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

#### Operation

DEST  $\leftarrow$  SRC:

## Intel C/C++ Compiler Intrinsic Equivalent

MOVNTPD: void \_mm\_stream\_pd(double \*p, \_\_m128d a)

VMOVNTPD: void mm256 stream pd (double \*p, \_\_m256d a);

## SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 1.SSE2; additionally #UD If VEX.vvvv != 1111B.

# MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 2B /r MOVNTPS m128, xmm	MR	V/V	SSE	Move packed single- precision floating-point values from <i>xmm</i> to <i>m128</i> using non-temporal hint.
VEX.128.0F.WIG 2B /r VMOVNTPS m128, xmm1	MR	V/V	AVX	Move packed single- precision values xmm1 to mem using non-temporal hint.
VEX.256.0F.WIG 2B /r VMOVNTPS m256, ymm1	MR	V/V	AVX	Move packed single- precision values ymm1 to mem using non-temporal hint.

# Instruction Operand Encoding<sup>1</sup>

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

#### **Description**

Moves the packed single-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed single-precision, floating-pointing. The destination operand is a 128-bit or 256-bitmemory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX.256 encoded version) boundary otherwise a general-protection exception (#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

<sup>1.</sup> ModRM.MOD = 011B is not permitted

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPS instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### Operation

DEST  $\leftarrow$  SRC:

# Intel C/C++ Compiler Intrinsic Equivalent

MOVNTDQ: void \_mm\_stream\_ps(float \* p, \_\_m128 a)

VMOVNTPS: void \_mm256\_stream\_ps (float \* p, \_\_m256 a);

## SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 1.SSE; additionally #UD If VEX.vvvv != 1111B.

# MOVNTQ—Store of Quadword Using Non-Temporal Hint

_	_		_		
Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF E7 /r	MOVNTQ m64, mm	MR	Valid	Valid	Move quadword from <i>mm</i> to <i>m64</i> using non-temporal hint.

# **Instruction Operand Encoding**

					1
Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
·	·	·	·	•	
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA	
	, ,	<u> </u>			ı

# **Description**

Moves the quadword in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to minimize cache pollution during the write to memory. The source operand is an MMX technology register, which is assumed to contain packed integer data (packed bytes, words, or doublewords). The destination operand is a 64-bit memory location.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

DEST  $\leftarrow$  SRC:

# Intel C/C++ Compiler Intrinsic Equivalent

MOVNTQ: void mm stream pi( m64 \* p, m64 a)

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Table 22-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

# MOVQ-Move Quadword

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 6F /r	MOVQ mm, mm/m64	RM	Valid	Valid	Move quadword from mm/m64 to mm.
0F 7F /r	MOVQ mm/m64, mm	MR	Valid	Valid	Move quadword from <i>mm</i> to <i>mm/m64</i> .
F3 0F 7E	MOVQ xmm1, xmm2/m64	RM	Valid	Valid	Move quadword from xmm2/mem64 to xmm1.
66 OF D6	MOVQ xmm2/m64, xmm1	MR	Valid	Valid	Move quadword from xmm1 to xmm2/mem64.

# **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

## **Description**

Copies a quadword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be MMX technology registers, XMM registers, or 64-bit memory locations. This instruction can be used to move a quadword between two MMX technology registers or between an MMX technology register and a 64-bit memory location, or to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.

When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.

In 64-bit mode, use of the REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

# Operation

MOVQ instruction when operating on MMX technology registers and memory locations:  $DEST \leftarrow SRC$ ;

MOVQ instruction when source and destination operands are XMM registers:

DEST[63:0]  $\leftarrow$  SRC[63:0]; DEST[127:64]  $\leftarrow$  0000000000000000H; MOVQ instruction when source operand is XMM register and destination operand is memory location:

```
DEST \leftarrow SRC[63:0];
```

MOVQ instruction when source operand is memory location and destination operand is XMM register:

```
DEST[63:0] ← SRC;
DEST[127:64] ← 00000000000000000H;
```

# **Flags Affected**

None.

# Intel C/C++ Compiler Intrinsic Equivalent

MOVQ: m128i \_mm\_mov\_epi64(\_\_m128i a)

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

See Table 22-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

# MOVQ2DQ—Move Quadword from MMX Technology to XMM Register

	_				<b>3</b>
Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F3 0F D6	MOVQ2DQ xmm, mm	RM	Valid	Valid	Move quadword from <i>mmx</i> to low quadword of <i>xmm</i> .

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

### Description

Moves the quadword from the source operand (second operand) to the low quadword of the destination operand (first operand). The source operand is an MMX technology register and the destination operand is an XMM register.

This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the x87 FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the MOVQ2DQ instruction is executed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

### Operation

DEST[63:0]  $\leftarrow$  SRC[63:0]; DEST[127:64]  $\leftarrow$  0000000000000000H;

# Intel C/C++ Compiler Intrinsic Equivalent

MOVQ2DQ: \_\_128i \_mm\_movpi64\_pi64 ( \_\_m64 a)

# SIMD Floating-Point Exceptions

None.

# **Protected Mode Exceptions**

#NM If CR0.TS[bit 3] = 1. #UD If CR0.EM[bit 2] = 1. If CR4.OSFXSR[bit 9] = 0.

If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

#MF If there is a pending x87 FPU exception.

### INSTRUCTION SET REFERENCE, M-Z

# **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

## **Virtual-8086 Mode Exceptions**

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# MOVS/MOVSB/MOVSW/MOVSD/MOVSQ—Move Data from String to String

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
A4	MOVS m8, m8	NP	Valid	Valid	For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address (R E)SI to (R E)DI.
A5	MOVS m16, m16	NP	Valid	Valid	For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address (R E)SI to (R E)DI.
A5	MOVS <i>m32</i> , <i>m32</i>	NP	Valid	Valid	For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address (R E)SI to (R E)DI.
REX.W + A5	MOVS <i>m64</i> , <i>m64</i>	NP	Valid	N.E.	Move qword from address (R E)SI to (R E)DI.
A4	MOVSB	NP	Valid	Valid	For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address (R E)SI to (R E)DI.
A5	MOVSW	NP	Valid	Valid	For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address (R E)SI to (R E)DI.
A5	MOVSD	NP	Valid	Valid	For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address (R E)SI to (R E)DI.
REX.W + A5	MOVSQ	NP	Valid	N.E.	Move qword from address (R E)SI to (R E)DI.

Instruction	0	perand	<b>Enc</b>	odina

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

### **Description**

Moves the byte, word, or doubleword specified with the second operand (source operand) to the location specified with the first operand (destination operand). Both the source and destination operands are located in memory. The address of the source operand is read from the DS:ESI or the DS:SI registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). The address of the destination operand is read from the ES:EDI or the ES:DI registers (again depending on the address-size attribute of the instruction). The DS segment may be overridden with a segment override prefix, but the ES segment cannot be overridden.

At the assembly-code level, two forms of this instruction are allowed: the "explicit-operands" form and the "no-operands" form. The explicit-operands form (specified with the MOVS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source and destination operands should be symbols that indicate the size and location of the source value and the destination, respectively. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source and destination operand symbols must specify the correct **type** (size) of the operands (bytes, words, or doublewords), but they do not have to specify the correct **location**. The locations of the source and destination operands are always specified by the DS:(E)SI and ES:(E)DI registers, which must be loaded correctly before the move string instruction is executed.

The no-operands form provides "short forms" of the byte, word, and doubleword versions of the MOVS instructions. Here also DS:(E)SI and ES:(E)DI are assumed to be the source and destination operands, respectively. The size of the source and destination operands is selected with the mnemonic: MOVSB (byte move), MOVSW (word move), or MOVSD (doubleword move).

After the move operation, the (E)SI and (E)DI registers are incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0, the (E)SI and (E)DI register are incremented; if the DF flag is 1, the (E)SI and (E)DI registers are decremented.) The registers are incremented or decremented by 1 for byte operations, by 2 for word operations, or by 4 for doubleword operations.

The MOVS, MOVSB, MOVSW, and MOVSD instructions can be preceded by the REP prefix (see "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in Chapter 4 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 2B*, for a description of the REP prefix) for block moves of ECX bytes, words, or doublewords.

In 64-bit mode, the instruction's default address size is 64 bits, 32-bit address size is supported using the prefix 67H. The 64-bit addresses are specified by RSI and RDI;

32-bit address are specified by ESI and EDI. Use of the REX.W prefix promotes doubleword operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

### Operation

```
DEST \leftarrow SRC:
Non-64-bit Mode:
IF (Byte move)
    THEN IF DF = 0
          THEN
                (E)SI \leftarrow (E)SI + 1;
                (E)DI \leftarrow (E)DI + 1;
          ELSE
                (E)SI \leftarrow (E)SI - 1;
                (E)DI \leftarrow (E)DI - 1;
          FI:
    ELSE IF (Word move)
          THEN IF DF = 0
                (E)SI ← (E)SI + 2;
                (E)DI \leftarrow (E)DI + 2;
                FI;
          ELSE
                (E)SI \leftarrow (E)SI - 2;
                (E)DI \leftarrow (E)DI - 2;
          FI:
    ELSE IF (Doubleword move)
          THEN IF DF = 0
                (E)SI \leftarrow (E)SI + 4;
                (E)DI \leftarrow (E)DI + 4;
                FI:
          ELSE
                (E)SI \leftarrow (E)SI - 4;
                (E)DI \leftarrow (E)DI - 4;
          FI:
FI;
64-bit Mode:
IF (Byte move)
    THEN IF DF = 0
          THEN
                (R|E)SI \leftarrow (R|E)SI + 1;
                (R|E)DI \leftarrow (R|E)DI + 1;
```

```
ELSE
                 (R|E)SI \leftarrow (R|E)SI - 1;
                (R|E)DI \leftarrow (R|E)DI - 1;
           FI;
    ELSE IF (Word move)
           THEN IF DF = 0
                (RIE)SI \leftarrow (RIE)SI + 2;
                (R|E)DI \leftarrow (R|E)DI + 2;
                FI;
           ELSE
                 (R|E)SI \leftarrow (R|E)SI - 2;
                (R|E)DI \leftarrow (R|E)DI - 2;
           FI;
    ELSE IF (Doubleword move)
           THEN IF DF = 0
                (RIE)SI \leftarrow (RIE)SI + 4;
                (R|E)DI \leftarrow (R|E)DI + 4;
                FI;
           ELSE
                 (R|E)SI \leftarrow (R|E)SI - 4;
                (R|E)DI \leftarrow (R|E)DI - 4;
           FI;
    ELSE IF (Quadword move)
           THEN IF DF = 0
                (R|E)SI \leftarrow (R|E)SI + 8;
                (R|E)DI \leftarrow (R|E)DI + 8;
                FI;
           ELSE
                 (R|E)SI \leftarrow (R|E)SI - 8;
                 (R|E)DI \leftarrow (R|E)DI - 8;
           FI;
FI:
```

# Flags Affected

None.

### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# MOVSD—Move Scalar Double-Precision Floating-Point Value

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F2 0F 10 /r MOVSD xmm1, xmm2/m64	RM	V/V	SSE2	Move scalar double- precision floating-point value from xmm2/m64 to xmm1 register.
VEX.NDS.LIG.F2.0F.WIG 10 /r VMOVSD xmm1, xmm2, xmm3	RVM	V/V	AVX	Merge scalar double- precision floating-point value from xmm2 and xmm3 to xmm1 register.
VEX.LIG.F2.0F.WIG 10 /r VMOVSD xmm1, m64	XM	V/V	AVX	Load scalar double-precision floating-point value from m64 to xmm1 register.
F2 OF 11 /r MOVSD xmm2/m64, xmm1	MR	V/V	SSE2	Move scalar double- precision floating-point value from <i>xmm1</i> register to <i>xmm2/m64</i> .
VEX.NDS.LIG.F2.0F.WIG 11 /r VMOVSD xmm1, xmm2, xmm3	MVR	V/V	AVX	Merge scalar double- precision floating-point value from xmm2 and xmm3 registers to xmm1.
VEX.LIG.F2.0F.WIG 11 /r VMOVSD m64, xmm1	MR	V/V	AVX	Move scalar double- precision floating-point value from xmm1 register to m64.

### **Instruction Operand Encoding**

RM         ModRM:reg (w)         ModRM:r/m (r)         NA         I           RVM         ModRM:reg (w)         VEX.vvvv (r)         ModRM:r/m (r)         I           MR         ModRM:r/m (w)         ModRM:reg (r)         NA         I	
RVM         ModRM:reg (w)         VEX.vvvv (r)         ModRM:r/m (r)         I           MR         ModRM:r/m (w)         ModRM:reg (r)         NA         I	and 4
MR ModRM:r/m (w) ModRM:reg (r) NA	IA
	IA
XM ModRM:reg (w) ModRM:r/m (r) NA I	IA
	IA
MVR ModRM:r/m (w) VEX.vvvv (r) ModRM:reg (r)	IA

## **Description**

MOVSD moves a scalar double-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 64-bit memory locations. This instruc-

tion can be used to move a double-precision floating-point value to and from the low quadword of an XMM register and a 64-bit memory location, or to move a double-precision floating-point value between the low quadwords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

For non-VEX encoded instruction syntax and when the source and destination operands are XMM registers, the high quadword of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high quadword of the destination operand is cleared to all 0s.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: For the "VMOVSD m64, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b, otherwise instruction will #UD.

Note: For the "VMOVSD xmm1, m64" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

VEX encoded instruction syntax supports two source operands and a destination operand if ModR/M.mod field is 11B. VEX.vvvv is used to encode the first source operand (the second operand). The low 128 bits of the destination operand stores the result of merging the low quadword of the second source operand with the quad word in bits 127:64 of the first source operand. The upper bits of the destination operand are cleared.

### Operation

## MOVSD (128-bit Legacy SSE version: MOVSD XMM1, XMM2)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:64] (Unmodified)

# MOVSD/VMOVSD (128-bit versions: MOVSD m64, xmm1 or VMOVSD m64, xmm1)

DEST[63:0]  $\leftarrow$  SRC[63:0]

# MOVSD (128-bit Legacy SSE version: MOVSD XMM1, m64)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[127:64]  $\leftarrow$  0 DEST[VLMAX-1:128] (Unmodified)

## VMOVSD (VEX.NDS.128.F2.0F 11 /r: VMOVSD xmm1, xmm2, xmm3)

DEST[63:0]  $\leftarrow$  SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

### VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, xmm2, xmm3)

DEST[63:0]  $\leftarrow$  SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64]

DEST[VLMAX-1:128]  $\leftarrow$  0

### VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, m64)

DEST[63:0]  $\leftarrow$  SRC[63:0] DEST[VLMAX-1:64]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

MOVSD: \_\_m128d \_mm\_load\_sd (double \*p)

MOVSD: void \_mm\_store\_sd (double \*p, \_\_m128d a)

MOVSD: \_\_m128d \_mm\_store\_sd (\_\_m128d a, \_\_m128d b)

### **SIMD Floating-Point Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 5; additionally #UD If VEX.vvvv != 1111B.

# MOVSHDUP—Move Packed Single-FP High and Duplicate


Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 OF 16 /r MOVSHDUP xmm1, xmm2/m128	RM	V/V	SSE3	Move two single-precision floating-point values from the higher 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the lower 32-bits of each qword.
VEX.128.F3.0F.WIG 16 /r VMOVSHDUP xmm1, xmm2/m128	RM	V/V	AVX	Move odd index single- precision floating-point values from xmm2/mem and duplicate each element into xmm1.
VEX.256.F3.0F.WIG 16 /r VMOVSHDUP ymm1, ymm2/m256	RM	V/V	AVX	Move odd index single- precision floating-point values from ymm2/mem and duplicate each element into ymm1.

## **Instruction Operand Encoding**

0-15-	011	012	0	014
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# **Description**

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 1 and 3 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register. See Figure 4-3.



OM15998

Figure 4-3. MOVSHDUP—Move Packed Single-FP High and Duplicate

In 64-bit mode, use of the REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## Operation

## MOVSHDUP (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  SRC[63:32]

DEST[63:32]  $\leftarrow$  SRC[63:32]

 $\mathsf{DEST}[95:64] \leftarrow \mathsf{SRC}[127:96]$ 

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SRC}[127:96]$ 

DEST[VLMAX-1:128] (Unmodified)

### VMOVSHDUP (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC[63:32]

DEST[63:32]  $\leftarrow$  SRC[63:32]

 $\mathsf{DEST}[95:64] \leftarrow \mathsf{SRC}[127:96]$ 

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SRC}[127:96]$ 

### DEST[VLMAX-1:128] $\leftarrow$ 0

### VMOVSHDUP (VEX.256 encoded version)

DEST[31:0]  $\leftarrow$  SRC[63:32] DEST[63:32]  $\leftarrow$  SRC[63:32] DEST[95:64]  $\leftarrow$  SRC[127:96] DEST[127:96]  $\leftarrow$  SRC[127:96] DEST[159:128]  $\leftarrow$  SRC[191:160] DEST[191:160]  $\leftarrow$  SRC[191:160] DEST[223:192]  $\leftarrow$  SRC[255:224] DEST[255:224]  $\leftarrow$  SRC[255:224]

## Intel C/C++ Compiler Intrinsic Equivalent

(V)MOVSHDUP: \_\_m128 \_mm\_movehdup\_ps(\_\_m128 a)
VMOVSHDUP: \_\_m256 \_movehdup\_ps (\_\_m256 a);

### Exceptions

General protection exception if not aligned on 16-byte boundary, regardless of segment.

### **Numeric Exceptions**

None

## Other Exceptions

See Exceptions Type 2.

# MOVSLDUP—Move Packed Single-FP Low and Duplicate

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 OF 12 /r MOVSLDUP xmm1, xmm2/m128	RM	V/V	SSE3	Move two single-precision floating-point values from the lower 32-bit operand of each qword in xmm2/m128 to xmm1 and duplicate each 32-bit operand to the higher 32-bits of each qword.
VEX.128.F3.0F.WIG 12 /r VMOVSLDUP xmm1, xmm2/m128	RM	V/V	AVX	Move even index single- precision floating-point values from xmm2/mem and duplicate each element into xmm1.
VEX.256.F3.0F.WIG 12 /r VMOVSLDUP ymm1, ymm2/m256	RM	V/V	AVX	Move even index single- precision floating-point values from ymm2/mem and duplicate each element into ymm1.


# **Instruction Operand Encoding**

		-		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# **Description**

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 0 and 2 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register.

See Figure 4-4.



OM15999

Figure 4-4. MOVSLDUP—Move Packed Single-FP Low and Duplicate

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

# Operation

### MOVSLDUP (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  SRC[31:0]

DEST[63:32]  $\leftarrow$  SRC[31:0]

DEST[95:64]  $\leftarrow$  SRC[95:64]

DEST[127:96]  $\leftarrow$  SRC[95:64]

DEST[VLMAX-1:128] (Unmodified)

### VMOVSLDUP (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC[31:0]

DEST[63:32]  $\leftarrow$  SRC[31:0]

DEST[95:64]  $\leftarrow$  SRC[95:64]

DEST[127:96]  $\leftarrow$  SRC[95:64]

DEST[VLMAX-1:128]  $\leftarrow$  0

### VMOVSLDUP (VEX.256 encoded version)

DEST[31:0]  $\leftarrow$  SRC[31:0] DEST[63:32]  $\leftarrow$  SRC[31:0] DEST[95:64]  $\leftarrow$  SRC[95:64] DEST[127:96]  $\leftarrow$  SRC[95:64] DEST[159:128]  $\leftarrow$  SRC[159:128] DEST[191:160]  $\leftarrow$  SRC[159:128] DEST[223:192]  $\leftarrow$  SRC[223:192] DEST[255:224]  $\leftarrow$  SRC[223:192]

### Intel C/C++ Compiler Intrinsic Equivalent

(V)MOVSLDUP: \_\_m128 \_mm\_moveldup\_ps(\_\_m128 a)
VMOVSLDUP: \_\_m256 \_mm256\_moveldup\_ps (\_\_m256 a);

## **Exceptions**

General protection exception if not aligned on 16-byte boundary, regardless of segment.

## **Numeric Exceptions**

None.

# Other Exceptions

See Exceptions Type 4; additionally

#UD If VEX.vvvv != 1111B.

# MOVSS—Move Scalar Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 0F 10 /r MOVSS xmm1, xmm2/m32	RM	V/V	SSE	Move scalar single-precision floating-point value from xmm2/m32 to xmm1 register.
VEX.NDS.LIG.F3.0F.WIG 10 /r VMOVSS xmm1, xmm2, xmm3	RVM	V/V	AVX	Merge scalar single- precision floating-point value from xmm2 and xmm3 to xmm1 register.
VEX.LIG.F3.0F.WIG 10 /r VMOVSS xmm1, m32	XM	V/V	AVX	Load scalar single-precision floating-point value from m32 to xmm1 register.
F3 0F 11 /r MOVSS xmm2/m32, xmm	MR	V/V	SSE	Move scalar single-precision floating-point value from xmm1 register to xmm2/m32.
VEX.NDS.LIG.F3.0F.WIG 11 /r VMOVSS xmm1, xmm2, xmm3	MVR	V/V	AVX	Move scalar single-precision floating-point value from xmm2 and xmm3 to xmm1 register.
VEX.LIG.F3.0F.WIG 11 /r VMOVSS m32, xmm1	MR	V/V	AVX	Move scalar single-precision floating-point value from xmm1 register to m32.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
MR	ModRM:r/m (w)	ModRM:reg (г)	NA	NA
XM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MVR	ModRM:r/m (w)	VEX.νννν (r)	ModRM:reg (r)	NA

## **Description**

Moves a scalar single-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 32-bit memory locations. This instruction can be used to move a single-precision floating-point value to and from the low doubleword

of an XMM register and a 32-bit memory location, or to move a single-precision floating-point value between the low doublewords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

For non-VEX encoded syntax and when the source and destination operands are XMM registers, the high doublewords of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high doublewords of the destination operand is cleared to all 0s.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

VEX encoded instruction syntax supports two source operands and a destination operand if ModR/M.mod field is 11B. VEX.vvvv is used to encode the first source operand (the second operand). The low 128 bits of the destination operand stores the result of merging the low dword of the second source operand with three dwords in bits 127:32 of the first source operand. The upper bits of the destination operand are cleared.

Note: For the "VMOVSS m32, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Note: For the "VMOVSS xmm1, m32" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

### Operation

# MOVSS (Legacy SSE version when the source and destination operands are both XMM registers)

 $\begin{aligned} & \mathsf{DEST}[31:0] \leftarrow \mathsf{SRC}[31:0] \\ & \mathsf{DEST}[\mathsf{VLMAX-}1:32] \text{ (Unmodified)} \end{aligned}$ 

# $\mbox{MOVSS/VMOVSS}$ (when the source operand is an XMM register and the destination is memory)

DEST[31:0]  $\leftarrow$  SRC[31:0]

# MOVSS (Legacy SSE version when the source operand is memory and the destination is an XMM register)

DEST[31:0]  $\leftarrow$  SRC[31:0] DEST[127:32]  $\leftarrow$  0 DEST[VLMAX-1:128] (Unmodified)

### VMOVSS (VEX.NDS.128.F3.0F 11 /r where the destination is an XMM register)

DEST[31:0]  $\leftarrow$  SRC2[31:0] DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

VMOVSS (VEX.NDS.128.F3.0F 10 /r where the source and destination are XMM registers)

DEST[31:0]  $\leftarrow$  SRC2[31:0] DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

# VMOVSS (VEX.NDS.128.F3.0F 10 /r when the source operand is memory and the destination is an XMM register)

DEST[31:0]  $\leftarrow$  SRC[31:0] DEST[VLMAX-1:32]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

MOVSS: \_\_m128 \_mm\_load\_ss(float \* p)

MOVSS: void \_mm\_store\_ss(float \* p, \_\_m128 a)

MOVSS: \_\_m128 \_mm\_move\_ss(\_\_m128 a, \_\_m128 b)

### SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally

#UD If VEX.vvvv != 1111B.

MOVSX/	'MOVSXD-	Move	with	Sian-	Extension

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF BE /r	MOVSX r16, r/m8	RM	Valid	Valid	Move byte to word with sign-extension.
OF BE /r	MOVSX <i>r32, r/m8</i>	RM	Valid	Valid	Move byte to doubleword with sign-extension.
REX + OF BE /r	MOVSX <i>r64, r/m8</i> *	RM	Valid	N.E.	Move byte to quadword with sign-extension.
OF BF /r	MOVSX r32, r/m16	RM	Valid	Valid	Move word to doubleword, with sign-extension.
REX.W + OF BF	MOVSX r64, r/m16	RM	Valid	N.E.	Move word to quadword with sign-extension.
REX.W** + 63 /r	MOVSXD r64, r/m32	RM	Valid	N.E.	Move doubleword to quadword with sign-extension.

#### **NOTES:**

- \* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
- \*\* The use of MOVSXD without REX.W in 64-bit mode is discouraged, Regular MOV should be used instead of using MOVSXD without REX.W.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# **Description**

Copies the contents of the source operand (register or memory location) to the destination operand (register) and sign extends the value to 16 or 32 bits (see Figure 7-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). The size of the converted value depends on the operand-size attribute.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

 $DEST \leftarrow SignExtend(SRC);$ 

## **Flags Affected**

None.

### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

### Compatibility Mode Exceptions

Same exceptions as in protected mode.

### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# MOVUPD—Move Unaligned Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 10 /r MOVUPD xmm1, xmm2/m128	RM	V/V	SSE2	Move packed double- precision floating-point values from xmm2/m128 to xmm1.
VEX.128.66.0F.WIG 10 /r VMOVUPD xmm1, xmm2/m128	RM	V/V	AVX	Move unaligned packed double-precision floating-point from xmm2/mem to xmm1.
VEX.256.66.0F.WIG 10 /r VMOVUPD ymm1, ymm2/m256	RM	V/V	AVX	Move unaligned packed double-precision floating-point from ymm2/mem to ymm1.
66 OF 11 /r MOVUPD xmm2/m128, xmm	MR	V/V	SSE2	Move packed double- precision floating-point values from xmm1 to xmm2/m128.
VEX.128.66.0F.WIG 11 /r VMOVUPD xmm2/m128, xmm1	MR	V/V	AVX	Move unaligned packed double-precision floating-point from xmm1 to xmm2/mem.
VEX.256.66.0F.WIG 11 /r VMOVUPD ymm2/m256, ymm1	MR	V/V	AVX	Move unaligned packed double-precision floating-point from ymm1 to ymm2/mem.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

# **Description**

#### 128-bit versions:

Moves a double quadword containing two packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit

memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.

**128-bit Legacy SSE version**: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.<sup>1</sup>

To move double-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPD instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a general-protection exception (#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

**VEX.128 encoded version:** Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### VEX.256 encoded version:

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

### Operation

MOVUPD (128-bit load and register-copy form Legacy SSE version)

DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)

(V)MOVUPD (128-bit store form)

 $\mathsf{DEST}[127:0] \leftarrow \mathsf{SRC}[127:0]$ 

<sup>1.</sup> If alignment checking is enabled (CRO.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.

#### VMOVUPD (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  SRC[127:0] DEST[VLMAX-1:128]  $\leftarrow$  0

### VMOVUPD (VEX.256 encoded version)

DEST[255:0]  $\leftarrow$  SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVUPD: \_\_m128 \_mm\_loadu\_pd(double \* p)

MOVUPD: void \_mm\_storeu\_pd(double \*p, \_\_m128 a)

VMOVUPD: \_\_m256d \_mm256\_loadu\_pd (\_\_m256d \* p);

VMOVUPD: \_mm256\_storeu\_pd(\_m256d \*p, \_\_m256d a);

### SIMD Floating-Point Exceptions

None.

### Other Exceptions

See Exceptions Type 4

Note treatment of #AC varies; additionally #UD If VEX.vvvv != 1111B.

# MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 10 /r MOVUPS xmm1, xmm2/m128	RM	V/V	SSE	Move packed single- precision floating-point values from xmm2/m128 to xmm1.
VEX.128.0F.WIG 10 /r VMOVUPS xmm1, xmm2/m128	RM	V/V	AVX	Move unaligned packed single-precision floating-point from xmm2/mem to xmm1.
VEX.256.0F.WIG 10 /r VMOVUPS ymm1, ymm2/m256	RM	V/V	AVX	Move unaligned packed single-precision floating-point from ymm2/mem to ymm1.
OF 11 /r MOVUPS xmm2/m128, xmm1	MR	V/V	SSE	Move packed single- precision floating-point values from xmm1 to xmm2/m128.
VEX.128.0F.WIG 11 /r VMOVUPS xmm2/m128, xmm1	MR	V/V	AVX	Move unaligned packed single-precision floating-point from xmm1 to xmm2/mem.
VEX.256.0F.WIG 11 /r VMOVUPS ymm2/m256, ymm1	MR	V/V	AVX	Move unaligned packed single-precision floating-point from ymm1 to ymm2/mem.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

# **Description**

**128-bit versions**: Moves a double quadword containing four packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.

**128-bit Legacy SSE version**: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (#GP) to be generated.<sup>1</sup>

To move packed single-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPS instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a general-protection exception (#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

**VEX.128 encoded version:** Bits (VLMAX-1:128) of the destination YMM register are zeroed.

**VEX.256 encoded version:** Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### Operation

MOVUPS (128-bit load and register-copy form Legacy SSE version)

DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)

(V)MOVUPS (128-bit store form)

 $\mathsf{DEST}[127:0] \leftarrow \mathsf{SRC}[127:0]$ 

VMOVUPS (VEX.128 encoded load-form)

DEST[127:0]  $\leftarrow$  SRC[127:0] DEST[VLMAX-1:128]  $\leftarrow$  0

## VMOVUPS (VEX.256 encoded version)

<sup>1.</sup> If alignment checking is enabled (CRO.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.

### DEST[255:0] ← SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

```
MOVUPS: __m128 _mm_loadu_ps(double * p)
```

MOVUPS: void \_mm\_storeu\_ps(double \*p, \_\_m128 a)

VMOVUPS: \_m256 \_mm256\_loadu\_ps (\_\_m256 \* p);

VMOVUPS: \_mm256\_storeu\_ps(\_m256 \*p, \_\_m256 a);

# **SIMD Floating-Point Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 4

Note treatment of #AC varies; additionally #UD If VEX.vvvv != 1111B.

### MOVZX—Move with Zero-Extend

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F B6 /r	MOVZX <i>r16, r/m8</i>	RM	Valid	Valid	Move byte to word with zero-extension.
0F B6 /r	MOVZX <i>r32, r/m8</i>	RM	Valid	Valid	Move byte to doubleword, zero-extension.
REX.W + OF B6	MOVZX <i>r64, r/m8</i> *	RM	Valid	N.E.	Move byte to quadword, zero-extension.
0F B7 /r	MOVZX <i>r32,</i> r/m16	RM	Valid	Valid	Move word to doubleword, zero-extension.
REX.W + 0F B7 /r	MOVZX r64, r/m16	RM	Valid	N.E.	Move word to quadword, zero-extension.

#### **NOTES:**

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## Description

Copies the contents of the source operand (register or memory location) to the destination operand (register) and zero extends the value. The size of the converted value depends on the operand-size attribute.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

 $DEST \leftarrow ZeroExtend(SRC);$ 

### Flags Affected

None.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if the REX prefix is used: AH, BH, CH, DH.

### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

#UD If the LOCK prefix is used.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# MPSADBW — Compute Multiple Packed Sums of Absolute Difference

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 3A 42 /r ib MPSADBW xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_1	Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm1 and xmm2/m128 and writes the results in xmm1. Starting offsets within xmm1 and xmm2/m128 are determined by imm8.
VEX.NDS.128.66.0F3A.WIG 42 /r ib VMPSADBW xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in xmm2 and xmm3/m128 and writes the results in xmm1. Starting offsets within xmm2 and xmm3/m128 are determined by imm8.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (r, w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

## **Description**

MPSADBW sums the absolute difference (SAD) of a pair of unsigned bytes for a group of 4 byte pairs, and produces 8 SAD results (one for each 4 byte-pairs) stored as 8 word integers in the destination operand (first operand). Each 4 byte pairs are selected from the source operand (first operand) and the destination according to the bit fields specified in the immediate byte (third operand).

The immediate byte provides two bit fields:

SRC\_OFFSET: the value of Imm8[1:0]\*32 specifies the offset of the 4 sequential source bytes in the source operand.

DEST\_OFFSET: the value of Imm8[2]\*32 specifies the offset of the first of 8 groups of 4 sequential destination bytes in the destination operand. The next four destination bytes starts at DEST\_OFFSET + 8, etc.

The SAD operation is repeated 8 times, each time using the same 4 source bytes but selecting the next group of 4 destination bytes starting at the next higher byte in the destination. Each 16-bit sum is written to destination.

128-bit Legacy SSE version: The first source and destination are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

If VMPSADBW is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

### Operation

```
MPSADBW (128-bit Legacy SSE version)
SRC OFFSET \leftarrow imm8[1:0]*32
DEST_OFFSET ← imm8[2]*32
DEST_BYTEO ← DEST[DEST_OFFSET+7:DEST_OFFSET]
DEST_BYTE1 ← DEST[DEST_OFFSET+15:DEST_OFFSET+8]
DEST_BYTE2 ← DEST[DEST_OFFSET+23:DEST_OFFSET+16]
DEST_BYTE3 ← DEST[DEST_OFFSET+31:DEST_OFFSET+24]
DEST_BYTE4 ← DEST[DEST_OFFSET+39:DEST_OFFSET+32]
DEST_BYTE5 ← DEST[DEST_OFFSET+47:DEST_OFFSET+40]
DEST_BYTE6 ← DEST[DEST_OFFSET+55:DEST_OFFSET+48]
DEST_BYTE7 ← DEST[DEST_OFFSET+63:DEST_OFFSET+56]
DEST_BYTE8 ← DEST[DEST_OFFSET+71:DEST_OFFSET+64]
DEST_BYTE9 ← DEST[DEST_OFFSET+79:DEST_OFFSET+72]
DEST_BYTE10 ← DEST[DEST_OFFSET+87:DEST_OFFSET+80]
SRC BYTEO ← SRC[SRC OFFSET+7:SRC OFFSET]
SRC BYTE1 ← SRC[SRC OFFSET+15:SRC OFFSET+8]
SRC BYTE2 ← SRC[SRC OFFSET+23:SRC OFFSET+16]
SRC_BYTE3 ← SRC[SRC_OFFSET+31:SRC_OFFSET+24]
TEMPO ← ABS( DEST_BYTEO - SRC_BYTEO)
TEMP1 ← ABS( DEST_BYTE1 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE2 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE3 - SRC_BYTE3)
DEST[15:0] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMP0 ← ABS( DEST_BYTE1 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE2 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE3 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE4 - SRC_BYTE3)
DEST[31:16] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
```

```
TEMPO ← ABS( DEST_BYTE2 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE3 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE4 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE5 - SRC_BYTE3)
DEST[47:32] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO ← ABS( DEST_BYTE3 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE4 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE5 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE6 - SRC_BYTE3)
DEST[63:48] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMP0 ← ABS( DEST_BYTE4 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE5 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE6 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE7 - SRC_BYTE3)
DEST[79:64] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO ← ABS( DEST_BYTE5 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE6 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE7 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE8 - SRC_BYTE3)
DEST[95:80] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO ← ABS( DEST_BYTE6 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE7 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE8 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE9 - SRC_BYTE3)
DEST[111:96] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMP0 ← ABS( DEST_BYTE7 - SRC_BYTE0)
TEMP1 ← ABS( DEST_BYTE8 - SRC_BYTE1)
TEMP2 ← ABS( DEST_BYTE9 - SRC_BYTE2)
TEMP3 ← ABS( DEST_BYTE10 - SRC_BYTE3)
DEST[127:112] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
DEST[VLMAX-1:128] (Unmodified)
VMPSADBW (VEX.128 encoded version)
SRC2\_OFFSET \leftarrow imm8[1:0]*32
SRC1_OFFSET \leftarrow imm8[2]*32
SRC1 BYTE0 ← SRC1[SRC1 OFFSET+7:SRC1 OFFSET]
SRC1 BYTE1 ← SRC1[SRC1 OFFSET+15:SRC1 OFFSET+8]
```

```
SRC1 BYTE2 ← SRC1[SRC1 OFFSET+23:SRC1 OFFSET+16]
SRC1 BYTE3 ← SRC1[SRC1 OFFSET+31:SRC1 OFFSET+24]
SRC1 BYTE4 ← SRC1[SRC1 OFFSET+39:SRC1 OFFSET+32]
SRC1 BYTE5 ← SRC1[SRC1 OFFSET+47:SRC1 OFFSET+40]
SRC1_BYTE6 ← SRC1[SRC1_OFFSET+55:SRC1_OFFSET+48]
SRC1 BYTE7 ← SRC1[SRC1 OFFSET+63:SRC1 OFFSET+56]
SRC1 BYTE8 ← SRC1[SRC1 OFFSET+71:SRC1 OFFSET+64]
SRC1 BYTE9 ← SRC1[SRC1 OFFSET+79:SRC1 OFFSET+72]
SRC1_BYTE10 ← SRC1[SRC1_OFFSET+87:SRC1_OFFSET+80]
SRC2 BYTE0 ←SRC2[SRC2 OFFSET+7:SRC2 OFFSET]
SRC2 BYTE1 ← SRC2[SRC2 OFFSET+15:SRC2 OFFSET+8]
SRC2_BYTE2 ← SRC2[SRC2_OFFSET+23:SRC2_OFFSET+16]
SRC2_BYTE3 ← SRC2[SRC2_OFFSET+31:SRC2_OFFSET+24]
TEMPO ← ABS(SRC1 BYTEO - SRC2 BYTEO)
TEMP1 ← ABS(SRC1 BYTE1 - SRC2 BYTE1)
TEMP2 ← ABS(SRC1_BYTE2 - SRC2_BYTE2)
TEMP3 ← ABS(SRC1_BYTE3 - SRC2_BYTE3)
DEST[15:0] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO ← ABS(SRC1 BYTE1 - SRC2 BYTE0)
TEMP1 ← ABS(SRC1_BYTE2 - SRC2_BYTE1)
TEMP2 ← ABS(SRC1_BYTE3 - SRC2_BYTE2)
TEMP3 ← ABS(SRC1 BYTE4 - SRC2 BYTE3)
DEST[31:16] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO ← ABS(SRC1 BYTE2 - SRC2 BYTE0)
TEMP1 ← ABS(SRC1_BYTE3 - SRC2_BYTE1)
TEMP2 ← ABS(SRC1 BYTE4 - SRC2 BYTE2)
TEMP3 ← ABS(SRC1 BYTE5 - SRC2 BYTE3)
DEST[47:32] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMP0 ← ABS(SRC1 BYTE3 - SRC2 BYTE0)
TEMP1 ← ABS(SRC1_BYTE4 - SRC2_BYTE1)
TEMP2 ← ABS(SRC1 BYTE5 - SRC2 BYTE2)
TEMP3 ← ABS(SRC1 BYTE6 - SRC2 BYTE3)
DEST[63:48] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMP0 ← ABS(SRC1_BYTE4 - SRC2_BYTE0)
TEMP1 ← ABS(SRC1 BYTE5 - SRC2 BYTE1)
TEMP2 ← ABS(SRC1 BYTE6 - SRC2 BYTE2)
TEMP3 ← ABS(SRC1 BYTE7 - SRC2 BYTE3)
DEST[79:64] ← TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMP0 ← ABS(SRC1_BYTE5 - SRC2_BYTE0)
TEMP1 ← ABS(SRC1 BYTE6 - SRC2 BYTE1)
TEMP2 ← ABS(SRC1 BYTE7 - SRC2 BYTE2)
```

```
TEMP3 \leftarrow ABS(SRC1_BYTE8 - SRC2_BYTE3)

DEST[95:80] \leftarrow TEMP0 + TEMP1 + TEMP2 + TEMP3

TEMP0 \leftarrow ABS(SRC1_BYTE6 - SRC2_BYTE0)

TEMP1 \leftarrow ABS(SRC1_BYTE7 - SRC2_BYTE1)

TEMP2 \leftarrow ABS(SRC1_BYTE8 - SRC2_BYTE2)

TEMP3 \leftarrow ABS(SRC1_BYTE9 - SRC2_BYTE3)

DEST[111:96] \leftarrow TEMP0 + TEMP1 + TEMP2 + TEMP3

TEMP0 \leftarrow ABS(SRC1_BYTE7 - SRC2_BYTE0)

TEMP1 \leftarrow ABS(SRC1_BYTE8 - SRC2_BYTE1)

TEMP2 \leftarrow ABS(SRC1_BYTE9 - SRC2_BYTE2)

TEMP3 \leftarrow ABS(SRC1_BYTE10 - SRC2_BYTE3)

DEST[127:112] \leftarrow TEMP0 + TEMP1 + TEMP2 + TEMP3

DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalent

MPSADBW: \_\_m128i \_mm\_mpsadbw\_epu8 (\_\_m128i s1, \_\_m128i s2, const int mask);

### **Flags Affected**

None

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

MUL-L	Jnsigned	Multi	olv

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F6 /4	MUL r/m8	М	Valid	Valid	Unsigned multiply (AX $\leftarrow$ AL * $r/m8$ ).
REX + F6 /4	MUL r/m8 <sup>*</sup>	М	Valid	N.E.	Unsigned multiply (AX $\leftarrow$ AL * $r/m8$ ).
F7 /4	MUL r/m16	М	Valid	Valid	Unsigned multiply (DX:AX $\leftarrow$ AX * $r/m16$ ).
F7 /4	MUL r/m32	М	Valid	Valid	Unsigned multiply (EDX:EAX $\leftarrow$ EAX * $r/m32$ ).
REX.W + F7 /4	MUL r/m64	М	Valid	N.E.	Unsigned multiply (RDX:RAX $\leftarrow$ RAX * $r/m64$ .

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

# Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register AL, AX or EAX (depending on the size of the operand); the source operand is located in a general-purpose register or a memory location. The action of this instruction and the location of the result depends on the opcode and the operand size as shown in Table 4-9.

The result is stored in register AX, register pair DX:AX, or register pair EDX:EAX (depending on the operand size), with the high-order bits of the product contained in register AH, DX, or EDX, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.

See the summary chart at the beginning of this section for encoding data and limits.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH. BH. CH. DH.

Tab	 	Resi	

Operand Size	Source 1	Source 2	Destination
Byte	AL	r/m8	AX
Word	AX	r/m16	DX:AX
Doubleword	EAX	r/m32	EDX:EAX
Quadword	RAX	r/m64	RDX:RAX

## Operation

```
IF (Byte operation)

THEN

AX ← AL * SRC;

ELSE (* Word or doubleword operation *)

IF OperandSize = 16

THEN

DX:AX ← AX * SRC;

ELSE IF OperandSize = 32

THEN EDX:EAX ← EAX * SRC; FI;

ELSE (* OperandSize = 64 *)

RDX:RAX ← RAX * SRC;

FI;
```

# **Flags Affected**

The OF and CF flags are set to 0 if the upper half of the result is 0; otherwise, they are set to 1. The SF, ZF, AF, and PF flags are undefined.

# **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# MULPD—Multiply Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
66 OF 59 /r MULPD xmm1, xmm2/m128	RM	V/V	SSE2	Multiply packed double-precision floating-point values in <i>xmm2/m128</i> by <i>xmm1</i> .
VEX.NDS.128.66.0F.WIG 59 /r VMULPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Multiply packed double- precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
VEX.NDS.256.66.0F.WIG 59 /r VMULPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Multiply packed double- precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs a SIMD multiply of the two or four packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the *Intel*® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

#### MULPD (128-bit Legacy SSE version)

DEST[63:0] ← DEST[63:0] \* SRC[63:0]
DEST[127:64] ← DEST[127:64] \* SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

### VMULPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] \* SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] \* SRC2[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMULPD (VEX.256 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] \* SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] \* SRC2[127:64] DEST[191:128]  $\leftarrow$  SRC1[191:128] \* SRC2[191:128] DEST[255:192]  $\leftarrow$  SRC1[255:192] \* SRC2[255:192]

# Intel C/C++ Compiler Intrinsic Equivalent

MULPD: m128d mm mul pd (m128d a, m128d b)

VMULPD: m256d mm256 mul pd ( m256d a, m256d b);

# SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2

# MULPS—Multiply Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
OF 59 /r MULPS xmm1, xmm2/m128	RM	V/V	SSE	Multiply packed single- precision floating-point values in <i>xmm2/mem</i> by <i>xmm1</i> .
VEX.NDS.128.0F.WIG 59 /r VMULPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Multiply packed single- precision floating-point values from xmm3/mem to xmm2 and stores result in xmm1.
VEX.NDS.256.0F.WIG 59 /r VMULPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Multiply packed single- precision floating-point values from ymm3/mem to ymm2 and stores result in ymm1.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Performs a SIMD multiply of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

#### MULPS (128-bit Legacy SSE version)

```
DEST[31:0] ← SRC1[31:0] * SRC2[31:0]
DEST[63:32] ← SRC1[63:32] * SRC2[63:32]
DEST[95:64] ← SRC1[95:64] * SRC2[95:64]
DEST[127:96] ← SRC1[127:96] * SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)
```

#### VMULPS (VEX.128 encoded version)

```
DEST[31:0] \leftarrow SRC1[31:0] * SRC2[31:0]
DEST[63:32] \leftarrow SRC1[63:32] * SRC2[63:32]
DEST[95:64] \leftarrow SRC1[95:64] * SRC2[95:64]
DEST[127:96] \leftarrow SRC1[127:96] * SRC2[127:96]
DEST[VLMAX-1:128] \leftarrow 0
```

#### VMULPS (VEX.256 encoded version)

```
\begin{aligned} & \mathsf{DEST}[31:0] \leftarrow \mathsf{SRC1}[31:0] * \mathsf{SRC2}[31:0] \\ & \mathsf{DEST}[63:32] \leftarrow \mathsf{SRC1}[63:32] * \mathsf{SRC2}[63:32] \\ & \mathsf{DEST}[95:64] \leftarrow \mathsf{SRC1}[95:64] * \mathsf{SRC2}[95:64] \\ & \mathsf{DEST}[127:96] \leftarrow \mathsf{SRC1}[127:96] * \mathsf{SRC2}[127:96] \\ & \mathsf{DEST}[159:128] \leftarrow \mathsf{SRC1}[159:128] * \mathsf{SRC2}[159:128] \\ & \mathsf{DEST}[191:160] \leftarrow \mathsf{SRC1}[191:160] * \mathsf{SRC2}[191:160] \\ & \mathsf{DEST}[223:192] \leftarrow \mathsf{SRC1}[223:192] * \mathsf{SRC2}[223:192] \\ & \mathsf{DEST}[255:224] \leftarrow \mathsf{SRC1}[255:224] * \mathsf{SRC2}[255:224]. \end{aligned}
```

### Intel C/C++ Compiler Intrinsic Equivalent

```
MULPS: __m128 _mm_mul_ps(__m128 a, __m128 b)

VMULPS: __m256 _mm256 _mul_ps (__m256 a, __m256 b);
```

# **SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal.

# Other Exceptions

See Exceptions Type 2

# MULSD—Multiply Scalar Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F2 OF 59 /r MULSD xmm1, xmm2/m64	RM	V/V	SSE2	Multiply the low double- precision floating-point value in xmm2/mem64 by low double-precision floating-point value in xmm1.
VEX.NDS.LIG.F2.0F.WIG 59/r VMULSD xmm1,xmm2, xmm3/m64	RVM	V/V	AVX	Multiply the low double- precision floating-point value in xmm3/mem64 by low double precision floating-point value in xmm2.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Multiplies the low double-precision floating-point value in the source operand (second operand) by the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

### Operation

#### MULSD (128-bit Legacy SSE version)

DEST[63:0]  $\leftarrow$  DEST[63:0] \* SRC[63:0] DEST[VLMAX-1:64] (Unmodified)

### VMULSD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] \* SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

MULSD: \_\_m128d \_mm\_mul\_sd (m128d a, m128d b)

### SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

# **Other Exceptions**

See Exceptions Type 3

# MULSS—Multiply Scalar Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
F3 0F 59 /r MULSS xmm1, xmm2/m32	RM	V/V	SSE	Multiply the low single- precision floating-point value in <i>xmm2/mem</i> by the low single-precision floating-point value in <i>xmm1</i> .
VEX.NDS.LIG.F3.0F.WIG 59 /r VMULSS xmm1,xmm2, xmm3/m32	RVM	V/V	AVX	Multiply the low single- precision floating-point value in xmm3/mem by the low single-precision floating- point value in xmm2.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Multiplies the low single-precision floating-point value from the source operand (second operand) by the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

# Operation

# MULSS (128-bit Legacy SSE version)

#### INSTRUCTION SET REFERENCE, M-Z

DEST[31:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0] DEST[VLMAX-1:32] (Unmodified)

## VMULSS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] \* SRC2[31:0] DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

MULSS: \_\_m128 \_mm\_mul\_ss(\_\_m128 a, \_\_m128 b)

# **SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal.

# Other Exceptions

See Exceptions Type 3

### MWAIT—Monitor Wait

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 <i>C9</i>	MWAIT	NP	Valid	Valid	A hint that allow the processor to stop instruction execution and enter an implementation-dependent optimized state until occurrence of a class of events.

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

MWAIT instruction provides hints to allow the processor to enter an implementation-dependent optimized state. There are two principal targeted usages: address-range monitor and advanced power management. Both usages of MWAIT require the use of the MONITOR instruction.

A CPUID feature flag (ECX bit 3; CPUID executed EAX = 1) indicates the availability of MONITOR and MWAIT in the processor. When set, MWAIT may be executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode exception). The operating system or system BIOS may disable this instruction by using the IA32\_MISC\_ENABLE MSR; disabling MWAIT clears the CPUID feature flag and causes execution to generate an illegal opcode exception.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

# MWAIT for Address Range Monitoring

For address-range monitoring, the MWAIT instruction operates with the MONITOR instruction. The two instructions allow the definition of an address at which to wait (MONITOR) and a implementation-dependent-optimized operation to commence at the wait address (MWAIT). The execution of MWAIT is a hint to the processor that it can enter an implementation-dependent-optimized state while waiting for an event or a store operation to the address range armed by MONITOR.

ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized state the processor should enter.

For Pentium 4 processors (CPUID signature family 15 and model 3), non-zero values for EAX and ECX are reserved. Later processors defined ECX=1 as a valid extension (see below).

The following cause the processor to exit the implementation-dependent-optimized state: a store to the address range armed by the MONITOR instruction, an NMI or SMI, a debug exception, a machine check exception, the BINIT# signal, the INIT# signal, and the RESET# signal. Other implementation-dependent events may also cause the processor to exit the implementation-dependent-optimized state.

In addition, an external interrupt causes the processor to exit the implementation-dependent-optimized state if either (1) the interrupt would be delivered to software (e.g., if HLT had been executed instead of MWAIT); or (2) ECX[0] = 1. Implementation-specific conditions may result in an interrupt causing the processor to exit the implementation-dependent-optimized state even if interrupts are masked and ECX[0] = 0.

Following exit from the implementation-dependent-optimized state, control passes to the instruction following the MWAIT instruction. A pending interrupt that is not masked (including an NMI or an SMI) may be delivered before execution of that instruction. Unlike the HLT instruction, the MWAIT instruction does not support a restart at the MWAIT instruction following the handling of an SMI.

If the preceding MONITOR instruction did not successfully arm an address range or if the MONITOR instruction has not been executed prior to executing MWAIT, then the processor will not enter the implementation-dependent-optimized state. Execution will resume at the instruction following the MWAIT.

## **MWAIT** for Power Management

MWAIT accepts a hint and optional extension to the processor that it can enter a specified target C state while waiting for an event or a store operation to the address range armed by MONITOR. Support for MWAIT extensions for power management is indicated by CPUID.05H.ECX[0] reporting 1.

EAX and ECX will be used to communicate the additional information to the MWAIT instruction, such as the kind of optimized state the processor should enter. ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized state the processor should enter. Implementation-specific conditions may cause a processor to ignore the hint and enter a different optimized state. Future processor implementations may implement several optimized "waiting" states and will select among those states based on the hint argument.

Table 4-10 describes the meaning of ECX and EAX registers for MWAIT extensions.

Bits	Description
0	Treat masked interrupts as break events (e.g., if EFLAGS.IF=0). May be set only if CPUID.01H:ECX.MONITOR[bit 3] = 1.
31: 1	Reserved

Table 4-10. MWAIT Extension Register (ECX)

Bits	Description
3:0	Sub C-state within a C-state, indicated by bits [7:4]
7:4	Target C-state*
	Value of 0 means C1; 1 means C2 and so on
	Value of 01111B means CO
	Note: Target C states for MWAIT extensions are processor-specific C-states, not ACPI C-states
31: 8	Reserved

Table 4-11. MWAIT Hints Register (EAX)

Note that if MWAIT is used to enter any of the C-states that are numerically higher than C1, a store to the address range armed by the MONITOR instruction will cause the processor to exit MWAIT only if the store was originated by other processor agents. A store from non-processor agent might not cause the processor to exit MWAIT in such cases.

For additional details of MWAIT extensions, see Chapter 14, "Power and Thermal Management," of *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 3A*.

## Operation

```
(* MWAIT takes the argument in EAX as a hint extension and is architected to take the argument in
ECX as an instruction extension MWAIT EAX, ECX *)
{
WHILE ( ("Monitor Hardware is in armed state")) {
   implementation_dependent_optimized_state(EAX, ECX); }
Set the state of Monitor Hardware as triggered;
}
```

# Intel C/C++ Compiler Intrinsic Equivalent

MWAIT: void \_mm\_mwait(unsigned extensions, unsigned hints)

# Example

MONITOR/MWAIT instruction pair must be coded in the same loop because execution of the MWAIT instruction will trigger the monitor hardware. It is not a proper usage to execute MONITOR once and then execute MWAIT in a loop. Setting up MONITOR without executing MWAIT has no adverse effects.

Typically the MONITOR/MWAIT pair is used in a sequence, such as:

```
EAX = Logical Address(Trigger)
ECX = 0 (*Hints *)
```

```
EDX = 0 (* Hints *)

IF (!trigger_store_happened) {
    MONITOR EAX, ECX, EDX
    IF (!trigger_store_happened) {
        MWAIT EAX, ECX
    }
}
```

The above code sequence makes sure that a triggering store does not happen between the first check of the trigger and the execution of the monitor instruction. Without the second check that triggering store would go un-noticed. Typical usage of MONITOR and MWAIT would have the above code sequence within a loop.

#### **Numeric Exceptions**

None

### **Protected Mode Exceptions**

#GP(0) If  $ECX[31:1] \neq 0$ .

If ECX[0] = 1 and CPUID.05H:ECX[bit 3] = 0.

#UD If CPUID.01H:ECX.MONITOR[bit 3] = 0.

If current privilege level is not 0.

## **Real Address Mode Exceptions**

#GP If  $ECX[31:1] \neq 0$ .

If ECX[0] = 1 and CPUID.05H:ECX[bit 3] = 0.

#UD If CPUID.01H: ECX.MONITOR[bit 3] = 0.

#### Virtual 8086 Mode Exceptions

#UD The MWAIT instruction is not recognized in virtual-8086 mode

(even if CPUID.01H:ECX.MONITOR[bit 3] = 1).

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#GP(0) If RCX[63:1]  $\neq$  0.

If RCX[0] = 1 and CPUID.05H:ECX[bit 3] = 0.

#UD If the current privilege level is not 0.

If CPUID.01H:ECX.MONITOR[bit 3] = 0.

# **NEG—Two's Complement Negation**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F6 /3	NEG r/m8	М	Valid	Valid	Two's complement negate r/m8.
REX + F6 /3	NEG r/m8*	М	Valid	N.E.	Two's complement negate r/m8.
F7 /3	NEG r/m16	М	Valid	Valid	Two's complement negate r/m16.
F7 /3	NEG r/m32	М	Valid	Valid	Two's complement negate r/m32.
REX.W + F7 /3	NEG r/m64	М	Valid	N.E.	Two's complement negate r/m64.

#### **NOTES:**

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r, w)	NA	NA	NA

# Description

Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

```
\begin{aligned} \text{IF DEST} &= 0 \\ &\quad \text{THEN CF} &\leftarrow 0; \\ &\quad \text{ELSE CF} &\leftarrow 1; \\ \text{FI;} \\ &\quad \text{DEST} &\leftarrow [-\text{(DEST)}] \end{aligned}
```

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

### Flags Affected

The CF flag set to 0 if the source operand is 0; otherwise it is set to 1. The OF, SF, ZF, AF, and PF flags are set according to the result.

### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

# **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) For a page fault.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

# NOP—No Operation

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
90	NOP	NP	Valid	Valid	One byte no-operation instruction.
0F 1F /0	NOP r/m16	М	Valid	Valid	Multi-byte no-operation instruction.
0F 1F /0	NOP r/m32	М	Valid	Valid	Multi-byte no-operation instruction.

## **Instruction Operand Encoding**

		-		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA
М	ModRM:r/m (r)	NA	NA	NA

### **Description**

This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register.

The multi-byte form of NOP is available on processors with model encoding:

CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B

The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multi-byte NOP instruction.

The memory operand form of the instruction allows software to create a byte sequence of "no operation" as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are:

Table 4-12. Recommended Multi-Byte Sequence of NOP Instruction

Length	Assembly	Byte Sequence
2 bytes	66 NOP	66 90H
3 bytes	NOP DWORD ptr [EAX]	0F 1F 00H
4 bytes	NOP DWORD ptr [EAX + 00H]	0F 1F 40 00H
5 bytes	NOP DWORD ptr [EAX + EAX*1 + 00H]	0F 1F 44 00 00H
6 bytes	66 NOP DWORD ptr [EAX + EAX*1 + 00H]	66 0F 1F 44 00 00H
7 bytes	NOP DWORD ptr [EAX + 00000000H]	0F 1F 80 00 00 00 00H
8 bytes	NOP DWORD ptr [EAX + EAX*1 + 00000000H]	0F 1F 84 00 00 00 00 00H
9 bytes	66 NOP DWORD ptr [EAX + EAX*1 + 00000000H]	66 0F 1F 84 00 00 00 00 00H

# **Flags Affected**

None.

# **Exceptions (All Operating Modes)**

**#UD** If the LOCK prefix is used.

# **NOT—One's Complement Negation**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F6 /2	NOT r/m8	М	Valid	Valid	Reverse each bit of <i>r/m8.</i>
REX + F6 /2	NOT <i>r/m8*</i>	М	Valid	N.E.	Reverse each bit of <i>r/m8</i> .
F7 /2	NOT r/m16	М	Valid	Valid	Reverse each bit of r/m16.
F7 /2	NOT <i>r/m32</i>	М	Valid	Valid	Reverse each bit of <i>r/m32</i> .
REX.W + F7 /2	NOT r/m64	М	Valid	N.E.	Reverse each bit of <i>r/m64</i> .

#### NOTES:

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r, w)	NA	NA	NA

## Description

Performs a bitwise NOT operation (each 1 is set to 0, and each 0 is set to 1) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

DEST  $\leftarrow$  NOT DEST;

# Flags Affected

None.

# Protected Mode Exceptions

#GP(0)

If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH. BH. CH. DH.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

# **OR—Logical Inclusive OR**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0C <i>ib</i>	OR AL, i <i>mm8</i>	1	Valid	Valid	AL OR imm8.
OD iw	OR AX, i <i>mm16</i>	I	Valid	Valid	AX OR imm16.
OD id	OR EAX, imm32	1	Valid	Valid	EAX OR imm32.
REX.W + OD id	OR RAX, imm32	I	Valid	N.E.	RAX OR imm32 (sign-extended).
80 /1 <i>ib</i>	OR r/m8, imm8	MI	Valid	Valid	r/m8 OR imm8.
REX + 80 /1 ib	OR r/m8*, imm8	MI	Valid	N.E.	r/m8 OR imm8.
81 /1 iw	OR <i>r/m16, imm16</i>	MI	Valid	Valid	r/m16 OR imm16.
81 /1 id	OR <i>r/m32, imm32</i>	MI	Valid	Valid	r/m32 OR imm32.
REX.W + 81 /1 id	OR <i>r/m64, imm32</i>	MI	Valid	N.E.	r/m64 OR imm32 (sign- extended).
83 /1 ib	OR r/m16, imm8	MI	Valid	Valid	r/m16 OR imm8 (sign- extended).
83 /1 ib	OR <i>r/m32, imm8</i>	MI	Valid	Valid	r/m32 OR imm8 (sign- extended).
REX.W + 83 /1 ib	OR <i>r/m64, imm8</i>	MI	Valid	N.E.	r/m64 OR imm8 (sign- extended).
08 /r	OR <i>r/m8, r8</i>	MR	Valid	Valid	r/m8 OR r8.
REX + 08 /r	OR r/m8*, r8*	MR	Valid	N.E.	r/m8 OR r8.
09 /r	OR r/m16, r16	MR	Valid	Valid	r/m16 OR r16.
09 /r	OR <i>r/m32, r32</i>	MR	Valid	Valid	r/m32 OR r32.
REX.W + 09 /r	OR r/m64, r64	MR	Valid	N.E.	r/m64 OR r64.
0A /r	OR <i>r8, r/m8</i>	RM	Valid	Valid	r8 OR r/m8.
REX + 0A /r	OR r8*, r/m8*	RM	Valid	N.E.	r8 OR r/m8.
0B / <i>r</i>	OR <i>r16, r/m16</i>	RM	Valid	Valid	r16 OR r/m16.
0B /r	OR <i>r32, r/m32</i>	RM	Valid	Valid	r32 OR r/m32.
REX.W + OB /r	OR <i>r64, r/m64</i>	RM	Valid	N.E.	r64 OR r/m64.

# NOTES:

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

		mondonom oponomo di		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
I	AL/AX/EAX/RAX	imm8/16/32	NA	NA
MI	ModRM:r/m (r, w)	imm8/16/32	NA	NA
MR	ModRM:r/m (r, w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA

## Instruction Operand Encoding

# Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST  $\leftarrow$  DEST OR SRC:

# Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

# **Protected Mode Exceptions**

#GP(0) If the destination operand points to a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

## Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

# ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 56 /r ORPD xmm1, xmm2/m128	RM	V/V	SSE2	Bitwise OR of xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG 56 /r VORPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/mem.
VEX.NDS.256.66.0F.WIG 56 /r VORPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/mem.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs a bitwise logical OR of the two or four packed double-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

If VORPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

### Operation

## ORPD (128-bit Legacy SSE version)

DEST[63:0]  $\leftarrow$  DEST[63:0] BITWISE OR SRC[63:0] DEST[127:64]  $\leftarrow$  DEST[127:64] BITWISE OR SRC[127:64] DEST[VLMAX-1:128] (Unmodified)

#### VORPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] BITWISE OR SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] BITWISE OR SRC2[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

## VORPD (VEX.256 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] BITWISE OR SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] BITWISE OR SRC2[127:64] DEST[191:128]  $\leftarrow$  SRC1[191:128] BITWISE OR SRC2[191:128] DEST[255:192]  $\leftarrow$  SRC1[255:192] BITWISE OR SRC2[255:192]

# Intel® C/C++ Compiler Intrinsic Equivalent

ORPD: \_\_m128d \_mm\_or\_pd(\_\_m128d a, \_\_m128d b);

VORPD: \_\_m256d \_mm256\_or\_pd (\_\_m256d a, \_\_m256d b);

# SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 56 /r ORPS xmm1, xmm2/m128	RM	V/V	SSE	Bitwise OR of xmm1 and xmm2/m128.
VEX.NDS.128.0F.WIG 56 /r VORPS xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Return the bitwise logical OR of packed single-precision floating-point values in xmm2 and xmm3/mem.
VEX.NDS.256.0F.WIG 56 /r VORPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the bitwise logical OR of packed single-precision floating-point values in ymm2 and ymm3/mem.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a bitwise logical OR of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX.256 Encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

If VORPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an #UD exception.

#### Operation

#### ORPS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] BITWISE OR SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] BITWISE OR SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] BITWISE OR SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] BITWISE OR SRC2[127:96] DEST[VLMAX-1:128] (Unmodified)

#### VORPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] BITWISE OR SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] BITWISE OR SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] BITWISE OR SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] BITWISE OR SRC2[127:96] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VORPS (VEX.256 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] BITWISE OR SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] BITWISE OR SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] BITWISE OR SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] BITWISE OR SRC2[127:96] DEST[159:128]  $\leftarrow$  SRC1[159:128] BITWISE OR SRC2[159:128] DEST[191:160]  $\leftarrow$  SRC1[191:160] BITWISE OR SRC2[191:160] DEST[223:192]  $\leftarrow$  SRC1[223:192] BITWISE OR SRC2[223:192] DEST[255:224]  $\leftarrow$  SRC1[255:224] BITWISE OR SRC2[255:224].

## Intel C/C++ Compiler Intrinsic Equivalent

ORPS: \_\_m128 \_mm\_or\_ps (\_\_m128 a, \_\_m128 b); VORPS: \_\_m256 \_mm256\_or\_ps (\_\_m256 a, \_\_m256 b);

## SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 4.

# **OUT—Output to Port**

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
E6 <i>ib</i>	OUT imm8, AL	Ì	Valid	Valid	Output byte in AL to I/O port address <i>imm8</i> .
E7 ib	OUT imm8, AX	1	Valid	Valid	Output word in AX to I/O port address <i>imm8.</i>
E7 ib	OUT imm8, EAX	1	Valid	Valid	Output doubleword in EAX to I/O port address <i>imm8</i> .
EE	OUT DX, AL	NP	Valid	Valid	Output byte in AL to I/O port address in DX.
EF	OUT DX, AX	NP	Valid	Valid	Output word in AX to I/O port address in DX.
EF	OUT DX, EAX	NP	Valid	Valid	Output doubleword in EAX to I/O port address in DX.

#### **NOTES:**

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
ı	imm8	NA	NA	NA
NP	NA	NA	NA	NA

# **Description**

Copies the value from the second operand (source operand) to the I/O port specified with the destination operand (first operand). The source operand can be register AL, AX, or EAX, depending on the size of the port being accessed (8, 16, or 32 bits, respectively); the destination operand can be a byte-immediate or the DX register. Using a byte immediate allows I/O port addresses 0 to 255 to be accessed; using the DX register as a source operand allows I/O ports from 0 to 65,535 to be accessed.

The size of the I/O port being accessed is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.

At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0.

This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the  $Intel \ \ \,$  64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

<sup>\*</sup> See IA-32 Architecture Compatibility section below.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

After executing an OUT instruction, the Pentium<sup>®</sup> processor ensures that the EWBE# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE# is not active, but it will not be executed until the EWBE# pin is sampled active.) Only the Pentium processor family has the EWBE# pin.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))

THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)

IF (Any I/O Permission Bit for I/O port being accessed = 1)

THEN (* I/O operation is not allowed *)

#GP(0);

ELSE (* I/O operation is allowed *)

DEST \leftarrow SRC; (* Writes to selected I/O port *)

FI;

ELSE (Real Mode or Protected Mode with CPL \leq IOPL *)

DEST \leftarrow SRC; (* Writes to selected I/O port *)

FI;
```

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the CPL is greater than (has less privilege) the I/O privilege

level (IOPL) and any of the corresponding I/O permission bits in

TSS for the I/O port being accessed is 1.

**#UD** If the LOCK prefix is used.

# **Real-Address Mode Exceptions**

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) If any of the I/O permission bits in the TSS for the I/O port being

accessed is 1.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same as protected mode exceptions.

# **64-Bit Mode Exceptions**

Same as protected mode exceptions.

# OUTS/OUTSB/OUTSW/OUTSD—Output String to Port

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
6E	OUTS DX, m8	NP	Valid	Valid	Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6F	OUTS DX, m16	NP	Valid	Valid	Output word from memory location specified in DS:(E)Sl or RSI to I/O port specified in DX**.
6F	OUTS DX, m32	NP	Valid	Valid	Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6E	OUTSB	NP	Valid	Valid	Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.
6F	OUTSW	NP	Valid	Valid	Output word from memory location specified in DS:(E)Sl or RSI to I/O port specified in DX**.
6F	OUTSD	NP	Valid	Valid	Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

# **Description**

Copies data from the source operand (second operand) to the I/O port specified with the destination operand (first operand). The source operand is a memory location, the address of which is read from either the DS:SI, DS:ESI or the RSI registers (depending on the address-size attribute of the instruction, 16, 32 or 64, respec-

<sup>\*</sup> See IA-32 Architecture Compatibility section below.

<sup>\*\*</sup> In 64-bit mode, only 64-bit (RSI) and 32-bit (ESI) address sizes are supported. In non-64-bit mode, only 32-bit (ESI) and 16-bit (SI) address sizes are supported.

tively). (The DS segment may be overridden with a segment override prefix.) The destination operand is an I/O port address (from 0 to 65,535) that is read from the DX register. The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.

At the assembly-code level, two forms of this instruction are allowed: the "explicit-operands" form and the "no-operands" form. The explicit-operands form (specified with the OUTS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand should be a symbol that indicates the size of the I/O port and the source address, and the destination operand must be DX. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct **type** (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct **location**. The location is always specified by the DS:(E)SI or RSI registers, which must be loaded correctly before the OUTS instruction is executed.

The no-operands form provides "short forms" of the byte, word, and doubleword versions of the OUTS instructions. Here also DS:(E)SI is assumed to be the source operand and DX is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: OUTSB (byte), OUTSW (word), or OUTSD (doubleword).

After the byte, word, or doubleword is transferred from the memory location to the I/O port, the SI/ESI/RSI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0, the (E)SI register is incremented; if the DF flag is 1, the SI/ESI/RSI register is decremented.) The SI/ESI/RSI register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

The OUTS, OUTSB, OUTSW, and OUTSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix. This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

In 64-bit mode, the default operand size is 32 bits; operand size is not promoted by the use of REX.W. In 64-bit mode, the default address size is 64 bits, and 64-bit address is specified using RSI by default. 32-bit address using ESI is support using the prefix 67H, but 16-bit address is not supported in 64-bit mode.

# IA-32 Architecture Compatibility

After executing an OUTS, OUTSB, OUTSW, or OUTSD instruction, the Pentium processor ensures that the EWBE# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE#

is not active, but it will not be executed until the EWBE# pin is sampled active.) Only the Pentium processor family has the EWBE# pin.

For the Pentium 4, Intel<sup>®</sup> Xeon<sup>®</sup>, and P6 processor family, upon execution of an OUTS, OUTSB, OUTSW, or OUTSD instruction, the processor will not execute the next instruction until the data phase of the transaction is complete.

## Operation

```
IF ((PE = 1) \text{ and } ((CPL > IOPL) \text{ or } (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
         IF (Any I/O Permission Bit for I/O port being accessed = 1)
              THEN (* I/O operation is not allowed *)
                   #GP(0);
              ELSE (* I/O operation is allowed *)
                   DEST \leftarrow SRC: (* Writes to I/O port *)
         FI:
   ELSE (Real Mode or Protected Mode or 64-Bit Mode with CPL ≤ IOPL *)
         DEST \leftarrow SRC: (* Writes to I/O port *)
FI:
Byte transfer:
   IF 64-bit mode
         Then
              IF 64-Bit Address Size
                   THEN
                         IF DF = 0
                              THEN RSI \leftarrow RSI RSI + 1:
                              ELSE RSI \leftarrow RSI or - 1:
                         FI:
                   ELSE (* 32-Bit Address Size *)
                         IF DF = 0
                              THEN
                                         ESI \leftarrow ESI + 1:
                                         ESI \leftarrow ESI - 1:
                              ELSE
                         FI:
              FI:
         FLSE
              IF DF = 0
                   THFN
                              (E)SI \leftarrow (E)SI + 1;
                   ELSE (E)SI \leftarrow (E)SI - 1;
              FI:
   FI:
Word transfer:
   IF 64-bit mode
         Then
```

```
IF 64-Bit Address Size
                    THEN
                          IF DF = 0
                                THEN RSI \leftarrow RSI RSI + 2;
                                ELSE RSI \leftarrow RSI or - 2;
                          FI;
                    ELSE (* 32-Bit Address Size *)
                          IF DF = 0
                                THEN
                                           ESI \leftarrow ESI + 2;
                                           ESI \leftarrow ESI - 2;
                                ELSE
                          FI;
               FI:
         ELSE
               IF DF = 0
                    THEN (E)SI \leftarrow (E)SI + 2;
                    ELSE (E)SI \leftarrow (E)SI - 2;
               FI;
    FI;
Doubleword transfer:
    IF 64-bit mode
         Then
               IF 64-Bit Address Size
                    THEN
                          IF DF = 0
                                THEN RSI \leftarrow RSI RSI + 4;
                                ELSE RSI \leftarrow RSI or - 4;
                          FI;
                    ELSE (* 32-Bit Address Size *)
                          IF DF = 0
                                THEN
                                           ESI \leftarrow ESI + 4;
                                           ESI \leftarrow ESI - 4;
                                ELSE
                          FI;
               FI;
         ELSE
               IF DF = 0
                    THEN
                             (E)SI \leftarrow (E)SI + 4;
                    ELSE (E)SI \leftarrow (E)SI - 4;
               FI;
    FI:
```

# **Flags Affected**

None.

## **Protected Mode Exceptions**

#GP(0) If the CPL is greater than (has less privilege) the I/O privilege

level (IOPL) and any of the corresponding I/O permission bits in

TSS for the I/O port being accessed is 1.

If a memory operand effective address is outside the limit of the

CS, DS, ES, FS, or GS segment.

If the segment register contains a NULL segment selector.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If any of the I/O permission bits in the TSS for the I/O port being

accessed is 1.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

# **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the CPL is greater than (has less privilege) the I/O privilege

level (IOPL) and any of the corresponding I/O permission bits in

TSS for the I/O port being accessed is 1.

If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used.

# PABSB/PABSW/PABSD — Packed Absolute Value

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 1C /r <sup>1</sup> PABSB mm1, mm2/m64	RM	V/V	SSSE3	Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm1.
66 OF 38 1C /r PABSB xmm1, xmm2/m128	RM	V/V	SSSE3	Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
OF 38 1D /r <sup>1</sup> PABSW mm1, mm2/m64	RM	V/V	SSSE3	Compute the absolute value of 16-bit integers in mm2/m64 and store UNSIGNED result in mm1.
66 OF 38 1D /r PABSW xmm1, xmm2/m128	RM	V/V	SSSE3	Compute the absolute value of 16-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
OF 38 1E /r <sup>1</sup> PABSD mm1, mm2/m64	RM	V/V	SSSE3	Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1.
66 OF 38 1E /r PABSD xmm1, xmm2/m128	RM	V/V	SSSE3	Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1.
VEX.128.66.0F38.WIG 1C /r VPABSB xmm1, xmm2/m128	RM	V/V	AVX	Compute the absolute value of bytes in xmm2/m128 and store UNSIGNED result in xmm1.
VEX.128.66.0F38.WIG 1D /r VPABSW xmm1, xmm2/m128	RM	V/V	AVX	Compute the absolute value of 16- bit integers in xmm2/m128 and store UNSIGNED result in xmm1.

VEX.128.66.0F38.WIG 1E /r	RM	V/V	AVX	Compute the absolute value
VPABSD xmm1, xmm2/m128				of 32- bit integers in
				xmm2/m128 and store
				UNSIGNED result in xmm1.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## **Description**

PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on 16-bit words, and PABSD operates on signed 32-bit integers. The source operand can be an MMX register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX or an XMM register. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will #UD.

## Operation

#### PABSB (with 64 bit operands)

Unsigned DEST[7:0]  $\leftarrow$  ABS(SRC[7:0]) Repeat operation for 2nd through 7th bytes Unsigned DEST[63:56]  $\leftarrow$  ABS(SRC[63:56])

#### PABSB (with 128 bit operands)

Unsigned DEST[7:0]  $\leftarrow$  ABS(SRC[7:.0]) Repeat operation for 2nd through 15th bytes

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Unsigned DEST[127:120]  $\leftarrow$  ABS(SRC[127:120])

#### PABSW (with 64 bit operands)

Unsigned DEST[15:0] ← ABS(SRC[15:0])
Repeat operation for 2nd through 3rd 16-bit words
Unsigned DEST[63:48] ← ABS(SRC[63:48])

#### PABSW (with 128 bit operands)

Unsigned DEST[15:0] ← ABS(SRC[15:0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] ← ABS(SRC[127:112])

## PABSD (with 64 bit operands)

Unsigned DEST[31:0]  $\leftarrow$  ABS(SRC[31:0]) Unsigned DEST[63:32]  $\leftarrow$  ABS(SRC[63:32])

#### PABSD (with 128 bit operands)

Unsigned DEST[31:0]  $\leftarrow$  ABS(SRC[31:0]) Repeat operation for 2nd through 3rd 32-bit double words Unsigned DEST[127:96]  $\leftarrow$  ABS(SRC[127:96])

## PABSB (128-bit Legacy SSE version)

DEST[127:0]  $\leftarrow$  BYTE\_ABS(SRC) DEST[VLMAX-1:128] (Unmodified)

#### VPABSB (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  BYTE\_ABS(SRC) DEST[VLMAX-1:128]  $\leftarrow$  0

#### PABSW (128-bit Legacy SSE version)

DEST[127:0] ← WORD\_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)

#### VPABSW (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  WORD\_ABS(SRC) DEST[VLMAX-1:128]  $\leftarrow$  0

#### PABSD (128-bit Legacy SSE version)

DEST[127:0]  $\leftarrow$  DWORD\_ABS(SRC) DEST[VLMAX-1:128] (Unmodified)

#### VPABSD (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  DWORD\_ABS(SRC) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
      PABSB:
      _m64 _mm_abs_pi8 (_m64 a)

      PABSB:
      _m128i _mm_abs_epi8 (_m128i a)

      PABSW:
      _m64 _mm_abs_pi16 (_m64 a)

      PABSD:
      _m64 _mm_abs_pi32 (_m64 a)

      PABSD:
      _m128i _mm_abs_epi32 (_m128i a)
```

# **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

If VEX.vvvv != 1111B.

# PACKSSWB/PACKSSDW—Pack with Signed Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 63 /r <sup>1</sup> PACKSSWB mm1, mm2/m64	RM	V/V	MMX	Converts 4 packed signed word integers from <i>mm1</i> and from <i>mm2/m64</i> into 8 packed signed byte integers in <i>mm1</i> using signed saturation.
66 OF 63 /r PACKSSWB xmm1, xmm2/m128	RM	V/V	SSE2	Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation.
OF 6B /r <sup>1</sup> PACKSSDW mm1, mm2/m64	RM	V/V	MMX	Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation.
66 OF 6B /r PACKSSDW xmm1, xmm2/m128	RM	V/V	SSE2	Converts 4 packed signed doubleword integers from xmm1 and from xxm2/m128 into 8 packed signed word integers in xxm1 using signed saturation.
VEX.NDS.128.66.0F.WIG 63 /r VPACKSSWB xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Converts 8 packed signed word integers from xmm2 and from xmm3/m128 into 16 packed signed byte integers in xmm1 using signed saturation.

VEX.NDS.128.66.0F.WIG 6B /r	RVM V/V	AVX	Converts 4 packed signed
VPACKSSDW xmm1,xmm2, xmm3/m128			doubleword integers from xmm2 and from xmm3/m128 into 8 packed signed word integers in xmm1 using signed saturation.

#### NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See Figure 4-5 for an example of the packing operation.




Figure 4-5. Operation of the PACKSSDW Instruction Using 64-bit Operands

The PACKSSWB instruction converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 signed byte integers and stores the result in the destination operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80H for a negative integer), the saturated signed byte integer value of 7FH or 80H, respectively, is stored in the destination.

The PACKSSDW instruction packs 2 or 4 signed doublewords from the destination operand (first operand) and 2 or 4 signed doublewords from the source operand (second operand) into 4 or 8 signed words in the destination operand (see Figure 4-5). If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000H for a negative integer), the saturated signed word integer value of 7FFFH or 8000H, respectively, is stored into the destination.

The PACKSSWB and PACKSSDW instructions operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PACKSSWB (with 64-bit operands)

DEST[7:0] ← SaturateSignedWordToSignedByte DEST[15:0];

 $\label{eq:DEST[15:8]} DEST[15:8] \leftarrow SaturateSignedWordToSignedByte\ DEST[31:16];$ 

DEST[23:16] ← SaturateSignedWordToSignedByte DEST[47:32];

DEST[31:24] ← SaturateSignedWordToSignedByte DEST[63:48]; DEST[39:32] ← SaturateSignedWordToSignedByte SRC[15:0];

DEST[47:40] ← SaturateSignedWordToSignedByte SRC[31:16];

DEST[55:48] ← SaturateSignedWordToSignedByte SRC[47:32];

DEST[63:56] ← SaturateSignedWordToSignedByte SRC[63:48];

## PACKSSDW (with 64-bit operands)

 ${\sf DEST[15:0]} \leftarrow SaturateSignedDoublewordToSignedWord\ DEST[31:0];$ 

 ${\sf DEST[31:16]} \leftarrow SaturateSignedDoublewordToSignedWord\ DEST[63:32];$ 

 ${\sf DEST[47:32]} \leftarrow SaturateSignedDoublewordToSignedWord~SRC[31:0];$ 

 $DEST[63:48] \leftarrow SaturateSignedDoublewordToSignedWord~SRC[63:32];$ 

## PACKSSWB (with 128-bit operands)

 $DEST[7:0] \leftarrow SaturateSignedWordToSignedByte (DEST[15:0]);$ 

DEST[15:8] ← SaturateSignedWordToSignedByte (DEST[31:16]);

 $\mathsf{DEST}[23:16] \leftarrow \mathsf{SaturateSignedWordToSignedByte} \ (\mathsf{DEST}[47:32]);$ 

 $DEST[31:24] \leftarrow SaturateSignedWordToSignedByte \ (DEST[63:48]);$ 

DEST[39:32]  $\leftarrow$  SaturateSignedWordToSignedByte (DEST[79:64]);

```
\label{eq:def:DEST[47:40]} \begin{split} & \mathsf{DEST[47:40]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{DEST[95:80]}); \\ & \mathsf{DEST[55:48]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{DEST[111:96]}); \\ & \mathsf{DEST[63:56]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{DEST[127:112]}); \\ & \mathsf{DEST[71:64]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[15:0]}); \\ & \mathsf{DEST[79:72]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[31:16]}); \\ & \mathsf{DEST[87:80]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[47:32]}); \\ & \mathsf{DEST[95:88]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[63:48]}); \\ & \mathsf{DEST[103:96]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[79:64]}); \\ & \mathsf{DEST[111:104]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[95:80]}); \\ & \mathsf{DEST[119:112]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[111:96]}); \\ & \mathsf{DEST[127:120]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[127:112]}); \\ & \mathsf{DEST[127:120]} \leftarrow \mathsf{SaturateSignedWordToSignedByte} \; (\mathsf{SRC[127:112]}); \\ \end{aligned}
```

## PACKSSDW (with 128-bit operands)

#### **PACKSSDW**

```
DEST[127:0] ← SATURATING_PACK_DW(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
```

#### **VPACKSSDW**

$$\label{eq:desting_pack_dw} \begin{split} \mathsf{DEST}[127:0] \leftarrow \mathsf{SATURATING\_PACK\_DW}(\mathsf{DEST}, \mathsf{SRC}) \\ \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{split}$$

#### **PACKSSWB**

DEST[127:0] ← SATURATING\_PACK\_WB(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### **VPACKSSWB**

DEST[127:0]  $\leftarrow$  SATURATING\_PACK\_WB(DEST, SRC) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
PACKSSWB: __m64 _mm_packs_pi16(__m64 m1, __m64 m2)
PACKSSWB: __m128i _mm_packs_epi16(__m128i m1, __m128i m2)
PACKSSDW: m64 mm packs pi32 ( m64 m1, __m64 m2)
```

## INSTRUCTION SET REFERENCE, M-Z

PACKSSDW: \_\_m128i \_mm\_packs\_epi32(\_\_m128i m1, \_\_m128i m2)

# Flags Affected

None.

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PACKUSDW — Pack with Unsigned Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 2B /r PACKUSDW xmm1, xmm2/m128	RM	V/V	SSE4_1	Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.
VEX.NDS.128.66.0F38.WIG 2B /r VPACKUSDW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation.

## **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Converts packed signed doubleword integers into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000H), the saturated unsigned word integer value of FFFFH or 0000H, respectively, is stored in the destination.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

TMP[15:0] ← (DEST[31:0] < 0) ? 0 : DEST[15:0]; DEST[15:0] ← (DEST[31:0] > FFFFH) ? FFFFH : TMP[15:0];

```
TMP[31:16] \leftarrow (DEST[63:32] < 0) ? 0 : DEST[47:32];
DEST[31:16] \leftarrow (DEST[63:32] > FFFFH)? FFFFH: TMP[31:16];
TMP[47:32] \leftarrow (DEST[95:64] < 0) ? 0 : DEST[79:64];
DEST[47:32] \leftarrow (DEST[95:64] > FFFFH)? FFFFH: TMP[47:32];
TMP[63:48] \leftarrow (DEST[127:96] < 0) ? 0 : DEST[111:96];
DEST[63:48] \leftarrow (DEST[127:96] > FFFFH)? FFFFH: TMP[63:48];
TMP[63:48] \leftarrow (DEST[127:96] < 0)? 0 : DEST[111:96];
DEST[63:48] \leftarrow (DEST[127:96] > FFFFH)? FFFFH: TMP[63:48];
TMP[79:64] \leftarrow (SRC[31:0] < 0) ? 0 : SRC[15:0];
DEST[63:48] \leftarrow (SRC[31:0] > FFFFH)? FFFFH: TMP[79:64];
TMP[95:80] \leftarrow (SRC[63:32] < 0)? 0 : SRC[47:32];
DEST[95:80] \leftarrow (SRC[63:32] > FFFFH)? FFFFH: TMP[95:80];
TMP[111:96] \leftarrow (SRC[95:64] < 0)?0:SRC[79:64];
DEST[111:96] \leftarrow (SRC[95:64] > FFFFH)? FFFFH: TMP[111:96];
TMP[127:112] \leftarrow (SRC[127:96] < 0) ? 0 : SRC[111:96];
DEST[128:112] \leftarrow (SRC[127:96] > FFFFH)? FFFFH: TMP[127:112];
```

#### PACKUSDW (128-bit Legacy SSE version)

DEST[127:0] ← UNSIGNED\_SATURATING\_PACK\_DW(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### VPACKUSDW (VEX.128 encoded version)

$$\label{eq:desting_pack_dw} \begin{split} \mathsf{DEST}[127:0] &\leftarrow \mathsf{UNSIGNED\_SATURATING\_PACK\_DW}(\mathsf{SRC1}, \mathsf{SRC2}) \\ \mathsf{DEST}[\mathsf{VLMAX-}1:128] &\leftarrow 0 \end{split}$$

## Intel C/C++ Compiler Intrinsic Equivalent

PACKUSDW: \_\_m128i \_mm\_packus\_epi32(\_\_m128i m1, \_\_m128i m2);

# Flags Affected

None.

# **SIMD Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PACKUSWB—Pack with Unsigned Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 67 /r <sup>1</sup> PACKUSWB mm, mm/m64	RM	V/V	MMX	Converts 4 signed word integers from mm and 4 signed word integers from mm/m64 into 8 unsigned byte integers in mm using unsigned saturation.
66 OF 67 /r PACKUSWB xmm1, xmm2/m128	RM	V/V	SSE2	Converts 8 signed word integers from xmm1 and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.
VEX.NDS.128.66.0F.WIG 67 /r VPACKUSWB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Converts 8 signed word integers from xmm2 and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 unsigned byte integers and stores the result in the destination operand. (See Figure 4-5 for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

00H), the saturated unsigned byte integer value of FFH or 00H, respectively, is stored in the destination.

The PACKUSWB instruction operates on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

### PACKUSWB (with 64-bit operands)

```
\label{eq:def:DEST[7:0]} \leftarrow SaturateSignedWordToUnsignedByte DEST[15:0]; \\ DEST[15:8] \leftarrow SaturateSignedWordToUnsignedByte DEST[31:16]; \\ DEST[23:16] \leftarrow SaturateSignedWordToUnsignedByte DEST[47:32]; \\ DEST[31:24] \leftarrow SaturateSignedWordToUnsignedByte DEST[63:48]; \\ DEST[39:32] \leftarrow SaturateSignedWordToUnsignedByte SRC[15:0]; \\ DEST[47:40] \leftarrow SaturateSignedWordToUnsignedByte SRC[31:16]; \\ DEST[55:48] \leftarrow SaturateSignedWordToUnsignedByte SRC[47:32]; \\ \\ \end{tabular}
```

DEST[63:56] ← SaturateSignedWordToUnsignedByte SRC[63:48];

# PACKUSWB (with 128-bit operands)

```
DEST[7:0]← SaturateSignedWordToUnsignedByte (DEST[15:0]);
DEST[15:8] \leftarrow SaturateSignedWordToUnsignedByte (DEST[31:16]);
DEST[23:16] \leftarrow SaturateSignedWordToUnsignedByte (DEST[47:32]);
DEST[31:24] ← SaturateSignedWordToUnsignedByte (DEST[63:48]);
DEST[39:32] ← SaturateSignedWordToUnsignedByte (DEST[79:64]);
DEST[47:40] \leftarrow SaturateSignedWordToUnsignedByte (DEST[95:80]);
DEST[55:48] \leftarrow SaturateSignedWordToUnsignedByte (DEST[111:96]);
DEST[63:56] \leftarrow SaturateSignedWordToUnsignedByte (DEST[127:112]);
DEST[71:64] ← SaturateSignedWordToUnsignedByte (SRC[15:0]);
DEST[79:72] ← SaturateSignedWordToUnsignedByte (SRC[31:16]);
DEST[87:80] \leftarrow SaturateSignedWordToUnsignedByte (SRC[47:32]);
DEST[95:88] \leftarrow SaturateSignedWordToUnsignedByte (SRC[63:48]);
DEST[103:96] ← SaturateSignedWordToUnsignedByte (SRC[79:64]);
DEST[111:104] ← SaturateSignedWordToUnsignedByte (SRC[95:80]);
DEST[119:112] ← SaturateSignedWordToUnsignedByte (SRC[111:96]);
DEST[127:120] \leftarrow SaturateSignedWordToUnsignedByte (SRC[127:112]);
```

## PACKUSWB (128-bit Legacy SSE version)

```
DEST[127:0] ← UNSIGNED_SATURATING_PACK_WB(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)
```

### VPACKUSWB (VEX.128 encoded version)

$$\label{eq:desting_pack_wb(src1, src2)} \begin{split} \text{DEST[127:0]} \leftarrow \text{UNSIGNED\_SATURATING\_PACK\_WB(src1, src2)} \\ \text{DEST[VLMAX-1:128]} \leftarrow 0 \end{split}$$

## Intel C/C++ Compiler Intrinsic Equivalent

PACKUSWB: \_\_m64 \_mm\_packs\_pu16(\_\_m64 m1, \_\_m64 m2)

PACKUSWB: \_\_m128i \_mm\_packus\_epi16(\_\_m128i m1, \_\_m128i m2)

## **Flags Affected**

None.

# **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PADDB/PADDW/PADDD—Add Packed Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF FC /r <sup>1</sup> PADDB mm, mm/m64	RM	V/V	MMX	Add packed byte integers from mm/m64 and mm.
66 OF FC /r PADDB xmm1, xmm2/m128	RM	V/V	SSE2	Add packed byte integers from xmm2/m128 and xmm1.
OF FD /r <sup>1</sup> PADDW mm, mm/m64	RM	V/V	MMX	Add packed word integers from <i>mm/m64</i> and <i>mm</i> .
66 OF FD /r PADDW xmm1, xmm2/m128	RM	V/V	SSE2	Add packed word integers from xmm2/m128 and xmm1.
OF FE /r <sup>1</sup> PADDD mm, mm/m64	RM	V/V	MMX	Add packed doubleword integers from <i>mm/m64</i> and <i>mm</i> .
66 OF FE /r PADDD xmm1, xmm2/m128	RM	V/V	SSE2	Add packed doubleword integers from xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG FC /r VPADDB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed byte integers from xmm3/m128 and xmm2.
VEX.NDS.128.66.0F.WIG FD /r VPADDW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed word integers from xmm3/m128 and xmm2.
VEX.NDS.128.66.0F.WIG FE /r VPADDD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed doubleword integers from xmm3/m128 and xmm2.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## **Description**

Performs a SIMD add of the packed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

Adds the packed byte, word, doubleword, or quadword integers in the first source operand to the second source operand and stores the result in the destination operand. When a result is too large to be represented in the 8/16/32 integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PADDB (with 64-bit operands)

DEST[7:0]  $\leftarrow$  DEST[7:0] + SRC[7:0]; (\* Repeat add operation for 2nd through 7th byte \*) DEST[63:56]  $\leftarrow$  DEST[63:56] + SRC[63:56];

#### PADDB (with 128-bit operands)

DEST[7:0]  $\leftarrow$  DEST[7:0] + SRC[7:0]; (\* Repeat add operation for 2nd through 14th byte \*) DEST[127:120]  $\leftarrow$  DEST[111:120] + SRC[127:120];

#### PADDW (with 64-bit operands)

DEST[15:0]  $\leftarrow$  DEST[15:0] + SRC[15:0]; (\* Repeat add operation for 2nd and 3th word \*) DEST[63:48]  $\leftarrow$  DEST[63:48] + SRC[63:48];

#### PADDW (with 128-bit operands)

DEST[15:0]  $\leftarrow$  DEST[15:0] + SRC[15:0]; (\* Repeat add operation for 2nd through 7th word \*) DEST[127:112]  $\leftarrow$  DEST[127:112] + SRC[127:112];

#### PADDD (with 64-bit operands)

DEST[31:0]  $\leftarrow$  DEST[31:0] + SRC[31:0]; DEST[63:32]  $\leftarrow$  DEST[63:32] + SRC[63:32];

#### PADDD (with 128-bit operands)

DEST[31:0]  $\leftarrow$  DEST[31:0] + SRC[31:0]; (\* Repeat add operation for 2nd and 3th doubleword \*) DEST[127:96]  $\leftarrow$  DEST[127:96] + SRC[127:96];

#### VPADDB (VEX.128 encoded version)

 $\mathsf{DEST}[7:0] \leftarrow \mathsf{SRC1}[7:0] + \mathsf{SRC2}[7:0]$ 

DEST[15:8]  $\leftarrow$  SRC1[15:8]+SRC2[15:8]

DEST[23:16]  $\leftarrow$  SRC1[23:16]+SRC2[23:16]

DEST[31:24]  $\leftarrow$  SRC1[31:24]+SRC2[31:24]

DEST[39:32]  $\leftarrow$  SRC1[39:32]+SRC2[39:32]

DEST[47:40]  $\leftarrow$  SRC1[47:40]+SRC2[47:40]

DEST[55:48]  $\leftarrow$  SRC1[55:48]+SRC2[55:48]

DEST[63:56]  $\leftarrow$  SRC1[63:56]+SRC2[63:56]

DEST[71:64]  $\leftarrow$  SRC1[71:64]+SRC2[71:64]

DEST[79:72]  $\leftarrow$  SRC1[79:72]+SRC2[79:72]

DEST[87:80]  $\leftarrow$  SRC1[87:80]+SRC2[87:80]

DEST[95:88]  $\leftarrow$  SRC1[95:88]+SRC2[95:88]

DEST[103:96] ← SRC1[103:96]+SRC2[103:96]

DEST[111:104]  $\leftarrow$  SRC1[111:104]+SRC2[111:104] DEST[119:112]  $\leftarrow$  SRC1[119:112]+SRC2[119:112]

DEST[127:120] ← SRC1[127:120]+SRC2[127:120]

DEST[VLMAX-1:128] ← 0

#### VPADDW (VEX.128 encoded version)

DEST[15:0] ← SRC1[15:0]+SRC2[15:0]

DEST[31:16]  $\leftarrow$  SRC1[31:16]+SRC2[31:16]

DEST[47:32]  $\leftarrow$  SRC1[47:32]+SRC2[47:32]

DEST[63:48]  $\leftarrow$  SRC1[63:48]+SRC2[63:48]

DEST[79:64]  $\leftarrow$  SRC1[79:64]+SRC2[79:64]

 $\mathsf{DEST}[95:80] \leftarrow \mathsf{SRC1}[95:80] + \mathsf{SRC2}[95:80]$ 

 $DEST[111:96] \leftarrow SRC1[111:96] + SRC2[111:96]$ 

DEST[127:112] ← SRC1[127:112]+SRC2[127:112]

DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPADDD (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0]+SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32]+SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64]+SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96]+SRC2[127:96] DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
      PADDB:
      __m64 _mm_add_pi8(__m64 m1, __m64 m2)

      PADDB:
      __m128i _mm_add_epi8 (__m128ia,__m128ib )

      PADDW:
      __m64 _mm_add_pi16(__m64 m1, __m64 m2)

      PADDD:
      __m64 _mm_add_pi32(__m64 m1, __m64 m2)

      PADDD:
      __m128i _mm_add_epi32 ( __m128i a, __m128i b)
```

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

## **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PADDQ—Add Packed Quadword Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF D4 /r <sup>1</sup> PADDQ mm1, mm2/m64	RM	V/V	SSE2	Add quadword integer mm2/m64 to mm1.
66 OF D4 /r PADDQ xmm1, xmm2/m128	RM	V/V	SSE2	Add packed quadword integers xmm2/m128 to xmm1.
VEX.NDS.128.66.0F.WIG D4 /r VPADDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed quadword integers xmm3/m128 and xmm2.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Adds the first operand (destination operand) to the second operand (source operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD add is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PADDQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PADDQ (with 64-Bit operands)

```
DEST[63:0] \leftarrow DEST[63:0] + SRC[63:0];
```

#### PADDQ (with 128-Bit operands)

```
DEST[63:0] \leftarrow DEST[63:0] + SRC[63:0];
DEST[127:64] \leftarrow DEST[127:64] + SRC[127:64];
```

### VPADDQ (VEX.128 encoded version)

```
DEST[63:0] \leftarrow SRC1[63:0]+SRC2[63:0]
DEST[127:64] \leftarrow SRC1[127:64]+SRC2[127:64]
DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalents

```
PADDQ: __m64 _mm_add_si64 (__m64 a, __m64 b)
```

PADDQ: \_\_m128i \_mm\_add\_epi64 ( \_\_m128i a, \_\_m128i b)

## Flags Affected

None.

## **Numeric Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF EC /r <sup>1</sup> PADDSB mm, mm/m64	RM	V/V	MMX	Add packed signed byte integers from mm/m64 and mm and saturate the results.
66 OF EC /r PADDSB xmm1, xmm2/m128	RM	V/V	SSE2	Add packed signed byte integers from xmm2/m128 and xmm1 saturate the results.
OF ED /r <sup>1</sup> PADDSW mm, mm/m64	RM	V/V	MMX	Add packed signed word integers from <i>mm/m64</i> and <i>mm</i> and saturate the results.
66 OF ED /r PADDSW xmm1, xmm2/m128	RM	V/V	SSE2	Add packed signed word integers from xmm2/m128 and xmm1 and saturate the results.
VEX.NDS.128.66.0F.WIG EC /r VPADDSB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed signed byte integers from xmm3/m128 and xmm2 saturate the results.
VEX.NDS.128.66.0F.WIG ED /r VPADDSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed signed word integers from xmm3/m128 and xmm2 and saturate the results.

#### NOTES:

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

instruction operand checoming							
Op/En	Operand 1	Operand 2	Operand 3	Operand 4			
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA			
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA			

## Instruction Operand Encoding

## **Description**

Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# Operation

## PADDSB (with 64-bit operands)

 $\label{eq:DEST[7:0]} $\leftarrow$ SaturateToSignedByte(DEST[7:0] + SRC (7:0]); $$(* Repeat add operation for 2nd through 7th bytes *) $$DEST[63:56] $\leftarrow$ SaturateToSignedByte(DEST[63:56] + SRC[63:56]); $$$ 

#### PADDSB (with 128-bit operands)

DEST[7:0] ← SaturateToSignedByte (DEST[7:0] + SRC[7:0]);

```
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] ← SaturateToSignedByte (DEST[111:120] + SRC[127:120]);

VPADDSB
```

DEST[7:0]  $\leftarrow$  SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]); DEST[VLMAX-1:128]  $\leftarrow$  0

#### PADDSW (with 64-bit operands)

```
DEST[15:0] \leftarrow SaturateToSignedWord(DEST[15:0] + SRC[15:0] ); (* Repeat add operation for 2nd and 7th words *) DEST[63:48] \leftarrow SaturateToSignedWord(DEST[63:48] + SRC[63:48] );
```

## PADDSW (with 128-bit operands)

```
DEST[15:0] \leftarrow SaturateToSignedWord (DEST[15:0] + SRC[15:0]); (* Repeat add operation for 2nd through 7th words *) DEST[127:112] \leftarrow SaturateToSignedWord (DEST[127:112] + SRC[127:112]);
```

#### **VPADDSW**

```
DEST[15:0] \leftarrow SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]); (* Repeat subtract operation for 2nd through 7th words *) DEST[127:112] \leftarrow SaturateToSignedWord (SRC1[127:112] + SRC2[127:112]); DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalents

```
PADDSB: __m64 _mm_adds_pi8(__m64 m1, __m64 m2)
PADDSB: __m128i _mm_adds_epi8 ( __m128i a, __m128i b)
PADDSW: __m64 _mm_adds_pi16(__m64 m1, __m64 m2)
PADDSW: __m128i _mm_adds_epi16 ( __m128i a, __m128i b)
```

# Flags Affected

None.

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# PADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF DC /r <sup>1</sup> PADDUSB mm, mm/m64	RM	V/V	MMX	Add packed unsigned byte integers from <i>mm/m64</i> and <i>mm</i> and saturate the results.
66 OF DC /r PADDUSB xmm1, xmm2/m128	RM	V/V	SSE2	Add packed unsigned byte integers from xmm2/m128 and xmm1 saturate the results.
OF DD /r <sup>1</sup> PADDUSW mm, mm/m64	RM	V/V	MMX	Add packed unsigned word integers from <i>mm/m64</i> and <i>mm</i> and saturate the results.
66 OF DD /r PADDUSW xmm1, xmm2/m128	RM	V/V	SSE2	Add packed unsigned word integers from xmm2/m128 to xmm1 and saturate the results.
VEX.NDS.128.660F.WIG DC /r VPADDUSB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed unsigned byte integers from xmm3/m128 to xmm2 and saturate the results.
VEX.NDS.128.66.0F.WIG DD /r VPADDUSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add packed unsigned word integers from xmm3/m128 to xmm2 and saturate the results.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## **Description**

Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.

The PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

## PADDUSB (with 64-bit operands)

DEST[7:0]  $\leftarrow$  SaturateToUnsignedByte(DEST[7:0] + SRC (7:0]); (\* Repeat add operation for 2nd through 7th bytes \*) DEST[63:56]  $\leftarrow$  SaturateToUnsignedByte(DEST[63:56] + SRC[63:56]

## PADDUSB (with 128-bit operands)

DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] + SRC[7:0]); (\* Repeat add operation for 2nd through 14th bytes \*) DEST[127:120] ← SaturateToUnSignedByte (DEST[127:120] + SRC[127:120]);

#### **VPADDUSB**

DEST[7:0]  $\leftarrow$  SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]); (\* Repeat subtract operation for 2nd through 14th bytes \*) DEST[127:120]  $\leftarrow$  SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]); DEST[VLMAX-1:128]  $\leftarrow$  0

#### PADDUSW (with 64-bit operands)

```
DEST[15:0] \leftarrow SaturateToUnsignedWord(DEST[15:0] + SRC[15:0]); (* Repeat add operation for 2nd and 3rd words *) DEST[63:48] \leftarrow SaturateToUnsignedWord(DEST[63:48] + SRC[63:48]);
```

#### PADDUSW (with 128-bit operands)

```
DEST[15:0] \leftarrow SaturateToUnsignedWord (DEST[15:0] + SRC[15:0]); (* Repeat add operation for 2nd through 7th words *) DEST[127:112] \leftarrow SaturateToUnSignedWord (DEST[127:112] + SRC[127:112]);
```

#### **VPADDUSW**

```
DEST[15:0] \leftarrow SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]); (* Repeat subtract operation for 2nd through 7th words *) DEST[127:112] \leftarrow SaturateToUnsignedWord (SRC1[127:112] + SRC2[127:112]); DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalents

```
PADDUSB: __m64 _mm_adds_pu8(__m64 m1, __m64 m2)
PADDUSW: __m64 _mm_adds_pu16(__m64 m1, __m64 m2)
PADDUSB: __m128i _mm_adds_epu8 ( __m128i a, __m128i b)
PADDUSW: __m128i _mm_adds_epu16 ( __m128i a, __m128i b)
```

## **Flags Affected**

None.

# **Numeric Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# PALIGNR — Packed Align Right

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 3A OF <sup>1</sup> PALIGNR mm1, mm2/m64, imm8	RMI	V/V	SSSE3	Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into mm1.
66 OF 3A OF PALIGNR xmm1, xmm2/m128, imm8	RMI	V/V	SSSE3	Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into xmm1
VEX.NDS.128.66.0F3A.WIG OF /r ib VPALIGNR xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Concatenate xmm2 and xmm3/m128, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1.

#### NOTES:

# Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	imm8	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

# Description

PALIGNR concatenates the destination operand (the first operand) and the source operand (the second operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the right-aligned result into the destination. The first and the second operands can be an MMX or an XMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2L (i.e. 32 for 128-bit operands, or 16 for 64-bit operands) produce a zero result. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### Operation

#### PALIGNR (with 64-bit operands)

```
temp1[127:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[63:0] = temp1[63:0]
```

#### PALIGNR (with 128-bit operands)

```
temp1[255:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[127:0] = temp1[127:0]
```

#### **VPALIGNR**

```
temp1[255:0] \leftarrow CONCATENATE(SRC1,SRC2)>>(imm8*8)
DEST[127:0] \leftarrow temp1[127:0]
DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalents

```
PALIGNR: __m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n)
PALIGNR: __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n)
```

## SIMD Floating-Point Exceptions

None.

# **Other Exceptions**

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# PAND—Logical AND

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF DB /r <sup>1</sup>	RM	V/V	MMX	Bitwise AND mm/m64 and
PAND mm, mm/m64				mm.
66 OF DB /r	RM	V/V	SSE2	Bitwise AND of
PAND xmm1, xmm2/m128				xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG DB /r	RVM	V/V	AVX	Bitwise AND of
VPAND xmm1, xmm2, xmm3/m128				xmm3/m128 and xmm.

#### NOTES:

## Instruction Operand Encoding

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a bitwise logical AND operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

## PAND (128-bit Legacy SSE version)

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

DEST ← DEST AND SRC
DEST[VLMAX-1:1288] (Unmodified)

## VPAND (VEX.128 encoded version)

DEST  $\leftarrow$  SRC1 AND SRC2 DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

PAND: \_\_m64 \_mm\_and\_si64 (\_\_m64 m1, \_\_m64 m2)
PAND: \_\_m128i \_mm\_and\_si128 ( \_\_m128i a, \_\_m128i b)

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PANDN—Logical AND NOT

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF DF /r <sup>1</sup> PANDN mm, mm/m64	RM	V/V	MMX	Bitwise AND NOT of mm/m64 and mm.
66 OF DF /r PANDN xmm1, xmm2/m128	RM	V/V	SSE2	Bitwise AND NOT of xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG DF /r VPANDN xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Bitwise AND NOT of xmm3/m128 and xmm2.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a bitwise logical NOT of the destination operand (first operand), then performs a bitwise logical AND of the source operand (second operand) and the inverted destination operand. The result is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## Operation

## PANDN(128-bit Legacy SSE version)

DEST ← NOT(DEST) AND SRC
DEST[VLMAX-1:128] (Unmodified)

## VPANDN (VEX.128 encoded version)

DEST  $\leftarrow$  NOT(SRC1) AND SRC2 DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

PANDN: \_\_m64 \_mm\_andnot\_si64 (\_\_m64 m1, \_\_m64 m2)
PANDN: \_\_m128i \_mm\_andnot\_si128 ( \_\_m128i a, \_\_m128i b)

## Flags Affected

None.

# **Numeric Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PAUSE—Spin Loop Hint

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F3 90	PAUSE	NP	Valid	Valid	Gives hint to processor that improves performance of spin-wait loops.

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

## **Description**

Improves the performance of spin-wait loops. When executing a "spin-wait loop," a Pentium 4 or Intel Xeon processor suffers a severe performance penalty when exiting the loop because it detects a possible memory order violation. The PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses this hint to avoid the memory order violation in most situations, which greatly improves processor performance. For this reason, it is recommended that a PAUSE instruction be placed in all spin-wait loops.

An additional function of the PAUSE instruction is to reduce the power consumed by a Pentium 4 processor while executing a spin loop. The Pentium 4 processor can execute a spin-wait loop extremely quickly, causing the processor to consume a lot of power while it waits for the resource it is spinning on to become available. Inserting a pause instruction in a spin-wait loop greatly reduces the processor's power consumption.

This instruction was introduced in the Pentium 4 processors, but is backward compatible with all IA-32 processors. In earlier IA-32 processors, the PAUSE instruction operates like a NOP instruction. The Pentium 4 and Intel Xeon processors implement the PAUSE instruction as a pre-defined delay. The delay is finite and can be zero for some processors. This instruction does not change the architectural state of the processor (that is, it performs essentially a delaying no-op operation).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

Execute\_Next\_Instruction(DELAY);

## **Numeric Exceptions**

None.

# **Exceptions (All Operating Modes)**

#UD If the LOCK prefix is used.

# PAVGB/PAVGW—Average Packed Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF EO /r <sup>1</sup> PAVGB mm1, mm2/m64	RM	V/V	SSE	Average packed unsigned byte integers from mm2/m64 and mm1 with rounding.
66 OF EO, /r PAVGB xmm1, xmm2/m128	RM	V/V	SSE2	Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding.
OF E3 /r <sup>1</sup> PAVGW mm1, mm2/m64	RM	V/V	SSE	Average packed unsigned word integers from mm2/m64 and mm1 with rounding.
66 OF E3 /r PAVGW xmm1, xmm2/m128	RM	V/V	SSE2	Average packed unsigned word integers from xmm2/m128 and xmm1 with rounding.
VEX.NDS.128.66.0F.WIG E0 /r VPAVGB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Average packed unsigned byte integers from xmm3/m128 and xmm2 with rounding.
VEX.NDS.128.66.0F.WIG E3 /r VPAVGW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Average packed unsigned word integers from xmm3/m128 and xmm2 with rounding.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a SIMD average of the packed unsigned integers from the source operand

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

(second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PAVGB instruction operates on packed unsigned bytes and the PAVGW instruction operates on packed unsigned words.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PAVGB (with 64-bit operands)

```
DEST[7:0] \leftarrow (SRC[7:0] + DEST[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *) (* Repeat operation performed for bytes 2 through 6 *) DEST[63:56] \leftarrow (SRC[63:56] + DEST[63:56] + 1) >> 1;
```

#### PAVGW (with 64-bit operands)

```
DEST[15:0] \leftarrow (SRC[15:0] + DEST[15:0] + 1) >> 1; (* Temp sum before shifting is 17 bits *) (* Repeat operation performed for words 2 and 3 *) DEST[63:48] \leftarrow (SRC[63:48] + DEST[63:48] + 1) >> 1;
```

#### PAVGB (with 128-bit operands)

```
\label{eq:def:DEST[7:0]} $$ DEST[7:0] + DEST[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *) (* Repeat operation performed for bytes 2 through 14 *) $$ DEST[127:120] $\leftarrow (SRC[127:120] + DEST[127:120] + 1) >> 1; $$
```

#### PAVGW (with 128-bit operands)

```
DEST[15:0] \leftarrow (SRC[15:0] + DEST[15:0] + 1) >> 1; (* Temp sum before shifting is 17 bits *) (* Repeat operation performed for words 2 through 6 *) DEST[127:112] \leftarrow (SRC[127:112] + DEST[127:112] + 1) >> 1;
```

#### VPAVGB (VEX.128 encoded version)

```
DEST[7:0] ← (SRC1[7:0] + SRC2[7:0] + 1) >> 1;

(* Repeat operation performed for bytes 2 through 15 *)

DEST[127:120] ← (SRC1[127:120] + SRC2[127:120] + 1) >> 1

DEST[VLMAX-1:128] ← 0
```

#### VPAVGW (VEX.128 encoded version)

```
DEST[15:0] \leftarrow (SRC1[15:0] + SRC2[15:0] + 1) >> 1;

(* Repeat operation performed for 16-bit words 2 through 7 *)

DEST[127:112] \leftarrow (SRC1[127:112] + SRC2[127:112] + 1) >> 1

DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
PAVGB: __m64 _mm_avg_pu8 (__m64 a, __m64 b)

PAVGW: __m64 _mm_avg_pu16 (__m64 a, __m64 b)

PAVGB: __m128i _mm_avg_epu8 (__m128i a, __m128i b)

PAVGW: __m128i _mm_avg_epu16 (__m128i a, __m128i b)
```

# Flags Affected

None.

# **Numeric Exceptions**

None.

# Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PBLENDVB — Variable Blend Packed Bytes

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 10 /r PBLENDVB xmm1, xmm2/m128, <xmm0></xmm0>	RM	V/V	SSE4_1	Select byte values from xmm1 and xmm2/m128 from mask specified in the high bit of each byte in XMM0 and store the values into xmm1.
VEX.NDS.128.66.0F3A.W0 4C /r /is4 VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4	RVMR	V/V	AVX	Select byte values from xmm2 and xmm3/m128 using mask bits in the specified mask register, xmm4, and store the values into xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	<xmm0></xmm0>	NA
RVMR	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	ModRM:reg (r)

#### **Description**

Conditionally copies byte elements from the source operand (second operand) to the destination operand (first operand) depending on mask bits defined in the implicit third register argument, XMM0. The mask bits are the most significant bit in each byte element of the XMM0 register.

If a mask bit is "1", then the corresponding byte element in the source operand is copied to the destination, else the byte element in the destination operand is left unchanged.

The register assignment of the implicit third operand is defined to be the architectural register XMM0.

128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMM0. An attempt to execute PBLENDVB with a VEX prefix will cause #UD.

VEX.128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (VLMAX-1:128) of the corresponding YMM

PBLENDVB (128-bit Legacy SSE version)

register (destination register) are zeroed. VEX.L must be 0, otherwise the instruction will #UD. VEX.W must be 0, otherwise, the instruction will #UD.

VPBLENDVB permits the mask to be any XMM or YMM register. In contrast, PBLENDVB treats XMM0 implicitly as the mask and do not support non-destructive destination operation. An attempt to execute PBLENDVB encoded with a VEX prefix will cause a #UD exception.

## Operation

MASK ← XMM0

# IF (MASK[7] = 1) THEN DEST[7:0] $\leftarrow$ SRC[7:0]; ELSE DEST[7:0] $\leftarrow$ DEST[7:0]; IF (MASK[15] = 1) THEN DEST[15:8] $\leftarrow$ SRC[15:8]; ELSE DEST[15:8] $\leftarrow$ DEST[15:8]; IF (MASK[23] = 1) THEN DEST[23:16] $\leftarrow$ SRC[23:16] ELSE DEST[23:16] $\leftarrow$ DEST[23:16]; IF (MASK[31] = 1) THEN DEST[31:24] $\leftarrow$ SRC[31:24] ELSE DEST[31:24] $\leftarrow$ DEST[31:24]; IF (MASK[39] = 1) THEN DEST[39:32] $\leftarrow$ SRC[39:32] ELSE DEST[39:32] $\leftarrow$ DEST[39:32]; IF (MASK[47] = 1) THEN DEST[47:40] $\leftarrow$ SRC[47:40] ELSE DEST[47:40] $\leftarrow$ DEST[47:40]; IF (MASK[55] = 1) THEN DEST[55:48] $\leftarrow$ SRC[55:48] ELSE DEST[55:48] $\leftarrow$ DEST[55:48]; IF (MASK[63] = 1) THEN DEST[63:56] $\leftarrow$ SRC[63:56] ELSE DEST[63:56] $\leftarrow$ DEST[63:56]; IF (MASK[71] = 1) THEN DEST[71:64] $\leftarrow$ SRC[71:64] ELSE DEST[71:64] $\leftarrow$ DEST[71:64]; IF (MASK[79] = 1) THEN DEST[79:72] $\leftarrow$ SRC[79:72] ELSE DEST[79:72] $\leftarrow$ DEST[79:72]; IF (MASK[87] = 1) THEN DEST[87:80] $\leftarrow$ SRC[87:80] ELSE DEST[87:80] $\leftarrow$ DEST[87:80]; IF (MASK[95] = 1) THEN DEST[95:88] $\leftarrow$ SRC[95:88] ELSE DEST[95:88] $\leftarrow$ DEST[95:88]; IF (MASK[103] = 1) THEN DEST[103:96] $\leftarrow$ SRC[103:96]

IF (MASK[111] = 1) THEN DEST[111:104] ← SRC[111:104]

IF (MASK[119] = 1) THEN DEST[119:112] ← SRC[119:112]

IF (MASK[127] = 1) THEN DEST[127:120] ← SRC[127:120]

ELSE DEST[103:96]  $\leftarrow$  DEST[103:96];

ELSE DEST[111:104]  $\leftarrow$  DEST[111:104];

ELSE DEST[119:112]  $\leftarrow$  DEST[119:112];

ELSE DEST[127:120]  $\leftarrow$  DEST[127:120])

#### DEST[VLMAX-1:128] (Unmodified)

```
VPBLENDVB (VEX.128 encoded version)
MASK ← SRC3
IF (MASK[7] = 1) THEN DEST[7:0] \leftarrow SRC2[7:0];
ELSE DEST[7:0] \leftarrow SRC1[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] \leftarrow SRC2[15:8];
ELSE DEST[15:8] \leftarrow SRC1[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] \leftarrow SRC2[23:16]
ELSE DEST[23:16] \leftarrow SRC1[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] \leftarrow SRC2[31:24]
ELSE DEST[31:24] \leftarrow SRC1[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] \leftarrow SRC2[39:32]
ELSE DEST[39:32] \leftarrow SRC1[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] \leftarrow SRC2[47:40]
ELSE DEST[47:40] \leftarrow SRC1[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] \leftarrow SRC2[55:48]
ELSE DEST[55:48] \leftarrow SRC1[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] \leftarrow SRC2[63:56]
ELSE DEST[63:56] \leftarrow SRC1[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] \leftarrow SRC2[71:64]
ELSE DEST[71:64] \leftarrow SRC1[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] \leftarrow SRC2[79:72]
ELSE DEST[79:72] \leftarrow SRC1[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] \leftarrow SRC2[87:80]
ELSE DEST[87:80] \leftarrow SRC1[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] \leftarrow SRC2[95:88]
ELSE DEST[95:88] \leftarrow SRC1[95:88];
IF (MASK[103] = 1) THEN DEST[103:96] \leftarrow SRC2[103:96]
ELSE DEST[103:96] \leftarrow SRC1[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] \leftarrow SRC2[111:104]
ELSE DEST[111:104] \leftarrow SRC1[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] \leftarrow SRC2[119:112]
ELSE DEST[119:112] \leftarrow SRC1[119:112];
```

# Intel C/C++ Compiler Intrinsic Equivalent

ELSE DEST[127:120]  $\leftarrow$  SRC1[127:120])

DEST[VLMAX-1:128]  $\leftarrow$  0

IF (MASK[127] = 1) THEN DEST[127:120]  $\leftarrow$  SRC2[127:120]

PBLENDVB: \_\_m128i \_mm\_blendv\_epi8 (\_\_m128i v1, \_\_m128i v2, \_\_m128i mask);

# **Flags Affected**

None.

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1. If VEX.W = 1.

#### PBLENDW — Blend Packed Words

Opcode/ Instruction		Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A OE /r it PBLENDW xmm1 imm8		RMI	V/V	SSE4_1	Select words from xmm1 and xmm2/m128 from mask specified in imm8 and store the values into xmm1.
VEX.NDS.128.6 6.0F3A.WIG 0E /r ib	VPBLENDW xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Select words from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (r, w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

# **Description**

Conditionally copies word elements from the source operand (second operand) to the destination operand (first operand) depending on the immediate byte (third operand). Each bit of Imm8 correspond to a word element.

If a bit is "1", then the corresponding word element in the source operand is copied to the destination, else the word element in the destination operand is left unchanged.

128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# Operation

#### PBLENDW (128-bit Legacy SSE version)

IF (imm8[0] = 1) THEN DEST[15:0]  $\leftarrow$  SRC[15:0]

ELSE DEST[15:0]  $\leftarrow$  DEST[15:0]

IF (imm8[1] = 1) THEN DEST[31:16]  $\leftarrow$  SRC[31:16]

ELSE DEST[31:16]  $\leftarrow$  DEST[31:16]

IF (imm8[2] = 1) THEN DEST[47:32]  $\leftarrow$  SRC[47:32]

ELSE DEST[47:32]  $\leftarrow$  DEST[47:32]

IF (imm8[3] = 1) THEN DEST[63:48]  $\leftarrow$  SRC[63:48]

```
ELSE DEST[63:48] \leftarrow DEST[63:48]

IF (imm8[4] = 1) THEN DEST[79:64] \leftarrow SRC[79:64]

ELSE DEST[79:64] \leftarrow DEST[79:64]

IF (imm8[5] = 1) THEN DEST[95:80] \leftarrow SRC[95:80]

ELSE DEST[95:80] \leftarrow DEST[95:80]

IF (imm8[6] = 1) THEN DEST[111:96] \leftarrow SRC[111:96]

ELSE DEST[111:96] \leftarrow DEST[111:96]

IF (imm8[7] = 1) THEN DEST[127:112] \leftarrow SRC[127:112]

ELSE DEST[127:112] \leftarrow DEST[127:112]
```

## VPBLENDW (VEX.128 encoded version)

```
IF (imm8[0] = 1) THEN DEST[15:0] \leftarrow SRC2[15:0]
ELSE DEST[15:0] \leftarrow SRC1[15:0]
IF (imm8[1] = 1) THEN DEST[31:16] \leftarrow SRC2[31:16]
ELSE DEST[31:16] ← SRC1[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] \leftarrow SRC2[47:32]
ELSE DEST[47:32] ← SRC1[47:32]
IF (imm8[3] = 1) THEN DEST[63:48] \leftarrow SRC2[63:48]
ELSE DEST[63:48] ← SRC1[63:48]
IF (imm8[4] = 1) THEN DEST[79:64] \leftarrow SRC2[79:64]
ELSE DEST[79:64] ← SRC1[79:64]
IF (imm8[5] = 1) THEN DEST[95:80] \leftarrow SRC2[95:80]
ELSE DEST[95:80] ← SRC1[95:80]
IF (imm8[6] = 1) THEN DEST[111:96] ← SRC2[111:96]
ELSE DEST[111:96] \leftarrow SRC1[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] \leftarrow SRC2[127:112]
ELSE DEST[127:112] \leftarrow SRC1[127:112]
DEST[VLMAX-1:128] \leftarrow 0
```

# Intel C/C++ Compiler Intrinsic Equivalent

PBLENDW: \_\_m128i \_mm\_blend\_epi16 (\_\_m128i v1, \_\_m128i v2, const int mask);

## Flags Affected

None.

# SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PCLMULQDQ - Carry-Less Multiplication Quadword

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 44 /r ib PCLMULQDQ xmm1, xmm2/m128, imm8	RMI	V/V	CLMUL	Carry-less multiplication of one quadword of xmm1 by one quadword of xmm2/m128, stores the 128-bit result in xmm1. The immediate is used to determine which quadwords of xmm1 and xmm2/m128 should be used.
VEX.NDS.128.66.0F3A.WIG 44 /r ib VPCLMULQDQ xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	Both CLMUL and AVX flags	Carry-less multiplication of one quadword of xmm2 by one quadword of xmm3/m128, stores the 128-bit result in xmm1. The immediate is used to determine which quadwords of xmm2 and xmm3/m128 should be used.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand2	Operand3	Operand4
RMI	ModRM:reg (r, w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

# Description

Performs a carry-less multiplication of two quadwords, selected from the first source and second source operand according to the value of the immediate byte. Bits 4 and 0 are used to select which 64-bit half of each operand to use according to Table 4-13, other bits of the immediate byte are ignored.

Table 4-13. PCLMULQDQ Quadword Selection of Immediate Byte

		<b>,</b>
lmm[4]	lmm[0]	PCLMULQDQ Operation
0	0	CL_MUL( SRC2 <sup>1</sup> [63:0], SRC1[63:0] )
0	1	CL_MUL( SRC2[63:0], SRC1[127:64] )
1	0	CL_MUL( SRC2[127:64], SRC1[63:0] )
1	1	CL_MUL( SRC2[127:64], SRC1[127:64] )

#### **NOTES:**

 SRC2 denotes the second source operand, which can be a register or memory; SRC1 denotes the first source and destination operand.

The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

Compilers and assemblers may implement the following pseudo-op syntax to simply programming and emit the required encoding for Imm8.

resident in the second opening the second of the second opening the se				
Pseudo-Op	Imm8 Encoding			
PCLMULLQLQDQ xmm1, xmm2	0000_0000B			
PCLMULHQLQDQ xmm1, xmm2	0000_0001B			
PCLMULLQHDQ xmm1, xmm2	0001_0000B			
PCLMULHQHDQ xmm1, xmm2	0001_0001B			

Table 4-14. Pseudo-Op and PCLMULQDQ Implementation

# Operation

```
PCLMULQDQ
IF (Imm8[0] = 0)
   THEN
        TEMP1 \leftarrow SRC1 [63:0];
   FLSE
        TEMP1 \leftarrow SRC1 [127:64];
FΙ
IF (Imm8[4] = 0)
   THEN
        TEMP2 \leftarrow SRC2 [63:0];
   FLSE
        TEMP2 ← SRC2 [127:64];
FΙ
For i = 0 to 63 {
   TmpB [ i ] \leftarrow (TEMP1[ 0 ] and TEMP2[ i ]);
   For i = 1 to i {
        TmpB [i] \leftarrow TmpB [i] xor (TEMP1[i] and TEMP2[i-i])
   DEST[i] \leftarrow TmpB[i];
For i = 64 to 126 {
```

```
TmpB [ i ] \leftarrow 0;
   For j = i - 63 to 63 {
        TmpB [i] \leftarrow TmpB [i] xor (TEMP1[j] and TEMP2[i-j])
   DEST[i] \leftarrow TmpB[i];
DEST[127] \leftarrow 0;
DEST[VLMAX-1:128] (Unmodified)
VPCLMULQDQ
IF (Imm8[0] = 0)
   THEN
         TEMP1 \leftarrow SRC1 [63:0];
   ELSE
        TEMP1 ← SRC1 [127:64];
FΙ
IF (Imm8[4] = 0)
   THEN
        TEMP2 ← SRC2 [63:0];
   ELSE
        TEMP2 \leftarrow SRC2 [127:64];
FΙ
For i = 0 to 63 {
   TmpB [ i ] \leftarrow (TEMP1[ 0 ] and TEMP2[ i ]);
   For j = 1 to i{
        TmpB [i] \leftarrow TmpB [i] xor (TEMP1[i] and TEMP2[i-i])
   DEST[i] \leftarrow TmpB[i];
For i = 64 to 126 {
   TmpB[i] \leftarrow 0;
   For j = i - 63 to 63 {
        TmpB [i] \leftarrow TmpB [i] xor (TEMP1[j] and TEMP2[i-j])
   DEST[i] \leftarrow TmpB[i];
DEST[VLMAX-1:127] \leftarrow 0;
Intel C/C++ Compiler Intrinsic Equivalent
(V)PCLMULQDQ:
                       __m128i _mm_clmulepi64_si128 (__m128i, __m128i, const int)
```

# INSTRUCTION SET REFERENCE, M-Z

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

See Exceptions Type 4.

# PCMPEQB/PCMPEQW/PCMPEQD— Compare Packed Data for Equal

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 74 /r <sup>1</sup> PCMPEQB <i>mm, mm/m64</i>	RM	V/V	MMX	Compare packed bytes in mm/m64 and mm for equality.
66 OF 74 /r PCMPEQB xmm1, xmm2/m128	RM	V/V	SSE2	Compare packed bytes in xmm2/m128 and xmm1 for equality.
OF 75 /r <sup>1</sup> PCMPEQW mm, mm/m64	RM	V/V	MMX	Compare packed words in mm/m64 and mm for equality.
66 OF 75 /r PCMPEQW xmm1, xmm2/m128	RM	V/V	SSE2	Compare packed words in xmm2/m128 and xmm1 for equality.
OF 76 /r <sup>1</sup> PCMPEQD <i>mm, mm/m64</i>	RM	V/V	MMX	Compare packed doublewords in <i>mm/m64</i> and <i>mm</i> for equality.
66 OF 76 /r PCMPEQD xmm1, xmm2/m128	RM	V/V	SSE2	Compare packed doublewords in xmm2/m128 and xmm1 for equality.
VEX.NDS.128.66.0F.WIG 74 /r VPCMPEQB xmm1, xmm2, xmm3 /m128	RVM	V/V	AVX	Compare packed bytes in xmm3/m128 and xmm2 for equality.
VEX.NDS.128.66.0F.WIG 75 /r VPCMPEQW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed words in xmm3/m128 and xmm2 for equality.
VEX.NDS.128.66.0F.WIG 76 /r VPCMPEQD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed doublewords in xmm3/m128 and xmm2 for equality.

#### NOTES:

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction	0	perand	<b>End</b>	codina

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; and the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# Operation

#### PCMPEQB (with 64-bit operands)

```
IF DEST[7:0] = SRC[7:0]

THEN DEST[7:0] \leftarrow FFH;

ELSE DEST[7:0] \leftarrow 0; FI;

(* Continue comparison of 2nd through 7th bytes in DEST and SRC *)

IF DEST[63:56] = SRC[63:56]

THEN DEST[63:56] \leftarrow FFH;

ELSE DEST[63:56] \leftarrow 0; FI;
```

# PCMPEQB (with 128-bit operands)

```
IF DEST[7:0] = SRC[7:0]

THEN DEST[7:0) ← FFH;

ELSE DEST[7:0] ← 0; FI;

(* Continue comparison of 2nd through 15th bytes in DEST and SRC *)

IF DEST[127:120] = SRC[127:120]

THEN DEST[127:120] ← FFH;
```

```
ELSE DEST[127:120] \leftarrow 0; FI;
```

#### PCMPEQW (with 64-bit operands)

IF DEST[15:0] = SRC[15:0]

THEN DEST[15:0]  $\leftarrow$  FFFFH;

ELSE DEST[15:0]  $\leftarrow$  0; FI;

(\* Continue comparison of 2nd and 3rd words in DEST and SRC \*)

IF DEST[63:48] = SRC[63:48]

THEN DEST[63:48]  $\leftarrow$  FFFFH;

ELSE DEST[63:48]  $\leftarrow$  0; FI;

#### PCMPEQW (with 128-bit operands)

IF DEST[15:0] = SRC[15:0]

THEN DEST[15:0]  $\leftarrow$  FFFFH;

ELSE DEST[15:0]  $\leftarrow$  0; FI;

(\* Continue comparison of 2nd through 7th words in DEST and SRC \*)

IF DEST[127:112] = SRC[127:112]

THEN DEST[127:112]  $\leftarrow$  FFFFH;

ELSE DEST[127:112]  $\leftarrow$  0; FI;

#### PCMPEQD (with 64-bit operands)

IF DEST[31:0] = SRC[31:0]

THEN DEST[31:0]  $\leftarrow$  FFFFFFFH;

ELSE DEST[31:0]  $\leftarrow$  0; FI;

IF DEST[63:32] = SRC[63:32]

THEN DEST[63:32]  $\leftarrow$  FFFFFFFH;

ELSE DEST[63:32]  $\leftarrow$  0; FI;

#### PCMPEQD (with 128-bit operands)

IF DEST[31:0] = SRC[31:0]

THEN DEST[31:0] ← FFFFFFFH:

ELSE DEST[31:0]  $\leftarrow$  0; FI;

(\* Continue comparison of 2nd and 3rd doublewords in DEST and SRC \*)

IF DEST[127:96] = SRC[127:96]

THEN DEST[127:96] ← FFFFFFFH:

ELSE DEST[127:96]  $\leftarrow$  0; FI;

#### VPCMPEQB (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_BYTES\_EQUAL(SRC1,SRC2)

DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPCMPEQW (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_WORDS\_EQUAL(SRC1,SRC2)

DEST[VLMAX-1:1281 ← 0

#### VPCMPEQD (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_DWORDS\_EQUAL(SRC1,SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalents

```
PCMPEQB: __m64 _mm_cmpeq_pi8 (__m64 m1, __m64 m2)
PCMPEQW: __m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)
PCMPEQD: __m64 _mm_cmpeq_pi32 (__m64 m1, __m64 m2)
PCMPEQB: __m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b)
PCMPEQW: __m128i _mm_cmpeq_epi16 ( __m128i a, __m128i b)
PCMPEQD: __m128i _mm_cmpeq_epi32 ( __m128i a, __m128i b)
```

# Flags Affected

None.

#### SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PCMPEQQ — Compare Packed Qword Data for Equal

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 29 /r PCMPEQQ xmm1, xmm2/m128	RM	V/V	SSE4_1	Compare packed qwords in xmm2/m128 and xmm1 for equality.
VEX.NDS.128.66.0F38.WIG 29 /r VPCMPEQQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed quadwords in xmm3/m128 and xmm2 for equality.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs an SIMD compare for equality of the packed quadwords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination is set to all 1s; otherwise, it is set to 0s.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# Operation

IF (DEST[63:0] = SRC[63:0])

THEN DEST[63:0]  $\leftarrow$  FFFFFFFFFFFFFFH;

ELSE DEST[63:0]  $\leftarrow$  0; FI;

IF (DEST[127:64] = SRC[127:64])

THEN DEST[127:64]  $\leftarrow$  FFFFFFFFFFFFFH;

ELSE DEST[127:64]  $\leftarrow$  0; FI;

#### VPCMPEQQ (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_QWORDS\_EQUAL(SRC1,SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

PCMPEQQ: \_\_m128i \_mm\_cmpeq\_epi64(\_\_m128i a, \_\_m128i b);

# Flags Affected

None.

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PCMPESTRI — Packed Compare Explicit Length Strings, Return Index

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 61 /r imm8 PCMPESTRI xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_2	Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.
VEX.128.66.0F3A.WIG 61 /r ib VPCMPESTRI xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (r)	ModRM:r/m (r)	imm8	NA

## **Description**

The instruction compares and processes data from two string fragments based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to the count register (ECX/RCX).

Each string fragment is represented by two values. The first value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for xmm2/m128). The length represents the number of bytes/words which are valid for the respective xmm/m128 data.

The length of each input is interpreted as being the absolute-value of the value in the length register. The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than -16 (-8).

The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 (see Section 4.1.4) is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

```
ZFlag – Set if absolute-value of EDX is < 16 (8), reset otherwise

SFlag – Set if absolute-value of EAX is < 16 (8), reset otherwise

OFlag – IntRes2[0]

AFlag – Reset

PFlag – Reset
```

# **Effective Operand Size**

Operating mode/size	Operand 1	Operand 2	Length 1	Length 2	Result
16 bit	xmm	xmm/m128	EAX	EDX	ECX
32 bit	xmm	xmm/m128	EAX	EDX	ECX
64 bit	xmm	xmm/m128	EAX	EDX	ECX
64 bit + REX.W	xmm	xmm/m128	RAX	RDX	RCX

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Index

int \_mm\_cmpestri (\_\_m128i a, int la, \_\_m128i b, int lb, const int mode);

# Intel C/C++ Compiler Intrinsics For Reading EFlag Results

```
int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);
```

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
If VEX.vvvv != 1111B.
```

# PCMPESTRM — Packed Compare Explicit Length Strings, Return Mask

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 60 /r imm8 PCMPESTRM xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_2	Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in <i>XMMO</i>
VEX.128.66.0F3A.WIG 60 /r ib VPCMPESTRM xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (r)	ModRM:r/m (r)	imm8	NA

## **Description**

The instruction compares data from two string fragments based on the encoded value in the imm8 control byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates a mask stored to XMM0.

Each string fragment is represented by two values. The first value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for xmm2/m128). The length represents the number of bytes/words which are valid for the respective xmm/m128 data.

The length of each input is interpreted as being the absolute-value of the value in the length register. The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than -16 (-8).

The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMM0 (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMM0.

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

#### INSTRUCTION SET REFERENCE, M-Z

```
ZFlag – Set if absolute-value of EDX is < 16 (8), reset otherwise

SFlag – Set if absolute-value of EAX is < 16 (8), reset otherwise

OFlag –IntRes2[0]

AFlag – Reset

PFlag – Reset
```

Note: In VEX.128 encoded versions, bits (VLMAX-1:128) of XMM0 are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## **Effective Operand Size**

Operating mode/size	Operand1	Operand 2	Length1	Length2	Result
16 bit	xmm	xmm/m128	EAX	EDX	XMM0
32 bit	xmm	xmm/m128	EAX	EDX	XMM0
64 bit	xmm	xmm/m128	EAX	EDX	XMM0
64 bit + REX.W	xmm	xmm/m128	RAX	RDX	XMM0

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask

```
__m128i _mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode);
```

# Intel C/C++ Compiler Intrinsics For Reading EFlag Results

```
int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);
```

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally

#UD If VEX.L = 1.

If VEX.vvvv != 1111B.
```

# PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 64 /r <sup>1</sup> PCMPGTB <i>mm, mm/m64</i>	RM	V/V	MMX	Compare packed signed byte integers in <i>mm</i> and <i>mm/m64</i> for greater than.
66 OF 64 /r PCMPGTB xmm1, xmm2/m128	RM	V/V	SSE2	Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than.
OF 65 /r <sup>1</sup> PCMPGTW mm, mm/m64	RM	V/V	MMX	Compare packed signed word integers in <i>mm</i> and <i>mm/m64</i> for greater than.
66 OF 65 /r PCMPGTW xmm1, xmm2/m128	RM	V/V	SSE2	Compare packed signed word integers in <i>xmm1</i> and <i>xmm2/m128</i> for greater than.
OF 66 /r <sup>1</sup> PCMPGTD <i>mm, mm/m64</i>	RM	V/V	MMX	Compare packed signed doubleword integers in <i>mm</i> and <i>mm/m64</i> for greater than.
66 OF 66 /r PCMPGTD xmm1, xmm2/m128	RM	V/V	SSE2	Compare packed signed doubleword integers in xmm1 and xmm2/m128 for greater than.
VEX.NDS.128.66.0F.WIG 64 /r VPCMPGTB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than.
VEX.NDS.128.66.0F.WIG 65 /r VPCMPGTW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed word integers in xmm2 and xmm3/m128 for greater than.

VEX.NDS.128.66.0F.WIG 66 /r	RVM V/V	AVX	Compare packed signed
VPCMPGTD xmm1, xmm2, xmm3/m128			doubleword integers in xmm2 and xmm3/m128 for
			greater than.

#### NOTES:

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs an SIMD signed compare for the greater value of the packed byte, word, or doubleword integers in the destination operand (first operand) and the source operand (second operand). If a data element in the destination operand is greater than the corresponding date element in the source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0s. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PCMPGTB instruction compares the corresponding signed byte integers in the destination and source operands; the PCMPGTW instruction compares the corresponding signed word integers in the destination and source operands; and the PCMPGTD instruction compares the corresponding signed doubleword integers in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PCMPGTB (with 64-bit operands)

IF DEST[7:0] > SRC[7:0] THEN DEST[7:0)  $\leftarrow$  FFH;

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

```
ELSE DEST[7:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
   IF DEST[63:56] > SRC[63:56]
        THEN DEST[63:56] \leftarrow FFH;
        ELSE DEST[63:56] \leftarrow 0; FI;
PCMPGTB (with 128-bit operands)
   IF DEST[7:0] > SRC[7:0]
        THEN DEST[7:0) \leftarrow FFH;
        ELSE DEST[7:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
   IF DEST[127:120] > SRC[127:120]
        THEN DEST[127:120] \leftarrow FFH;
        ELSE DEST[127:120] \leftarrow 0; FI;
PCMPGTW (with 64-bit operands)
   IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0] \leftarrow FFFFH;
        ELSE DEST[15:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
   IF DEST[63:48] > SRC[63:48]
        THEN DEST[63:48] \leftarrow FFFFH;
        ELSE DEST[63:48] \leftarrow 0; FI;
PCMPGTW (with 128-bit operands)
   IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0] \leftarrow FFFFH;
        ELSE DEST[15:0] \leftarrow 0; FI;
   (* Continue comparison of 2nd through 7th words in DEST and SRC *)
   IF DEST[63:48] > SRC[127:112]
        THEN DEST[127:112] \leftarrow FFFFH;
        ELSE DEST[127:112] \leftarrow 0; FI;
PCMPGTD (with 64-bit operands)
   IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrow FFFFFFFH;
        ELSE DEST[31:0] \leftarrow 0; FI;
   IF DEST[63:32] > SRC[63:32]
        THEN DEST[63:32] \leftarrow FFFFFFFH;
        ELSE DEST[63:32] \leftarrow 0; FI;
PCMPGTD (with 128-bit operands)
   IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrow FFFFFFFH;
        ELSE DEST[31:0] \leftarrow 0; FI;
```

```
(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *) IF DEST[127:96] > SRC[127:96] 
THEN DEST[127:96] \leftarrow FFFFFFFH; 
ELSE DEST[127:96] \leftarrow 0; FI;
```

#### VPCMPGTB (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_BYTES\_GREATER(SRC1,SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPCMPGTW (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_WORDS\_GREATER(SRC1,SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPCMPGTD (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  COMPARE\_DWORDS\_GREATER(SRC1,SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
      PCMPGTB:
      __m64 _mm_cmpgt_pi8 (__m64 m1, __m64 m2)

      PCMPGTW:
      __m64 _mm_pcmpgt_pi16 (__m64 m1, __m64 m2)

      DCMPGTD:
      __m64 _mm_pcmpgt_pi32 (__m64 m1, __m64 m2)

      PCMPGTB:
      __m128i _mm_cmpgt_epi8 ( __m128i a, __m128i b)

      PCMPGTW:
      __m128i _mm_cmpgt_epi36 ( __m128i a, __m128i b)

      DCMPGTD:
      __m128i _mm_cmpgt_epi32 ( __m128i a, __m128i b)
```

## Flags Affected

None.

# **Numeric Exceptions**

None.

# Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PCMPGTQ — Compare Packed Data for Greater Than

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 37 /r PCMPGTQ xmm1,xmm2/m128	RM	V/V	SSE4_2	Compare packed signed qwords in xmm2/m128 and xmm1 for greater than.
VEX.NDS.128.66.0F38.WIG 37 /r VPCMPGTQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed qwords in xmm2 and xmm3/m128 for greater than.

# **Instruction Operand Encoding**

0 15	0 11	0 13	0 12	0 14
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs an SIMD signed compare for the packed quadwords in the destination operand (first operand) and the source operand (second operand). If the data element in the first (destination) operand is greater than the corresponding element in the second (source) operand, the corresponding data element in the destination is set to all 1s; otherwise, it is set to 0s.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

# Operation

IF (DEST[63-0] > SRC[63-0])

THEN DEST[63-0]  $\leftarrow$  FFFFFFFFFFFFFFH;

ELSE DEST[63-0]  $\leftarrow$  0; FI

IF (DEST[127-64] > SRC[127-64])

THEN DEST[127-64]  $\leftarrow$  FFFFFFFFFFFFFFH;

ELSE DEST[127-64]  $\leftarrow$  0; FI

#### VPCMPGTQ (VEX.128 encoded version)

 $\begin{aligned} & \mathsf{DEST}[127:0] \leftarrow & \mathsf{COMPARe\_QWORDS\_GREATER}(\mathsf{SRC1}, \mathsf{SRC2}) \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow & \mathsf{0} \end{aligned}$ 

# Intel C/C++ Compiler Intrinsic Equivalent

PCMPGTQ: \_\_m128i \_mm\_cmpgt\_epi64(\_\_m128i a, \_\_m128i b)

# Flags Affected

None.

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PCMPISTRI — Packed Compare Implicit Length Strings, Return Index

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 63 /r imm8 PCMPISTRI xmm1, xmm2/m128, imm8	RM	V/V	SSE4_2	Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX.
VEX.128.66.0F3A.WIG 63 /r ib VPCMPISTRI xmm1, xmm2/m128, imm8	RM	V/V	AVX	Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r)	ModRM:r/m (r)	imm8	NA

## **Description**

The instruction compares data from two strings based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRI / PCMPISTRM"), and generates an index stored to ECX.

Each string is represented by a single value. The value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)

The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

ZFlag - Set if any byte/word of xmm2/mem128 is null, reset otherwise

SFlag - Set if any byte/word of xmm1 is null, reset otherwise

OFlag -IntRes2[0]

AFlag - Reset

PFlag - Reset

Note: In VEX.128 encoded version, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

# **Effective Operand Size**

Operating mode/size	Operand1	Operand 2	Result
16 bit	xmm	xmm/m128	ECX
32 bit	xmm	xmm/m128	ECX
64 bit	xmm	xmm/m128	ECX
64 bit + REX.W	xmm	xmm/m128	RCX

# Intel C/C++ Compiler Intrinsic Equivalent For Returning Index

```
int mm cmpistri ( m128i a, m128i b, const int mode);
```

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

```
int _mm_cmpistra (__m128i a, __m128i b, const int mode);
int _mm_cmpistrc (__m128i a, __m128i b, const int mode);
int _mm_cmpistro (__m128i a, __m128i b, const int mode);
int _mm_cmpistrs (__m128i a, __m128i b, const int mode);
int _mm_cmpistrz (__m128i a, __m128i b, const int mode);
```

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally

#UD If VEX.L = 1.

If VEX.vvvv != 1111B.
```

# PCMPISTRM — Packed Compare Implicit Length Strings, Return Mask

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 62 /r imm8 PCMPISTRM xmm1, xmm2/m128, imm8	RM	V/V	SSE4_2	Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in <i>XMMO</i> .
VEX.128.66.0F3A.WIG 62 /r ib VPCMPISTRM xmm1, xmm2/m128, imm8	RM	V/V	AVX	Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMMO.

## **Instruction Operand Encoding**

					1
Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
•	·	•	·	·	
RM	ModRM:reg (r)	ModRM:r/m (r)	imm8	NA	
	1 1001 ti m eg (1)	1100111 1117111 (1)			

## **Description**

The instruction compares data from two strings based on the encoded value in the imm8 byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM") generating a mask stored to XMM0.

Each string is represented by a single value. The value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)

The comparison and aggregation operation are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMM0 (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMM0.

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

ZFlag - Set if any byte/word of xmm2/mem128 is null, reset otherwise

SFlag - Set if any byte/word of xmm1 is null, reset otherwise

OFlag - IntRes2[0]

AFlag - Reset

PFlag - Reset

Note: In VEX.128 encoded versions, bits (VLMAX-1:128) of XMM0 are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## **Effective Operand Size**

Operating mode/size	Operand1	Operand 2	Result
16 bit	xmm	xmm/m128	XMM0
32 bit	xmm	xmm/m128	XMM0
64 bit	xmm	xmm/m128	XMM0
64 bit + REX.W	xmm	xmm/m128	XMM0

# Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask

```
__m128i _mm_cmpistrm (__m128i a, __m128i b, const int mode);
```

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

```
int _mm_cmpistra (__m128i a, __m128i b, const int mode);
int _mm_cmpistrc (__m128i a, __m128i b, const int mode);
int _mm_cmpistro (__m128i a, __m128i b, const int mode);
int _mm_cmpistrs (__m128i a, __m128i b, const int mode);
int _mm_cmpistrz (__m128i a, __m128i b, const int mode);
```

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

```
See Exceptions Type 4; additionally

#UD If VEX.L = 1.

If VEX.vvvv != 1111B.
```

# PEXTRB/PEXTRD/PEXTRQ — Extract Byte/Dword/Qword

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 14 /r ib PEXTRB reg/m8, xmm2, imm8	MRI	V/V	SSE4_1	Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into rreg or m8. The upper bits of r32 or r64 are zeroed.
66 OF 3A 16 /r ib PEXTRD <i>r/m32, xmm2, imm8</i>	MRI	V/V	SSE4_1	Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r/m32.
66 REX.W OF 3A 16 /r ib PEXTRQ r/m64, xmm2, imm8	MRI	V/N.E.	SSE4_1	Extract a qword integer value from xmm2 at the source qword offset specified by imm8 into r/m64.
VEX.128.66.0F3A.W0 14 /r ib VPEXTRB reg/m8, xmm2, imm8	MRI	V <sup>1</sup> /V	AVX	Extract a byte integer value from xmm2 at the source byte offset specified by imm8 into reg or m8. The upper bits of r64/r32 is filled with zeros.
VEX.128.66.0F3A.W0 16 /r ib VPEXTRD r32/m32, xmm2, imm8	MRI	V/V	AVX	Extract a dword integer value from xmm2 at the source dword offset specified by imm8 into r32/m32.
VEX.128.66.0F3A.W1 16 /r ib VPEXTRQ r64/m64, xmm2, imm8	MRI	V/i	AVX	Extract a qword integer value from xmm2 at the source dword offset specified by imm8 into r64/m64.

#### NOTES:

1. In 64-bit mode, VEX.W1 is ignored for VPEXTRB (similar to legacy REX.W=1 prefix in PEXTRB).

# **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
'	•	•	·	·
MRI	ModRM:r/m (w)	ModRM:reg (r)	imm8	NA
	()			

#### **Description**

Extract a byte/dword/qword integer value from the source XMM register at a byte/dword/qword offset determined from imm8[3:0]. The destination can be a register or byte/dword/qword memory location. If the destination is a register, the upper bits of the register are zero extended.

In legacy non-VEX encoded version and if the destination operand is a register, the default operand size in 64-bit mode for PEXTRB/PEXTRD is 64 bits, the bits above the least significant byte/dword data are filled with zeros. PEXTRQ is not encodable in non-64-bit modes and requires REX.W in 64-bit mode.

Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRB/VPEXTRD is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros. Attempt to execute VPEXTRQ in non-64-bit mode will cause #UD.

## Operation

```
CASE of
   PEXTRB: SEL \leftarrow COUNT[3:0];
             TEMP ← (Src >> SEL*8) AND FFH:
             IF (DEST = Mem8)
                  THEN
                  Mem8 \leftarrow TEMP[7:0];
             ELSE IF (64-Bit Mode and 64-bit register selected)
                  THEN
                      R64[7:0] \leftarrow TEMP[7:0];
                      r64[63:8] ← ZERO FILL; };
             ELSE
                      R32[7:0] \leftarrow TEMP[7:0];
                      r32[31:8] \leftarrow ZERO FILL; };
             FI:
   PEXTRD:SEL \leftarrow COUNT[1:0];
             TEMP ← (Src >> SEL*32) AND FFFF FFFFH;
             DEST ← TEMP:
   PEXTRQ: SEL ← COUNT[0];
             TEMP \leftarrow (Src >> SEL*64);
             DEST ← TEMP;
FASC.
(V)PEXTRTD/(V)PEXTRQ
IF (64-Bit Mode and 64-bit dest operand)
THEN
   Src Offset ← Imm8[0]
```

```
r64/m64 ←(Src >> Src Offset * 64)
ELSE
   Src Offset ← Imm8[1:0]
   r32/m32 ← ((Src >> Src_Offset *32) AND OFFFFFFFh);
FΙ
(V)PEXTRB ( dest=m8)
SRC Offset ← Imm8[3:0]
Mem8 ← (Src >> Src_Offset*8)
(V)PEXTRB ( dest=reg)
IF (64-Bit Mode)
THEN
   SRC\_Offset \leftarrow Imm8[3:0]
   DEST[7:0] ← ((Src >> Src Offset*8) AND OFFh)
   DEST[63:8] \leftarrow ZERO_FILL;
ELSE
   SRC_Offset \leftarrow . Imm8[3:0];
   DEST[7:0] \leftarrow ((Src >> Src Offset*8) AND OFFh);
   DEST[31:8] ← ZERO FILL;
FΙ
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRB:
               int _mm_extract_epi8 (__m128i src, const int ndx);
PEXTRD:
               int _mm_extract_epi32 (__m128i src, const int ndx);
               __int64 _mm_extract_epi64 (__m128i src, const int ndx);
PEXTRO:
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
#UD
                      If VEX.L = 1.
                      If VEX.vvvv != 1111B.
                      If VPEXTRQ in non-64-bit mode, VEX.W=1.
```

## PEXTRW-Extract Word

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF C5 /r ib <sup>1</sup> PEXTRW reg, mm, imm8	RMI	V/V	SSE	Extract the word specified by <i>imm8</i> from <i>mm</i> and move it to <i>reg</i> , bits 15-0. The upper bits of r32 or r64 is zeroed.
66 OF C5 /r ib PEXTRW reg, xmm, imm8	RMI	V/V	SSE2	Extract the word specified by <i>imm8</i> from <i>xmm</i> and move it to <i>reg</i> , bits 15-0. The upper bits of r32 or r64 is zeroed.
66 OF 3A 15 /r ib PEXTRW reg/m16, xmm, imm8	MRI	V/V	SSE4_1	Extract the word specified by <i>imm8</i> from <i>xmm</i> and copy it to lowest 16 bits of <i>reg or m16</i> . Zero-extend the result in the destination, r32 or r64.
VEX.128.66.0F.W0 C5 /r ib VPEXTRW reg, xmm1, imm8	RMI	V <sup>2</sup> /V	AVX	Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0. Zero-extend the result. The upper bits of r64/r32 is filled with zeros.
VEX.128.66.0F3A.W0 15 /r ib VPEXTRW reg/m16, xmm2, imm8	MRI	V/V	AVX	Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros.

#### NOTES:

- 1. See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
- 2. In 64-bit mode, VEX.W1 is ignored for VPEXTRW (similar to legacy REX.W=1 prefix in PEXTRW).

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MRI	ModRM:r/m (w)	ModRM:reg (r)	imm8	NA

## Description

Copies the word in the source operand (second operand) specified by the count operand (third operand) to the destination operand (first operand). The source operand can be an MMX technology register or an XMM register. The destination operand can be the low word of a general-purpose register or a 16-bit memory address. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location. The content of the destination register above bit 16 is cleared (set to all 0s).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). If the destination operand is a general-purpose register, the default operand size is 64-bits in 64-bit mode.

Note: In VEX.128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRW is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros.

```
IF (DEST = Mem16)
THEN
   SEL \leftarrow COUNT[2:0];
   TEMP ← (Src >> SEL*16) AND FFFFH;
   Mem16 \leftarrow TEMP[15:0];
ELSE IF (64-Bit Mode and destination is a general-purpose register)
   THEN
        FOR (PEXTRW instruction with 64-bit source operand)
           { SEL \leftarrow COUNT[1:0];
             TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
             r64[15:0] \leftarrow TEMP[15:0];
             r64[63:16] ← ZERO FILL; };
        FOR (PEXTRW instruction with 128-bit source operand)
           { SEL \leftarrow COUNT[2:0];
             TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
             r64[15:0] \leftarrow TEMP[15:0];
             r64[63:16] ← ZERO FILL; }
   ELSE
        FOR (PEXTRW instruction with 64-bit source operand)
          \{ SEL \leftarrow COUNT[1:0]; \}
             TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
```

```
r32[15:0] \leftarrow TEMP[15:0];
            r32[31:16] \leftarrow ZERO FILL; };
        FOR (PEXTRW instruction with 128-bit source operand)
          \{ SEL \leftarrow COUNT[2:0]; \}
             TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
            r32[15:0] \leftarrow TEMP[15:0];
            r32[31:16] \leftarrow ZERO\_FILL; };
   FI:
FI:
(V)PEXTRW ( dest=m16)
SRC\_Offset \leftarrow Imm8[2:0]
Mem16 \leftarrow (Src >> Src_Offset*16)
(V)PEXTRW ( dest=reg)
IF (64-Bit Mode)
THFN
   SRC Offset ← Imm8[2:0]
   DEST[15:0] ← ((Src >> Src_Offset*16) AND OFFFFh)
   DEST[63:16] \leftarrow ZERO_FILL;
FL SE
   SRC\_Offset \leftarrow Imm8[2:0]
   DEST[15:0] ← ((Src >> Src_Offset*16) AND OFFFFh)
   DEST[31:16] ← ZERO_FILL;
FΙ
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRW:
              int mm extract pi16 ( m64 a, int n)
PEXTRW:
              int _mm_extract_epi16 ( __m128i a, int imm)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
#UD
                        If VEX.L = 1.
                        If VEX.vvvv != 1111B.
```

### PHADDW/PHADDD — Packed Horizontal Add

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 01 /r <sup>1</sup>	RM	V/V	SSSE3	Add 16-bit integers horizontally, pack to MM1.
PHADDW mm1, mm2/m64				nonzontany, pack to thi ff.
66 0F 38 01 /r	RM	V/V	SSSE3	Add 16-bit integers
PHADDW xmm1, xmm2/m128				horizontally, pack to XMM1.
0F 38 02 /r	RM	V/V	SSSE3	Add 32-bit integers
PHADDD mm1, mm2/m64				horizontally, pack to MM1.
66 0F 38 02 /r	RM	V/V	SSSE3	Add 32-bit integers
PHADDD xmm1, xmm2/m128				horizontally, pack to XMM1.
VEX.NDS.128.66.0F38.WIG 01 /r	RVM	V/V	AVX	Add 16-bit integers
VPHADDW xmm1, xmm2, xmm3/m128				horizontally, pack to xmm1.
VEX.NDS.128.66.0F38.WIG 02 /r	RVM	V/V	AVX	Add 32-bit integers
VPHADDD xmm1, xmm2, xmm3/m128				horizontally, pack to xmm1.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16-bit signed results to the destination operand (first operand). PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the destination operand (first operand). Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indi-

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

cate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### Operation

### PHADDW (with 64-bit operands)

```
mm1[15-0] = mm1[31-16] + mm1[15-0];

mm1[31-16] = mm1[63-48] + mm1[47-32];

mm1[47-32] = mm2/m64[31-16] + mm2/m64[15-0];

mm1[63-48] = mm2/m64[63-48] + mm2/m64[47-32];
```

### PHADDW (with 128-bit operands)

```
xmm1[15-0] = xmm1[31-16] + xmm1[15-0];

xmm1[31-16] = xmm1[63-48] + xmm1[47-32];

xmm1[47-32] = xmm1[95-80] + xmm1[79-64];

xmm1[63-48] = xmm1[127-112] + xmm1[111-96];

xmm1[79-64] = xmm2/m128[31-16] + xmm2/m128[15-0];

xmm1[95-80] = xmm2/m128[63-48] + xmm2/m128[47-32];

xmm1[111-96] = xmm2/m128[95-80] + xmm2/m128[79-64];

xmm1[127-112] = xmm2/m128[127-112] + xmm2/m128[111-96];
```

### PHADDD (with 64-bit operands)

```
mm1[31-0] = mm1[63-32] + mm1[31-0];
mm1[63-32] = mm2/m64[63-32] + mm2/m64[31-0];
```

#### PHADDD (with 128-bit operands)

```
xmm1[31-0] = xmm1[63-32] + xmm1[31-0];

xmm1[63-32] = xmm1[127-96] + xmm1[95-64];

xmm1[95-64] = xmm2/m128[63-32] + xmm2/m128[31-0];

xmm1[127-96] = xmm2/m128[127-96] + xmm2/m128[95-64];
```

## VPHADDW (VEX.128 encoded version)

```
DEST[15:0] \leftarrow SRC1[31:16] + SRC1[15:0]

DEST[31:16] \leftarrow SRC1[63:48] + SRC1[47:32]

DEST[47:32] \leftarrow SRC1[95:80] + SRC1[79:64]

DEST[63:48] \leftarrow SRC1[127:112] + SRC1[111:96]

DEST[79:64] \leftarrow SRC2[31:16] + SRC2[15:0]

DEST[95:80] \leftarrow SRC2[63:48] + SRC2[47:32]
```

DEST[111:96]  $\leftarrow$  SRC2[95:80] + SRC2[79:64] DEST[127:112]  $\leftarrow$  SRC2[127:112] + SRC2[111:96] DEST[VLMAX-1:128]  $\leftarrow$  0

### VPHADDD (VEX.128 encoded version)

DEST[31-0]  $\leftarrow$  SRC1[63-32] + SRC1[31-0] DEST[63-32]  $\leftarrow$  SRC1[127-96] + SRC1[95-64] DEST[95-64]  $\leftarrow$  SRC2[63-32] + SRC2[31-0] DEST[127-96]  $\leftarrow$  SRC2[127-96] + SRC2[95-64] DEST[VLMAX-1:128]  $\leftarrow$  0

### Intel C/C++ Compiler Intrinsic Equivalents

PHADDW: \_\_m64 \_mm\_hadd\_pi16 (\_\_m64 a, \_\_m64 b)

PHADDW: \_\_m128i \_mm\_hadd\_epi16 (\_\_m128i a, \_\_m128i b)

PHADDD: \_\_m64 \_mm\_hadd\_pi32 (\_\_m64 a, \_\_m64 b)

PHADDD: \_\_m128i \_mm\_hadd\_epi32 (\_\_m128i a, \_\_m128i b)

## **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

### PHADDSW — Packed Horizontal Add and Saturate

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
0F 38 03 /r <sup>1</sup> PHADDSW mm1, mm2/m64	RM	V/V	SSSE3	Add 16-bit signed integers horizontally, pack saturated integers to MM1.
66 0F 38 03 /r PHADDSW xmm1, xmm2/m128	RM	V/V	SSSE3	Add 16-bit signed integers horizontally, pack saturated integers to XMM1.
VEX.NDS.128.66.0F38.WIG 03 /r VPHADDSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Add 16-bit signed integers horizontally, pack saturated integers to xmm1.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and saturates the signed results; packs the signed, saturated 16-bit results to the destination operand (first operand) Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PHADDSW (with 64-bit operands)

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

```
mm1[15-0] = SaturateToSignedWord((mm1[31-16] + mm1[15-0]);

mm1[31-16] = SaturateToSignedWord(mm1[63-48] + mm1[47-32]);

mm1[47-32] = SaturateToSignedWord(mm2/m64[31-16] + mm2/m64[15-0]);

mm1[63-48] = SaturateToSignedWord(mm2/m64[63-48] + mm2/m64[47-32]);
```

#### PHADDSW (with 128-bit operands)

```
xmm1[15-0]= SaturateToSignedWord(xmm1[31-16] + xmm1[15-0]);

xmm1[31-16] = SaturateToSignedWord(xmm1[63-48] + xmm1[47-32]);

xmm1[47-32] = SaturateToSignedWord(xmm1[95-80] + xmm1[79-64]);

xmm1[63-48] = SaturateToSignedWord(xmm1[127-112] + xmm1[111-96]);

xmm1[79-64] = SaturateToSignedWord(xmm2/m128[31-16] + xmm2/m128[15-0]);

xmm1[95-80] = SaturateToSignedWord(xmm2/m128[63-48] + xmm2/m128[47-32]);

xmm1[111-96] = SaturateToSignedWord(xmm2/m128[95-80] + xmm2/m128[79-64]);

xmm1[127-112] = SaturateToSignedWord(xmm2/m128[127-112] + xmm2/m128[111-96]);
```

#### VPHADDSW (VEX.128 encoded version)

```
DEST[15:0]= SaturateToSignedWord(SRC1[31:16] + SRC1[15:0]) DEST[31:16] = SaturateToSignedWord(SRC1[63:48] + SRC1[47:32]) DEST[47:32] = SaturateToSignedWord(SRC1[95:80] + SRC1[79:64]) DEST[63:48] = SaturateToSignedWord(SRC1[127:112] + SRC1[111:96]) DEST[79:64] = SaturateToSignedWord(SRC2[31:16] + SRC2[15:0]) DEST[95:80] = SaturateToSignedWord(SRC2[63:48] + SRC2[47:32]) DEST[111:96] = SaturateToSignedWord(SRC2[95:80] + SRC2[79:64]) DEST[127:112] = SaturateToSignedWord(SRC2[127:112] + SRC2[111:96]) DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
PHADDSW: __m64 _mm_hadds_pi16 (__m64 a, __m64 b)
PHADDSW: __m128i _mm_hadds_epi16 (__m128i a, __m128i b)
```

# SIMD Floating-Point Exceptions

None.

# Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

## PHMINPOSUW — Packed Horizontal Word Minimum

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 41 /r PHMINPOSUW xmm1, xmm2/m128	RM	V/V	SSE4_1	Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1.
VEX.128.66.0F38.WIG 41 /r VPHMINPOSUW xmm1, xmm2/m128	RM	V/V	AVX	Find the minimum unsigned word in xmm2/m128 and place its value in the low word of xmm1 and its index in the second-lowest word of xmm1.

## **Instruction Operand Encoding**

(	Op/En	Operand 1	Operand 2	Operand 3	Operand 4
	RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## Description

Determine the minimum unsigned word value in the source operand (second operand) and place the unsigned word in the low word (bits 0-15) of the destination operand (first operand). The word index of the minimum value is stored in bits 16-18 of the destination operand. The remaining upper bits of the destination are set to zero.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

# Operation

## PHMINPOSUW (128-bit Legacy SSE version)

INDEX  $\leftarrow$  0; MIN  $\leftarrow$  SRC[15:0] IF (SRC[31:16] < MIN) THEN INDEX  $\leftarrow$  1; MIN  $\leftarrow$  SRC[31:16]; FI; IF (SRC[47:32] < MIN)

### VPHMINPOSUW (VEX.128 encoded version)

### Intel C/C++ Compiler Intrinsic Equivalent

PHMINPOSUW: \_\_m128i \_mm\_minpos\_epu16( \_\_m128i packed\_words);

#### Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

### Other Exceptions

```
See Exceptions Type 4; additionally

#UD If VEX.L = 1.

If VEX.vvvv != 1111B.
```

## PHSUBW/PHSUBD — Packed Horizontal Subtract

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 05 /r <sup>1</sup> PHSUBW mm1, mm2/m64	RM	V/V	SSSE3	Subtract 16-bit signed integers horizontally, pack to MM1.
66 0F 38 05 /r PHSUBW xmm1, xmm2/m128	RM	V/V	SSSE3	Subtract 16-bit signed integers horizontally, pack to XMM1.
OF 38 06 /r PHSUBD mm1, mm2/m64	RM	V/V	SSSE3	Subtract 32-bit signed integers horizontally, pack to MM1.
66 0F 38 06 /r PHSUBD xmm1, xmm2/m128	RM	V/V	SSSE3	Subtract 32-bit signed integers horizontally, pack to XMM1.
VEX.NDS.128.66.0F38.WIG 05 /r VPHSUBW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract 16-bit signed integers horizontally, pack to xmm1.
VEX.NDS.128.66.0F38.WIG 06 /r VPHSUBD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract 32-bit signed integers horizontally, pack to xmm1.

#### NOTES:

# Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (r, w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands, and packs the signed 16-bit results to the destination operand (first operand). PHSUBD performs horizontal subtraction on each adjacent pair of 32-bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

32-bit result to the destination operand. Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PHSUBW (with 64-bit operands)

```
mm1[15-0] = mm1[15-0] - mm1[31-16];

mm1[31-16] = mm1[47-32] - mm1[63-48];

mm1[47-32] = mm2/m64[15-0] - mm2/m64[31-16];

mm1[63-48] = mm2/m64[47-32] - mm2/m64[63-48];
```

#### PHSUBW (with 128-bit operands)

```
xmm1[15-0] = xmm1[15-0] - xmm1[31-16];

xmm1[31-16] = xmm1[47-32] - xmm1[63-48];

xmm1[47-32] = xmm1[79-64] - xmm1[95-80];

xmm1[63-48] = xmm1[111-96] - xmm1[127-112];

xmm1[79-64] = xmm2/m128[15-0] - xmm2/m128[31-16];

xmm1[95-80] = xmm2/m128[47-32] - xmm2/m128[63-48];

xmm1[111-96] = xmm2/m128[79-64] - xmm2/m128[95-80];

xmm1[127-112] = xmm2/m128[111-96] - xmm2/m128[127-112];
```

#### PHSUBD (with 64-bit operands)

```
mm1[31-0] = mm1[31-0] - mm1[63-32];
mm1[63-32] = mm2/m64[31-0] - mm2/m64[63-32];
```

#### PHSUBD (with 128-bit operands)

```
xmm1[31-0] = xmm1[31-0] - xmm1[63-32];

xmm1[63-32] = xmm1[95-64] - xmm1[127-96];

xmm1[95-64] = xmm2/m128[31-0] - xmm2/m128[63-32];

xmm1[127-96] = xmm2/m128[95-64] - xmm2/m128[127-96];
```

## VPHSUBW (VEX.128 encoded version)

```
DEST[15:0] \leftarrow SRC1[15:0] - SRC1[31:16]

DEST[31:16] \leftarrow SRC1[47:32] - SRC1[63:48]

DEST[47:32] \leftarrow SRC1[79:64] - SRC1[95:80]

DEST[63:48] \leftarrow SRC1[111:96] - SRC1[127:112]
```

 $\begin{aligned} & \mathsf{DEST}[79:64] \leftarrow \mathsf{SRC2}[15:0] - \mathsf{SRC2}[31:16] \\ & \mathsf{DEST}[95:80] \leftarrow \mathsf{SRC2}[47:32] - \mathsf{SRC2}[63:48] \\ & \mathsf{DEST}[111:96] \leftarrow \mathsf{SRC2}[79:64] - \mathsf{SRC2}[95:80] \\ & \mathsf{DEST}[127:112] \leftarrow \mathsf{SRC2}[111:96] - \mathsf{SRC2}[127:112] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \\ & \mathsf{VPHSUBD} \ (\mathsf{VEX.128} \ \mathsf{encoded} \ \mathsf{version}) \\ & \mathsf{DEST}[31-0] \leftarrow \mathsf{SRC1}[31-0] - \mathsf{SRC1}[63-32] \\ & \mathsf{DEST}[63-32] \leftarrow \mathsf{SRC1}[95-64] - \mathsf{SRC1}[127-96] \\ & \mathsf{DEST}[95-64] \leftarrow \mathsf{SRC2}[31-0] - \mathsf{SRC2}[63-32] \\ & \mathsf{DEST}[127-96] \leftarrow \mathsf{SRC2}[95-64] - \mathsf{SRC2}[127-96] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{aligned}$ 

### Intel C/C++ Compiler Intrinsic Equivalents

PHSUBW: \_\_m64 \_mm\_hsub\_pi16 (\_\_m64 a, \_\_m64 b)

PHSUBW: \_\_m128i \_mm\_hsub\_epi16 (\_\_m128i a, \_\_m128i b)

PHSUBD: \_\_m64 \_mm\_hsub\_pi32 (\_\_m64 a, \_\_m64 b)

PHSUBD: \_\_m128i \_mm\_hsub\_epi32 (\_\_m128i a, \_\_m128i b)

### SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

## PHSUBSW — Packed Horizontal Subtract and Saturate

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 07 /r <sup>1</sup> PHSUBSW mm1, mm2/m64	RM	V/V	SSSE3	Subtract 16-bit signed integer horizontally, pack
66 0F 38 07 /r PHSUBSW xmm1, xmm2/m128	RM	V/V	SSSE3	saturated integers to MM1.  Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1
VEX.NDS.128.66.0F38.WIG 07 /r VPHSUBSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (r, w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands. The signed, saturated 16-bit results are packed to the destination operand (first operand). Both operands can be MMX or XMM register. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

```
PHSUBSW (with 64-bit operands)
   mm1[15-0] = SaturateToSignedWord(mm1[15-0] - mm1[31-16]);
   mm1[31-16] = SaturateToSignedWord(mm1[47-32] - mm1[63-48]);
   mm1[47-32] = SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16]);
   mm1[63-48] = SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48]);
PHSUBSW (with 128-bit operands)
   xmm1[15-0] = SaturateToSignedWord(xmm1[15-0] - xmm1[31-16]);
   xmm1[31-16] = SaturateToSignedWord(xmm1[47-32] - xmm1[63-48]);
   xmm1[47-32] = SaturateToSignedWord(xmm1[79-64] - xmm1[95-80]);
   xmm1[63-48] = SaturateToSignedWord(xmm1[111-96] - xmm1[127-112]);
   xmm1[79-64] = SaturateToSignedWord(xmm2/m128[15-0] - xmm2/m128[31-16]);
   xmm1[95-80] = Saturate To Signed Word (xmm2/m128[47-32] - xmm2/m128[63-48]);
   xmm1[111-96] = SaturateToSignedWord(xmm2/m128[79-64] - xmm2/m128[95-80]);
   xmm1[127-112]= SaturateToSignedWord(xmm2/m128[111-96] - xmm2/m128[127-112]);
VPHSUBSW (VEX.128 encoded version)
DEST[15:0] = SaturateToSignedWord(SRC1[15:0] - SRC1[31:16])
DEST[31:16] = SaturateToSignedWord(SRC1[47:32] - SRC1[63:48])
DEST[47:32] = SaturateToSignedWord(SRC1[79:64] - SRC1[95:80])
DEST[63:48] = SaturateToSignedWord(SRC1[111:96] - SRC1[127:112])
DEST[79:64] = SaturateToSignedWord(SRC2[15:0] - SRC2[31:16])
DEST[95:80] = SaturateToSignedWord(SRC2[47:32] - SRC2[63:48])
DEST[111:96] = SaturateToSignedWord(SRC2[79:64] - SRC2[95:80])
DEST[127:112] = SaturateToSignedWord(SRC2[111:96] - SRC2[127:112])
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PHSUBSW:
                 __m64 _mm_hsubs_pi16 (__m64 a, __m64 b)
PHSUBSW:
                 __m128i _mm_hsubs_epi16 (__m128i a, __m128i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD
                     If VEX.L = 1.
```

# PINSRB/PINSRD/PINSRQ — Insert Byte/Dword/Qword

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 20 /r ib PINSRB xmm1, r32/m8, imm8	RMI	V/V	SSE4_1	Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8.
66 OF 3A 22 /r ib PINSRD xmm1, r/m32, imm8	RMI	V/V	SSE4_1	Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8.
66 REX.W OF 3A 22 /r ib PINSRQ xmm1, r/m64, imm8	RMI	N. E./V	SSE4_1	Insert a qword integer value from <i>r/m32 i</i> nto the <i>xmm1</i> at the destination element specified by <i>imm8</i> .
VEX.NDS.128.66.0F3A.W0 20 /r ib VPINSRB xmm1, xmm2, r32/m8, imm8	RVMI	V <sup>1</sup> /V	AVX	Merge a byte integer value from r32/m8 and rest from xmm2 into xmm1 at the byte offset in imm8.
VEX.NDS.128.66.0F3A.W0 22 /r ib VPINSRD xmm1, xmm2, r32/m32, imm8	RVMI	V/V	AVX	Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8.
VEX.NDS.128.66.0F3A.W1 22 /r ib VPINSRQ xmm1, xmm2, r64/m64, imm8	RVMI	V/I	AVX	Insert a qword integer value from r64/m64 and rest from xmm2 into xmm1 at the qword offset in imm8.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

## **Description**

Copies a byte/dword/qword from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other elements in the destination register are left untouched.) The source operand can be a general-purpose register or a memory

<sup>1.</sup> In 64-bit mode, VEX.W1 is ignored for VPINSRB (similar to legacy REX.W=1 prefix with PINSRB).

location. (When the source operand is a general-purpose register, PINSRB copies the low byte of the register.) The destination operand is an XMM register. The count operand is an 8-bit immediate. When specifying a qword[dword, byte] location in an an XMM register, the [2, 4] least-significant bit(s) of the count operand specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD. Attempt to execute VPINSRQ in non-64-bit mode will cause #UD.

```
CASE OF
   PINSRB: SEL \leftarrow COUNT[3:0];
             MASK \leftarrow (OFFH << (SEL * 8));
             TEMP \leftarrow (((SRC[7:0] << (SEL *8)) AND MASK);
   PINSRD: SEL \leftarrow COUNT[1:0];
             MASK ← (OFFFFFFFH << (SEL * 32)):
             TEMP \leftarrow (((SRC << (SEL *32)) AND MASK);
   PINSRQ: SEL \leftarrow COUNT[0]
             MASK ← (OFFFFFFFFFFFFFF << (SEL * 64));
             TEMP \leftarrow (((SRC << (SEL *32)) AND MASK);
ESAC:
        DEST ← ((DEST AND NOT MASK) OR TEMP);
VPINSRB (VEX.128 encoded version)
SEL ← imm8[3:0]
DEST[127:0] \leftarrow write_b_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow 0
VPINSRD (VEX.128 encoded version)
SEL ← imm8[1:0]
DEST[127:0] \leftarrow write_d_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow 0
VPINSRQ (VEX.128 encoded version)
SEL ← imm8[0]
DEST[127:0] \leftarrow write_q_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
      PINSRB:
      __m128i _mm_insert_epi8 (__m128i s1, int s2, const int ndx);

      PINSRD:
      __m128i _mm_insert_epi32 (__m128i s2, int s, const int ndx);

      PINSRQ:
      __m128i _mm_insert_epi64(__m128i s2, __int64 s, const int ndx);
```

## Flags Affected

None.

# **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L = 1.

If VPINSRQ in non-64-bit mode with VEX.W=1.

### PINSRW—Insert Word

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF C4 /r ib <sup>1</sup> PINSRW <i>mm</i> , r32/m16, imm8	RMI	V/V	SSE	Insert the low word from r32 or from m16 into mm at the word position specified by imm8
66 OF C4 / <i>r</i> ib PINSRW xmm, <i>r32/m16</i> , imm8	RMI	V/V	SSE2	Move the low word of <i>r32</i> or from <i>m16</i> into xmm at the word position specified by <i>imm8</i> .
VEX.NDS.128.66.0F.W0 C4 /r ib VPINSRW xmm1, xmm2, r32/m16, imm8	RVMI	V <sup>2</sup> /V	AVX	Insert a word integer value from r32/m16 and rest from xmm2 into xmm1 at the word offset in imm8.

#### NOTES:

- 1. See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
- 2. In 64-bit mode, VEX.W1 is ignored for VPINSRW (similar to legacy REX.W=1 prefix in PINSRW).

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

## **Description**

Copies a word from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### Operation

#### PINSRW (with 64-bit source operand)

```
SEL \leftarrow COUNT AND 3H;

CASE (Determine word position) OF

SEL \leftarrow 0: MASK \leftarrow 000000000000FFFFH;

SEL \leftarrow 1: MASK \leftarrow 00000000FFF0000H;

SEL \leftarrow 2: MASK \leftarrow 0000FFF00000000H;

SEL \leftarrow 3: MASK \leftarrow FFFF00000000000H;

DEST \leftarrow (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK);
```

## PINSRW (with 128-bit source operand)

```
SEL \leftarrow COUNT AND 7H;
 CASE (Determine word position) OF
   SEL \leftarrow 0:
        SEL \leftarrow 1:
        SEL \leftarrow 2:
        SEL \leftarrow 3:
        SEL \leftarrow 4:
        SEL ← 5:
        SEL \leftarrow 6:
        SEL ← 7:
        DEST ← (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK);
```

### VPINSRW (VEX.128 encoded version)

```
SEL \leftarrow imm8[2:0]
DEST[127:0] \leftarrow write_w_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
PINSRW: __m64 _mm_insert_pi16 (__m64 a, int d, int n)

PINSRW: __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)
```

# Flags Affected

None.

# **Numeric Exceptions**

None.

# Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L = 1.

If VPINSRW in non-64-bit mode with VEX.W=1.

# PMADDUBSW — Multiply and Add Packed Signed and Unsigned Bytes

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 04 /r <sup>1</sup> PMADDUBSW mm1, mm2/m64	RM	V/V	MMX	Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1.
66 OF 38 O4 /r PMADDUBSW xmm1, xmm2/m128	RM	V/V	SSSE3	Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1.
VEX.NDS.128.66.0F38.WIG 04 /r VPMADDUBSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to xmm1.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

PMADDUBSW multiplies vertically each unsigned byte of the destination operand (first operand) with the corresponding signed byte of the source operand (second operand), producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7-0) in the source and destination operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2nd lowest-order bytes (bits 15-8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15-0). The same operation is performed on the other pairs of adjacent bytes. Both operands can be MMX register or XMM registers. When the source

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### Operation

#### PMADDUBSW (with 64 bit operands)

```
DEST[15-0] = SaturateToSignedWord(SRC[15-8]*DEST[15-8]+SRC[7-0]*DEST[7-0]);
```

DEST[31-16] = SaturateToSignedWord(SRC[31-24]\*DEST[31-24]+SRC[23-16]\*DEST[23-16]);

DEST[47-32] = SaturateToSignedWord(SRC[47-40]\*DEST[47-40]+SRC[39-32]\*DEST[39-32]);

DEST[63-48] = SaturateToSignedWord(SRC[63-56]\*DEST[63-56]+SRC[55-48]\*DEST[55-48]);

#### PMADDUBSW (with 128 bit operands)

```
DEST[15-0] = SaturateToSignedWord(SRC[15-8]* DEST[15-8]+SRC[7-0]*DEST[7-0]);
```

// Repeat operation for 2nd through 7th word

SRC1/DEST[127-112] = SaturateToSignedWord(SRC[127-120]\*DEST[127-120]+ SRC[119-112]\* DEST[119-112]);

#### VPMADDUBSW (VEX.128 encoded version)

```
DEST[15:0] \leftarrow SaturateToSignedWord(SRC2[15:8]* SRC1[15:8]+SRC2[7:0]*SRC1[7:0])
```

// Repeat operation for 2nd through 7th word

DEST[127:112]  $\leftarrow$  SaturateToSignedWord(SRC2[127:120]\*SRC1[127:120]+ SRC2[119:112]\* SRC1[119:112])

DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
PMADDUBSW: __m64 _mm_maddubs_pi16 (__m64 a, __m64 b)
```

PMADDUBSW: \_\_m128i \_mm\_maddubs\_epi16 (\_\_m128i a, \_\_m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

```
See Exceptions Type 4; additionally
```

#UD If VEX.L = 1.

# PMADDWD—Multiply and Add Packed Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF F5 /r <sup>1</sup> PMADDWD <i>mm, mm/m64</i>	RM	V/V	MMX	Multiply the packed words in mm by the packed words in mm/m64, add adjacent doubleword results, and store in mm.
66 OF F5 /r PMADDWD xmm1, xmm2/m128	RM	V/V	SSE2	Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1.
VEX.NDS.128.66.0F.WIG F5 /r VPMADDWD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Multiplies the individual signed words of the destination operand (first operand) by the corresponding signed words of the source operand (second operand), producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding low-order words (15-0) and (31-16) in the source and destination operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. (Figure 4-6 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000H. In this case, the result wraps around to 80000000H.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.




Figure 4-6. PMADDWD Execution Model Using 64-bit Operands

## Operation

#### PMADDWD (with 64-bit operands)

```
DEST[31:0] \leftarrow (DEST[15:0] * SRC[15:0]) + (DEST[31:16] * SRC[31:16]);
DEST[63:32] \leftarrow (DEST[47:32] * SRC[47:32]) + (DEST[63:48] * SRC[63:48]);
```

#### PMADDWD (with 128-bit operands)

```
\begin{aligned} & \mathsf{DEST}[31:0] \leftarrow (\mathsf{DEST}[15:0] * \mathsf{SRC}[15:0]) + (\mathsf{DEST}[31:16] * \mathsf{SRC}[31:16]); \\ & \mathsf{DEST}[63:32] \leftarrow (\mathsf{DEST}[47:32] * \mathsf{SRC}[47:32]) + (\mathsf{DEST}[63:48] * \mathsf{SRC}[63:48]); \\ & \mathsf{DEST}[95:64] \leftarrow (\mathsf{DEST}[79:64] * \mathsf{SRC}[79:64]) + (\mathsf{DEST}[95:80] * \mathsf{SRC}[95:80]); \\ & \mathsf{DEST}[127:96] \leftarrow (\mathsf{DEST}[111:96] * \mathsf{SRC}[111:96]) + (\mathsf{DEST}[127:112] * \mathsf{SRC}[127:112]); \end{aligned}
```

## VPMADDWD (VEX.128 encoded version)

```
\begin{split} \mathsf{DEST}[31:0] &\leftarrow (\mathsf{SRC1}[15:0] * \mathsf{SRC2}[15:0]) + (\mathsf{SRC1}[31:16] * \mathsf{SRC2}[31:16]) \\ \mathsf{DEST}[63:32] &\leftarrow (\mathsf{SRC1}[47:32] * \mathsf{SRC2}[47:32]) + (\mathsf{SRC1}[63:48] * \mathsf{SRC2}[63:48]) \\ \mathsf{DEST}[95:64] &\leftarrow (\mathsf{SRC1}[79:64] * \mathsf{SRC2}[79:64]) + (\mathsf{SRC1}[95:80] * \mathsf{SRC2}[95:80]) \\ \mathsf{DEST}[127:96] &\leftarrow (\mathsf{SRC1}[111:96] * \mathsf{SRC2}[111:96]) + (\mathsf{SRC1}[127:112] * \mathsf{SRC2}[127:112]) \\ \mathsf{DEST}[\mathsf{VLMAX-1:128}] &\leftarrow 0 \end{split}
```

## Intel C/C++ Compiler Intrinsic Equivalent

PMADDWD: \_\_m64 \_mm\_madd\_pi16(\_\_m64 m1, \_\_m64 m2)
PMADDWD: \_\_m128i \_mm\_madd\_epi16 ( \_\_m128i a, \_\_m128i b)

# **Flags Affected**

None.

## **Numeric Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMAXSB — Maximum of Packed Signed Byte Integers

			_	
Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 3C /r PMAXSB xmm1, xmm2/m128	RM	V/V	SSE4_1	Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
VEX.NDS.128.66.0F38.WIG 3C /r VPMAXSB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[7:0] > SRC[7:0])

THEN DEST[7:0] ← DEST[7:0];

ELSE DEST[7:0] ← SRC[7:0]; FI;

IF (DEST[15:8] > SRC[15:8])

THEN DEST[15:8] ← DEST[15:8];

ELSE DEST[15:8] ← SRC[15:8]; FI;

IF (DEST[23:16] > SRC[23:16])

THEN DEST[23:16] ← DEST[23:16];

ELSE DEST[23:16] ← SRC[23:16]; FI;

IF (DEST[31:24] > SRC[31:24])
```

```
THEN DEST[31:24] \leftarrow DEST[31:24];
   ELSE DEST[31:24] ← SRC[31:24]; FI;
IF (DEST[39:32] > SRC[39:32])
   THEN DEST[39:32] \leftarrow DEST[39:32];
    ELSE DEST[39:32] \leftarrow SRC[39:32]; FI;
IF (DEST[47:40] > SRC[47:40])
    THEN DEST[47:40] \leftarrow DEST[47:40];
   ELSE DEST[47:40] \leftarrow SRC[47:40]; FI;
IF (DEST[55:48] > SRC[55:48])
    THEN DEST[55:48] \leftarrow DEST[55:48];
   ELSE DEST[55:48] \leftarrow SRC[55:48]; FI;
IF (DEST[63:56] > SRC[63:56])
   THEN DEST[63:56] \leftarrow DEST[63:56];
   ELSE DEST[63:56] \leftarrow SRC[63:56]; FI;
IF (DEST[71:64] > SRC[71:64])
    THEN DEST[71:64] \leftarrow DEST[71:64];
   ELSE DEST[71:64] \leftarrow SRC[71:64]; FI;
IF (DEST[79:72] > SRC[79:72])
    THEN DEST[79:72] \leftarrow DEST[79:72];
    ELSE DEST[79:72] \leftarrow SRC[79:72]; FI;
IF (DEST[87:80] > SRC[87:80])
   THEN DEST[87:80] \leftarrow DEST[87:80];
    ELSE DEST[87:80] \leftarrow SRC[87:80]; FI;
IF (DEST[95:88] > SRC[95:88])
    THEN DEST[95:88] \leftarrow DEST[95:88];
    ELSE DEST[95:88] \leftarrow SRC[95:88]; FI;
IF (DEST[103:96] > SRC[103:96])
    THEN DEST[103:96] \leftarrow DEST[103:96];
   ELSE DEST[103:96] ← SRC[103:96]; FI;
IF (DEST[111:104] > SRC[111:104])
   THEN DEST[111:104] \leftarrow DEST[111:104];
   ELSE DEST[111:104] \leftarrow SRC[111:104]; FI;
IF (DEST[119:112] > SRC[119:112])
    THEN DEST[119:112] \leftarrow DEST[119:112];
   ELSE DEST[119:112] \leftarrow SRC[119:112]; FI;
IF (DEST[127:120] > SRC[127:120])
    THEN DEST[127:120] \leftarrow DEST[127:120];
   ELSE DEST[127:120] \leftarrow SRC[127:120]; FI;
```

### VPMAXSB (VEX.128 encoded version)

IF SRC1[7:0] >SRC2[7:0] THEN DEST[7:0]  $\leftarrow$  SRC1[7:0]; ELSE

```
\label{eq:def:DEST[7:0]} $\in SRC2[7:0]; FI;$$ (* Repeat operation for 2nd through 15th bytes in source and destination operands *) $$ IF SRC1[127:120] > SRC2[127:120] THEN $$ DEST[127:120] $\in SRC1[127:120];$$ ELSE $$ DEST[127:120] $\in SRC2[127:120]; FI;$$ DEST[VLMAX-1:128] $\in 0$
```

## Intel C/C++ Compiler Intrinsic Equivalent

PMAXSB: \_\_m128i \_mm\_max\_epi8 ( \_\_m128i a, \_\_m128i b);

## Flags Affected

None.

## **SIMD Floating-Point Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

## PMAXSD — Maximum of Packed Signed Dword Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 3D /r PMAXSD xmm1, xmm2/m128	RM	V/V	SSE4_1	Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.
VEX.NDS.128.66.0F38.WIG 3D /r VPMAXSD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[31:0] > SRC[31:0])

THEN DEST[31:0] \leftarrow DEST[31:0];

ELSE DEST[31:0] \leftarrow SRC[31:0]; FI;

IF (DEST[63:32] > SRC[63:32])

THEN DEST[63:32] \leftarrow DEST[63:32]; FI;

ELSE DEST[63:32] \leftarrow SRC[63:32]; FI;

IF (DEST[95:64] > SRC[95:64])

THEN DEST[95:64] \leftarrow DEST[95:64];

ELSE DEST[95:64] \leftarrow SRC[95:64]; FI;

IF (DEST[127:96] > SRC[127:96])
```

```
THEN DEST[127:96] \leftarrow DEST[127:96];
   ELSE DEST[127:96] \leftarrow SRC[127:96]; FI;
VPMAXSD (VEX.128 encoded version)
   IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] \leftarrow SRC1[31:0];
   ELSE
        DEST[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] > SRC2[127:95] THEN
        DEST[127:95] \leftarrow SRC1[127:95];
   ELSE
        DEST[127:95] \leftarrow SRC2[127:95]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSD:
              __m128i _mm_max_epi32 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD
                       If VEX.L = 1.
```

# PMAXSW—Maximum of Packed Signed Word Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF EE /r <sup>1</sup> PMAXSW mm1, mm2/m64	RM	V/V	SSE	Compare signed word integers in <i>mm2/m64</i> and <i>mm1</i> and return maximum values.
66 OF EE /r PMAXSW xmm1, xmm2/m128	RM	V/V	SSE2	Compare signed word integers in xmm2/m128 and xmm1 and return maximum values.
VEX.NDS.128.66.0F.WIG EE /r VPMAXSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed word integers in xmm3/m128 and xmm2 and store packed maximum values in xmm1.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

PMAXSW (64-bit operands)

```
IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
   ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
   (* Repeat operation for 2nd and 3rd words in source and destination operands *)
   IF DEST[63:48] > SRC[63:48]) THEN
        DEST[63:48] \leftarrow DEST[63:48];
   ELSE
        DEST[63:48] \leftarrow SRC[63:48]; FI;
PMAXSW (128-bit operands)
   IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
   FLSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF DEST[127:112] > SRC[127:112]) THEN
        DEST[127:112] \leftarrow DEST[127:112];
   FLSE
        DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMAXSW (VEX.128 encoded version)
   IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] \leftarrow SRC1[15:0];
   ELSE
        DEST[15:0] \leftarrow SRC2[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF SRC1[127:112] > SRC2[127:112] THEN
        DEST[127:112] ← SRC1[127:112]:
   FLSE
        DEST[127:112] \leftarrow SRC2[127:112]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSW:
              m64 mm max pi16( m64 a, m64 b)
              m128i mm max epi16 ( m128i a, m128i b)
PMAXSW:
Flags Affected
None.
```

# **Numeric Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMAXUB—Maximum of Packed Unsigned Byte Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF DE /r <sup>1</sup> PMAXUB mm1, mm2/m64	RM	V/V	SSE	Compare unsigned byte integers in <i>mm2/m64</i> and <i>mm1</i> and returns maximum values.
66 OF DE /r PMAXUB xmm1, xmm2/m128	RM	V/V	SSE2	Compare unsigned byte integers in xmm2/m128 and xmm1 and returns maximum values.
VEX.NDS.128.66.0F.WIG DE /r VPMAXUB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

```
PMAXUB (64-bit operands)
   IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
   IF DEST[63:56] > SRC[63:56]) THEN
        DEST[63:56] \leftarrow DEST[63:56];
   ELSE
        DEST[63:56] \leftarrow SRC[63:56]; FI;
PMAXUB (128-bit operands)
   IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
   FLSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF DEST[127:120] > SRC[127:120]) THEN
        DEST[127:120] \leftarrow DEST[127:120];
   FLSE
        DEST[127:120] \leftarrow SRC[127:120]; FI;
VPMAXUB (VEX.128 encoded version)
   IF SRC1[7:0] > SRC2[7:0] THEN
        DEST[7:0] \leftarrow SRC1[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC2[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF SRC1[127:120] > SRC2[127:120] THEN
        DEST[127:120] \leftarrow SRC1[127:120];
   ELSE
        DEST[127:120] \leftarrow SRC2[127:120]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUB:
                m64 mm max pu8( m64 a, m64 b)
                m128i mm max epu8 ( m128i a, m128i b)
PMAXUB:
Flags Affected
None.
```

## INSTRUCTION SET REFERENCE, M-Z

# **Numeric Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

## PMAXUD — Maximum of Packed Unsigned Dword Integers

		_		
Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 3F /r PMAXUD <i>xmm1, xmm2/m128</i>	RM	V/V	SSE4_1	Compare packed unsigned dword integers in <i>xmm1</i> and <i>xmm2/m128</i> and store packed maximum values in <i>xmm1</i> .
VEX.NDS.128.66.0F38.WIG 3F /r VPMAXUD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[31:0] > SRC[31:0])

THEN DEST[31:0] ← DEST[31:0];

ELSE DEST[31:0] ← SRC[31:0]; FI;

IF (DEST[63:32] > SRC[63:32])

THEN DEST[63:32] ← DEST[63:32]; FI;

ELSE DEST[63:32] ← SRC[63:32]; FI;

IF (DEST[95:64] > SRC[95:64])

THEN DEST[95:64] ← DEST[95:64];

ELSE DEST[95:64] ← SRC[95:64]; FI;

IF (DEST[127:96] > SRC[127:96])
```

```
THEN DEST[127:96] \leftarrow DEST[127:96];
   ELSE DEST[127:96] \leftarrow SRC[127:96]; FI;
VPMAXUD (VEX.128 encoded version)
   IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] \leftarrow SRC1[31:0];
   ELSE
        DEST[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] > SRC2[127:95] THEN
        DEST[127:95] \leftarrow SRC1[127:95];
   ELSE
        DEST[127:95] \leftarrow SRC2[127:95]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUD: __m128i _mm_max_epu32 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD
                       If VEX.L = 1.
```

## PMAXUW — Maximum of Packed Word Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 3E /r PMAXUW <i>xmm1, xmm2/m128</i>	RM	V/V	SSE4_1	Compare packed unsigned word integers in <i>xmm1</i> and <i>xmm2/m128</i> and store packed maximum values in <i>xmm1</i> .
VEX.NDS.128.66.0F38.WIG 3E/r VPMAXUW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed unsigned word integers in xmm3/m128 and xmm2 and store maximum packed values in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[15:0] > SRC[15:0])

THEN DEST[15:0] \leftarrow DEST[15:0];

ELSE DEST[15:0] \leftarrow SRC[15:0]; FI;

IF (DEST[31:16] > SRC[31:16])

THEN DEST[31:16] \leftarrow DEST[31:16]; FI;

ELSE DEST[31:16] \leftarrow SRC[31:16]; FI;

IF (DEST[47:32] > SRC[47:32])

THEN DEST[47:32] \leftarrow DEST[47:32];

ELSE DEST[47:32] \leftarrow SRC[47:32]; FI;

IF (DEST[63:48] > SRC[63:48])
```

```
THEN DEST[63:48] \leftarrow DEST[63:48];
   ELSE DEST[63:48] \leftarrow SRC[63:48]; FI;
IF (DEST[79:64] > SRC[79:64])
   THEN DEST[79:64] \leftarrow DEST[79:64];
   ELSE DEST[79:64] \leftarrow SRC[79:64]; FI;
IF (DEST[95:80] > SRC[95:80])
   THEN DEST[95:80] \leftarrow DEST[95:80];
   ELSE DEST[95:80] \leftarrow SRC[95:80]; FI;
IF (DEST[111:96] > SRC[111:96])
   THEN DEST[111:96] \leftarrow DEST[111:96];
   ELSE DEST[111:96] \leftarrow SRC[111:96]; FI;
IF (DEST[127:112] > SRC[127:112])
   THEN DEST[127:112] \leftarrow DEST[127:112];
   ELSE DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMAXUW (VEX.128 encoded version)
   IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] \leftarrow SRC1[15:0];
   ELSE
        DEST[15:0] \leftarrow SRC2[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF SRC1[127:112] > SRC2[127:112] THEN
        DEST[127:112] \leftarrow SRC1[127:112];
   ELSE
        DEST[127:112] \leftarrow SRC2[127:112]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUW:
              m128i mm max epu16 ( m128i a, m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD
                        If VEX.L = 1.
```

# PMINSB — Minimum of Packed Signed Byte Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 38 /r PMINSB <i>xmm1, xmm2/m128</i>	RM	V/V	SSE4_1	Compare packed signed byte integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
VEX.NDS.128.66.0F38.WIG 38 /r VPMINSB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[7:0] < SRC[7:0])

THEN DEST[7:0] \leftarrow DEST[7:0];

ELSE DEST[7:0] \leftarrow SRC[7:0]; FI;

IF (DEST[15:8] < SRC[15:8])

THEN DEST[15:8] \leftarrow DEST[15:8];

ELSE DEST[15:8] \leftarrow SRC[15:8]; FI;

IF (DEST[23:16] < SRC[23:16])

THEN DEST[23:16] \leftarrow DEST[23:16];

ELSE DEST[23:16] \leftarrow SRC[23:16]; FI;

IF (DEST[31:24] < SRC[31:24])
```

```
THEN DEST[31:24] \leftarrow DEST[31:24];
   ELSE DEST[31:24] \leftarrow SRC[31:24]; FI;
IF (DEST[39:32] < SRC[39:32])
   THEN DEST[39:32] \leftarrow DEST[39:32];
   ELSE DEST[39:32] \leftarrow SRC[39:32]; FI;
IF (DEST[47:40] < SRC[47:40])
   THEN DEST[47:40] \leftarrow DEST[47:40];
   ELSE DEST[47:40] \leftarrow SRC[47:40]; FI;
IF (DEST[55:48] < SRC[55:48])
   THEN DEST[55:48] \leftarrow DEST[55:48];
   ELSE DEST[55:48] \leftarrow SRC[55:48]; FI;
IF (DEST[63:56] < SRC[63:56])
   THEN DEST[63:56] \leftarrow DEST[63:56];
   ELSE DEST[63:56] \leftarrow SRC[63:56]; FI;
IF (DEST[71:64] < SRC[71:64])
   THEN DEST[71:64] \leftarrow DEST[71:64];
   ELSE DEST[71:64] \leftarrow SRC[71:64]; FI;
IF (DEST[79:72] < SRC[79:72])
   THEN DEST[79:72] \leftarrow DEST[79:72];
   ELSE DEST[79:72] \leftarrow SRC[79:72]; FI;
IF (DEST[87:80] < SRC[87:80])
   THEN DEST[87:80] \leftarrow DEST[87:80];
   ELSE DEST[87:80] \leftarrow SRC[87:80]; FI;
IF (DEST[95:88] < SRC[95:88])
   THEN DEST[95:88] \leftarrow DEST[95:88];
   ELSE DEST[95:88] \leftarrow SRC[95:88]; FI;
IF (DEST[103:96] < SRC[103:96])
   THEN DEST[103:96] \leftarrow DEST[103:96];
   ELSE DEST[103:96] \leftarrow SRC[103:96]; FI;
IF (DEST[111:104] < SRC[111:104])
   THEN DEST[111:104] \leftarrow DEST[111:104];
   ELSE DEST[111:104] \leftarrow SRC[111:104]; FI;
IF (DEST[119:112] < SRC[119:112])
   THEN DEST[119:112] \leftarrow DEST[119:112];
   ELSE DEST[119:112] \leftarrow SRC[119:112]; FI;
IF (DEST[127:120] < SRC[127:120])
   THEN DEST[127:120] \leftarrow DEST[127:120];
   ELSE DEST[127:120] \leftarrow SRC[127:120]; FI;
```

### VPMINSB (VEX.128 encoded version)

IF SRC1[7:0] < SRC2[7:0] THEN DEST[7:0]  $\leftarrow$  SRC1[7:0]; ELSE

```
DEST[7:0] ← SRC2[7:0]; FI;

(* Repeat operation for 2nd through 15th bytes in source and destination operands *)

IF SRC1[127:120] < SRC2[127:120] THEN

DEST[127:120] ← SRC1[127:120];

ELSE

DEST[127:120] ← SRC2[127:120]; FI;

DEST[VLMAX-1:128] ← 0

Intel C/C++ Compiler Intrinsic Equivalent

PMINSB: __m128i _mm_min_epi8 ( __m128i a, __m128i b);

Flags Affected
```

None.

## **SIMD Floating-Point Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMINSD — Minimum of Packed Dword Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 39 /r PMINSD xmm1, xmm2/m128	RM	V/V	SSE4_1	Compare packed signed dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
VEX.NDS.128.66.0F38.WIG 39 /r VPMINSD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[31:0] < SRC[31:0])

THEN DEST[31:0] \leftarrow DEST[31:0];

ELSE DEST[31:0] \leftarrow SRC[31:0]; FI;

IF (DEST[63:32] < SRC[63:32])

THEN DEST[63:32] \leftarrow DEST[63:32]; FI;

ELSE DEST[63:32] \leftarrow SRC[63:32]; FI;

IF (DEST[95:64] < SRC[95:64])

THEN DEST[95:64] \leftarrow DEST[95:64];

ELSE DEST[95:64] \leftarrow SRC[95:64]; FI;

IF (DEST[127:96] < SRC[127:96])
```

```
THEN DEST[127:96] \leftarrow DEST[127:96];
   ELSE DEST[127:96] \leftarrow SRC[127:96]; FI;
VPMINSD (VEX.128 encoded version)
   IF SRC1[31:0] < SRC2[31:0] THEN
        DEST[31:0] \leftarrow SRC1[31:0];
   ELSE
        DEST[31:0] \leftarrow SRC2[31:0]; FI;
   (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
   IF SRC1[127:95] < SRC2[127:95] THEN
        DEST[127:95] \leftarrow SRC1[127:95];
   ELSE
        DEST[127:95] \leftarrow SRC2[127:95]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMINSD:
               __m128i _mm_min_epi32 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
                       If VEX.L = 1.
#UD
```

## PMINSW—Minimum of Packed Signed Word Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF EA /r <sup>1</sup> PMINSW mm1, mm2/m64	RM	V/V	SSE	Compare signed word integers in <i>mm2/m64</i> and <i>mm1</i> and return minimum values.
66 OF EA /r PMINSW xmm1, xmm2/m128	RM	V/V	SSE2	Compare signed word integers in xmm2/m128 and xmm1 and return minimum values.
VEX.NDS.128.66.0F.WIG EA /r VPMINSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed signed word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

```
PMINSW (64-bit operands)
   IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
   ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
   (* Repeat operation for 2nd and 3rd words in source and destination operands *)
   IF DEST[63:48] < SRC[63:48] THEN
        DEST[63:48] \leftarrow DEST[63:48];
   ELSE
        DEST[63:48] \leftarrow SRC[63:48]; FI;
PMINSW (128-bit operands)
   IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
   FLSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF DEST[127:112] < SRC/m64[127:112] THEN
        DEST[127:112] \leftarrow DEST[127:112];
   FLSE
        DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMINSW (VEX.128 encoded version)
   IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] \leftarrow SRC1[15:0];
   ELSE
        DEST[15:0] \leftarrow SRC2[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF SRC1[127:112] < SRC2[127:112] THEN
        DEST[127:112] \leftarrow SRC1[127:112]:
   ELSE
        DEST[127:112] \leftarrow SRC2[127:112]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMINSW:
                m64 mm min pi16 ( m64 a, m64 b)
PMINSW:
                m128i mm min epi16 ( m128i a, m128i b)
Flags Affected
None.
```

## **Numeric Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

#MF (64-bit operations only) If there is a pending x87 FPU exception.

# PMINUB—Minimum of Packed Unsigned Byte Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF DA /r <sup>1</sup> PMINUB mm1, mm2/m64	RM	V/V	SSE	Compare unsigned byte integers in <i>mm2/m64</i> and <i>mm1</i> and returns minimum values.
66 OF DA /r PMINUB xmm1, xmm2/m128	RM	V/V	SSE2	Compare unsigned byte integers in xmm2/m128 and xmm1 and returns minimum values.
VEX.NDS.128.66.0F.WIG DA /r VPMINUB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

PMINUB (for 64-bit operands)

```
IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
   IF DEST[63:56] < SRC[63:56] THEN
        DEST[63:56] \leftarrow DEST[63:56];
   ELSE
        DEST[63:56] \leftarrow SRC[63:56]; FI;
PMINUB (for 128-bit operands)
   IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
   FLSE
        DEST[7:0] \leftarrow SRC[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF DEST[127:120] < SRC[127:120] THEN
        DEST[127:120] \leftarrow DEST[127:120];
   FLSE
        DEST[127:120] \leftarrow SRC[127:120]; FI;
VPMINUB (VEX.128 encoded version)
VPMINUB instruction for 128-bit operands:
   IF SRC1[7:0] < SRC2[7:0] THEN
        DEST[7:0] \leftarrow SRC1[7:0];
   ELSE
        DEST[7:0] \leftarrow SRC2[7:0]; FI;
   (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
   IF SRC1[127:120] < SRC2[127:120] THEN
        DEST[127:120] \leftarrow SRC1[127:120];
   FLSE
        DEST[127:120] \leftarrow SRC2[127:120]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMINUB:
               __m64 _m_min_pu8 (__m64 a, __m64 b)
               m128i mm min epu8 ( m128i a, m128i b)
PMINUB:
Flags Affected
None.
```

# **Numeric Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

## PMINUD — Minimum of Packed Dword Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 3B /r PMINUD xmm1, xmm2/m128	RM	V/V	SSE4_1	Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
VEX.NDS.128.66.0F38.WIG 3B /r VPMINUD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[31:0] < SRC[31:0])

THEN DEST[31:0] ← DEST[31:0];

ELSE DEST[31:0] ← SRC[31:0]; FI;

IF (DEST[63:32] < SRC[63:32])

THEN DEST[63:32] ← DEST[63:32];

ELSE DEST[63:32] ← SRC[63:32]; FI;

IF (DEST[95:64] < SRC[95:64])

THEN DEST[95:64] ← DEST[95:64];

ELSE DEST[95:64] ← SRC[95:64]; FI;

IF (DEST[127:96] < SRC[127:96])
```

```
THEN DEST[127:96] ← DEST[127:96];

ELSE DEST[127:96] ← SRC[127:96]; FI;

VPMINUD (VEX.128 encoded version)

VPMINUD instruction for 128-bit operands:

IF SRC1[31:0] < SRC2[31:0] THEN

DEST[31:0] ← SRC1[31:0];

ELSE

DEST[31:0] ← SRC2[31:0]; FI;

(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)

IF SRC1[127:95] < SRC2[127:95] THEN
```

DEST[127:95]  $\leftarrow$  SRC2[127:95]; FI; DEST[VLMAX-1:128]  $\leftarrow$  0

DEST[127:95]  $\leftarrow$  SRC1[127:95];

### Intel C/C++ Compiler Intrinsic Equivalent

PMINUD: \_\_m128i \_mm\_min\_epu32 ( \_\_m128i a, \_\_m128i b);

### Flags Affected

**ELSE** 

None.

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMINUW — Minimum of Packed Word Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 3A /r PMINUW xmm1, xmm2/m128	RM	V/V	SSE4_1	Compare packed unsigned word integers in xmm1 and xmm2/m128 and store packed minimum values in xmm1.
VEX.NDS.128.66.0F38.WIG 3A/r VPMINUW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Compare packed unsigned word integers in xmm3/m128 and xmm2 and return packed minimum values in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

```
IF (DEST[15:0] < SRC[15:0])

THEN DEST[15:0] \leftarrow DEST[15:0];

ELSE DEST[15:0] \leftarrow SRC[15:0]; FI;

IF (DEST[31:16] < SRC[31:16])

THEN DEST[31:16] \leftarrow DEST[31:16];

ELSE DEST[31:16] \leftarrow SRC[31:16]; FI;

IF (DEST[47:32] < SRC[47:32])

THEN DEST[47:32] \leftarrow DEST[47:32];

ELSE DEST[47:32] \leftarrow SRC[47:32]; FI;

IF (DEST[63:48] < SRC[63:48])
```

```
THEN DEST[63:48] \leftarrow DEST[63:48];
   ELSE DEST[63:48] \leftarrow SRC[63:48]; FI;
IF (DEST[79:64] < SRC[79:64])
   THEN DEST[79:64] \leftarrow DEST[79:64];
   ELSE DEST[79:64] \leftarrow SRC[79:64]; FI;
IF (DEST[95:80] < SRC[95:80])
   THEN DEST[95:80] \leftarrow DEST[95:80];
   ELSE DEST[95:80] \leftarrow SRC[95:80]; FI;
IF (DEST[111:96] < SRC[111:96])
   THEN DEST[111:96] \leftarrow DEST[111:96];
   ELSE DEST[111:96] \leftarrow SRC[111:96]; FI;
IF (DEST[127:112] < SRC[127:112])
   THEN DEST[127:112] \leftarrow DEST[127:112];
   ELSE DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMINUW (VEX.128 encoded version)
VPMINUW instruction for 128-bit operands:
   IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] \leftarrow SRC1[15:0];
   ELSE
        DEST[15:0] \leftarrow SRC2[15:0]; FI;
   (* Repeat operation for 2nd through 7th words in source and destination operands *)
   IF SRC1[127:112] < SRC2[127:112] THEN
        DEST[127:112] \leftarrow SRC1[127:112];
   ELSE
        DEST[127:112] \leftarrow SRC2[127:112]; FI;
DEST[VLMAX-1:128] \leftarrow 0
Intel C/C++ Compiler Intrinsic Equivalent
PMINUW:
                __m128i _mm_min_epu16 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
                        If VEX.L = 1.
#UD
```

## **PMOVMSKB—Move Byte Mask**

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF D7 /r <sup>1</sup> PMOVMSKB reg, mm	RM	V/V	SSE	Move a byte mask of <i>mm</i> to reg. The upper bits of r32 or r64 are zeroed
66 OF D7 /r PMOVMSKB reg, xmm	RM	V/V	SSE2	Move a byte mask of <i>xmm</i> to <i>reg</i> . The upper bits of r32 or r64 are zeroed
VEX.128.66.0F.WIG D7 /r VPMOVMSKB reg, xmm1	RM	V/V	AVX	Move a byte mask of xmm1 to reg. The upper bits of r32 or r64 are filled with zeros.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## **Description**

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand). The source operand is an MMX technology register or an XMM register; the destination operand is a general-purpose register. When operating on 64-bit operands, the byte mask is 8 bits; when operating on 128-bit operands, the byte mask is 16-bits.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

VEX.128 encodings are valid but identical in function. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### PMOVMSKB (with 64-bit source operand and r32)

 $r32[0] \leftarrow SRC[7];$  $r32[1] \leftarrow SRC[15];$ 

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

```
(* Repeat operation for bytes 2 through 6 *)
   r32[7] \leftarrow SRC[63];
   r32[31:8] \leftarrow ZERO FILL;
(V)PMOVMSKB (with 128-bit source operand and r32)
   r32[0] \leftarrow SRC[7];
   r32[1] \leftarrow SRC[15];
   (* Repeat operation for bytes 2 through 14 *)
   r32[15] \leftarrow SRC[127];
   r32[31:16] \leftarrow ZERO\_FILL;
PMOVMSKB (with 64-bit source operand and r64)
   r64[0] \leftarrow SRC[7];
   r64[1] \leftarrow SRC[15];
   (* Repeat operation for bytes 2 through 6 *)
   r64[7] \leftarrow SRC[63];
   r64[63:8] ← ZERO FILL;
(V)PMOVMSKB (with 128-bit source operand and r64)
   r64[0] \leftarrow SRC[7];
   r64[1] \leftarrow SRC[15];
   (* Repeat operation for bytes 2 through 14 *)
   r64[15] \leftarrow SRC[127];
   r64[63:16] \leftarrow ZERO\_FILL;
Intel C/C++ Compiler Intrinsic Equivalent
PMOVMSKB:
                     int mm movemask pi8( m64 a)
PMOVMSKB:
                     int _mm_movemask_epi8 ( __m128i a)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally
#UD
                        If VEX.L = 1.
                        If VEX.vvvv != 1111B.
```

# PMOVSX — Packed Move with Sign Extend

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 Of 38 20 /r PMOVSXBW xmm1, xmm2/m64	RM	V/V	SSE4_1	Sign extend 8 packed signed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed signed 16-bit integers in xmm1.
66 Of 38 21 /r PMOVSXBD xmm1, xmm2/m32	RM	V/V	SSE4_1	Sign extend 4 packed signed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed signed 32-bit integers in xmm1.
66 Of 38 22 /r PMOVSXBQ xmm1, xmm2/m16	RM	V/V	SSE4_1	Sign extend 2 packed signed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed signed 64-bit integers in xmm1.
66 Of 38 23 /r PMOVSXWD xmm1, xmm2/m64	RM	V/V	SSE4_1	Sign extend 4 packed signed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed signed 32-bit integers in xmm1.
66 Of 38 24 /r PMOVSXWQ xmm1, xmm2/m32	RM	V/V	SSE4_1	Sign extend 2 packed signed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed signed 64-bit integers in xmm1.
66 Of 38 25 /r PMOVSXDQ xmm1, xmm2/m64	RM	V/V	SSE4_1	Sign extend 2 packed signed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed signed 64-bit integers in xmm1.
VEX.128.66.0F38.WIG 20 /r VPMOVSXBW xmm1, xmm2/m64	RM	V/V	AVX	Sign extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
VEX.128.66.0F38.WIG 21 /r VPMOVSXBD xmm1, xmm2/m32	RM	V/V	AVX	Sign extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.128.66.0F38.WIG 22 /r VPMOVSXBQ xmm1, xmm2/m16	RM	V/V	AVX	Sign extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
VEX.128.66.0F38.WIG 23 /r VPMOVSXWD xmm1, xmm2/m64	RM	V/V	AVX	Sign extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
VEX.128.66.0F38.WIG 24 /r VPMOVSXWQ xmm1, xmm2/m32	RM	V/V	AVX	Sign extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
VEX.128.66.0F38.WIG 25 /r VPMOVSXDQ xmm1, xmm2/m64	RM	V/V	AVX	Sign extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

### Description

Sign-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

### Operation

#### **PMOVSXBW**

DEST[15:0]  $\leftarrow$  SignExtend(SRC[7:0]);

DEST[31:16]  $\leftarrow$  SignExtend(SRC[15:8]);

DEST[47:32]  $\leftarrow$  SignExtend(SRC[23:16]);

DEST[63:48]  $\leftarrow$  SignExtend(SRC[31:24]);

DEST[79:64]  $\leftarrow$  SignExtend(SRC[39:32]); DEST[95:80]  $\leftarrow$  SignExtend(SRC[47:40]); DEST[111:96]  $\leftarrow$  SignExtend(SRC[55:48]); DEST[127:112]  $\leftarrow$  SignExtend(SRC[63:56]);

#### **PMOVSXBD**

DEST[31:0]  $\leftarrow$  SignExtend(SRC[7:0]); DEST[63:32]  $\leftarrow$  SignExtend(SRC[15:8]); DEST[95:64]  $\leftarrow$  SignExtend(SRC[23:16]); DEST[127:96]  $\leftarrow$  SignExtend(SRC[31:24]);

#### **PMOVSXBQ**

DEST[63:0]  $\leftarrow$  SignExtend(SRC[7:0]); DEST[127:64]  $\leftarrow$  SignExtend(SRC[15:8]);

#### **PMOVSXWD**

DEST[31:0]  $\leftarrow$  SignExtend(SRC[15:0]); DEST[63:32]  $\leftarrow$  SignExtend(SRC[31:16]); DEST[95:64]  $\leftarrow$  SignExtend(SRC[47:32]); DEST[127:96]  $\leftarrow$  SignExtend(SRC[63:48]);

#### **PMOVSXWO**

DEST[63:0]  $\leftarrow$  SignExtend(SRC[15:0]); DEST[127:64]  $\leftarrow$  SignExtend(SRC[31:16]);

#### **PMOVSXDQ**

DEST[63:0]  $\leftarrow$  SignExtend(SRC[31:0]); DEST[127:64]  $\leftarrow$  SignExtend(SRC[63:32]);

#### **VPMOVSXBW**

Packed\_Sign\_Extend\_BYTE\_to\_WORD()
DEST[VLMAX-1:128] ← 0

#### **VPMOVSXBD**

Packed\_Sign\_Extend\_BYTE\_to\_DWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVSXBO**

Packed\_Sign\_Extend\_BYTE\_to\_QWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVSXWD**

Packed\_Sign\_Extend\_WORD\_to\_DWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVSXWQ**

Packed\_Sign\_Extend\_WORD\_to\_QWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVSXDQ**

Packed\_Sign\_Extend\_DWORD\_to\_QWORD()
DEST[VLMAX-1:128] ← 0

### Intel C/C++ Compiler Intrinsic Equivalent

```
      PMOVSXBW:
      __m128i _mm_ cvtepi8_epi16 ( __m128i a);

      PMOVSXBD:
      __m128i _mm_ cvtepi8_epi32 ( __m128i a);

      PMOVSXBQ:
      __m128i _mm_ cvtepi8_epi64 ( __m128i a);

      PMOVSXWD:
      __m128i _mm_ cvtepi16_epi32 ( __m128i a);

      PMOVSXWQ:
      __m128i _mm_ cvtepi16_epi64 ( __m128i a);

      PMOVSXDQ:
      __m128i _mm_ cvtepi32_epi64 ( __m128i a);
```

### **Flags Affected**

None.

### SIMD Floating-Point Exceptions

None.

### Other Exceptions

```
See Exceptions Type 5; additionally #UD If VEX.L = 1.
```

If VEX.vvvv != 1111B.

# PMOVZX — Packed Move with Zero Extend

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 Of 38 30 /r PMOVZXBW xmm1, xmm2/m64	RM	V/V	SSE4_1	Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
66 Of 38 31 /r PMOVZXBD xmm1, xmm2/m32	RM	V/V	SSE4_1	Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
66 Of 38 32 /r PMOVZXBQ xmm1, xmm2/m16	RM	V/V	SSE4_1	Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.
66 Of 38 33 /r PMOVZXWD xmm1, xmm2/m64	RM	V/V	SSE4_1	Zero extend 4 packed 16-bit integers in the low 8 bytes of <i>xmm2/m64</i> to 4 packed 32-bit integers in <i>xmm1</i> .
66 Of 38 34 /r PMOVZXWQ xmm1, xmm2/m32	RM	V/V	SSE4_1	Zero extend 2 packed 16-bit integers in the low 4 bytes of <i>xmm2/m32</i> to 2 packed 64-bit integers in <i>xmm1</i> .
66 Of 38 35 /r PMOVZXDQ xmm1, xmm2/m64	RM	V/V	SSE4_1	Zero extend 2 packed 32-bit integers in the low 8 bytes of <i>xmm2/m64</i> to 2 packed 64-bit integers in <i>xmm1</i> .
VEX.128.66.0F38.WIG 30 /r VPMOVZXBW xmm1, xmm2/m64	RM	V/V	AVX	Zero extend 8 packed 8-bit integers in the low 8 bytes of xmm2/m64 to 8 packed 16-bit integers in xmm1.
VEX.128.66.0F38.WIG 31 /r VPMOVZXBD xmm1, xmm2/m32	RM	V/V	AVX	Zero extend 4 packed 8-bit integers in the low 4 bytes of xmm2/m32 to 4 packed 32-bit integers in xmm1.
VEX.128.66.0F38.WIG 32 /r VPMOVZXBQ xmm1, xmm2/m16	RM	V/V	AVX	Zero extend 2 packed 8-bit integers in the low 2 bytes of xmm2/m16 to 2 packed 64-bit integers in xmm1.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.128.66.0F38.WIG 33 /r VPMOVZXWD xmm1, xmm2/m64	RM	V/V	AVX	Zero extend 4 packed 16-bit integers in the low 8 bytes of xmm2/m64 to 4 packed 32-bit integers in xmm1.
VEX.128.66.0F38.WIG 34 /r VPMOVZXWQ xmm1, xmm2/m32	RM	V/V	AVX	Zero extend 2 packed 16-bit integers in the low 4 bytes of xmm2/m32 to 2 packed 64-bit integers in xmm1.
VEX.128.66.0F38.WIG 35 /r VPMOVZXDQ xmm1, xmm2/m64	RM	V/V	AVX	Zero extend 2 packed 32-bit integers in the low 8 bytes of xmm2/m64 to 2 packed 64-bit integers in xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

### **Description**

Zero-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

## Operation

#### **PMOVZXBW**

DEST[15:0]  $\leftarrow$  ZeroExtend(SRC[7:0]);

 $DEST[31:16] \leftarrow ZeroExtend(SRC[15:8]);$ 

 $\mathsf{DEST}[47:32] \leftarrow \mathsf{ZeroExtend}(\mathsf{SRC}[23:16]);$ 

 $\mathsf{DEST}[63:48] \leftarrow \mathsf{ZeroExtend}(\mathsf{SRC}[31:24]);$ 

 $\mathsf{DEST}[79:64] \leftarrow \mathsf{ZeroExtend}(\mathsf{SRC}[39:32]);$ 

 $\mathsf{DEST}[95:80] \leftarrow \mathsf{ZeroExtend}(\mathsf{SRC}[47:40]);$ 

 $\mathsf{DEST}[111:96] \leftarrow \mathsf{ZeroExtend}(\mathsf{SRC}[55:48]);$ 

 $\mathsf{DEST}[127:112] \leftarrow \mathsf{ZeroExtend}(\mathsf{SRC}[63:56]);$ 

#### **PMOVZXBD**

DEST[31:0]  $\leftarrow$  ZeroExtend(SRC[7:0]); DEST[63:32]  $\leftarrow$  ZeroExtend(SRC[15:8]); DEST[95:64]  $\leftarrow$  ZeroExtend(SRC[23:16]); DEST[127:96]  $\leftarrow$  ZeroExtend(SRC[31:24]);

#### **PMOVZXOB**

DEST[63:0]  $\leftarrow$  ZeroExtend(SRC[7:0]); DEST[127:64]  $\leftarrow$  ZeroExtend(SRC[15:8]);

#### **PMOVZXWD**

DEST[31:0]  $\leftarrow$  ZeroExtend(SRC[15:0]); DEST[63:32]  $\leftarrow$  ZeroExtend(SRC[31:16]); DEST[95:64]  $\leftarrow$  ZeroExtend(SRC[47:32]); DEST[127:96]  $\leftarrow$  ZeroExtend(SRC[63:48]);

#### **PMOVZXWQ**

DEST[63:0]  $\leftarrow$  ZeroExtend(SRC[15:0]); DEST[127:64]  $\leftarrow$  ZeroExtend(SRC[31:16]);

#### **PMOVZXDQ**

DEST[63:0]  $\leftarrow$  ZeroExtend(SRC[31:0]); DEST[127:64]  $\leftarrow$  ZeroExtend(SRC[63:32]);

#### **VPMOVZXBW**

Packed\_Zero\_Extend\_BYTE\_to\_WORD()
DEST[VLMAX-1:128] ← 0

#### **VPMOVZXBD**

Packed\_Zero\_Extend\_BYTE\_to\_DWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVZXBO**

Packed\_Zero\_Extend\_BYTE\_to\_QWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVZXWD**

Packed\_Zero\_Extend\_WORD\_to\_DWORD()
DEST[VLMAX-1:128] ← 0

#### **VPMOVZXWO**

Packed\_Zero\_Extend\_WORD\_to\_QWORD() DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPMOVZXDQ**

Packed\_Zero\_Extend\_DWORD\_to\_QWORD()
DEST[VLMAX-1:128] ← 0

## **Flags Affected**

None

### Intel C/C++ Compiler Intrinsic Equivalent

```
      PMOVZXBW:
      _m128i _mm_ cvtepu8_epi16 ( __m128i a);

      PMOVZXBD:
      _m128i _mm_ cvtepu8_epi32 ( __m128i a);

      PMOVZXBQ:
      _m128i _mm_ cvtepu8_epi64 ( __m128i a);

      PMOVZXWD:
      _m128i _mm_ cvtepu16_epi32 ( __m128i a);

      PMOVZXWQ:
      _m128i _mm_ cvtepu16_epi64 ( __m128i a);

      PMOVZXDQ:
      _m128i _mm_ cvtepu32_epi64 ( __m128i a);
```

### **Flags Affected**

None.

### SIMD Floating-Point Exceptions

None.

## **Other Exceptions**

```
See Exceptions Type 5; additionally \#UD If VEX.L = 1.
```

If VEX.vvvv != 1111B.

# PMULDQ — Multiply Packed Signed Dword Integers

			_	
Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 28 /r PMULDQ xmm1, xmm2/m128	RM	V/V	SSE4_1	Multiply the packed signed dword integers in <i>xmm1</i> and <i>xmm2/m128</i> and store the quadword product in <i>xmm1</i> .
VEX.NDS.128.66.0F38.WIG 28 /r VPMULDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in xmm3/m128, and store the quadword results in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Performs two signed multiplications from two pairs of signed dword integers and stores two 64-bit products in the destination operand (first operand). The 64-bit product from the first/third dword element in the destination operand and the first/third dword element of the source operand (second operand) is stored to the low/high gword element of the destination.

If the source is a memory operand then all 128 bits will be fetched from memory but the second and fourth dwords will not be used in the computation.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

## Operation

## PMULDQ (128-bit Legacy SSE version)

DEST[63:0] ← DEST[31:0] \* SRC[31:0] DEST[127:64] ← DEST[95:64] \* SRC[95:64] DEST[VLMAX-1:128] (Unmodified)

### VPMULDQ (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[31:0] \* SRC2[31:0] DEST[127:64]  $\leftarrow$  SRC1[95:64] \* SRC2[95:64] DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

PMULDQ: \_\_m128i \_mm\_mul\_epi32( \_\_m128i a, \_\_m128i b);

### **Flags Affected**

None.

## **SIMD Floating-Point Exceptions**

None.

### **Other Exceptions**

See Exceptions Type 5; additionally #UD If VEX.L = 1.

If VEX.vvvv != 1111B.

# PMULHRSW — Packed Multiply High with Round and Scale

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 OB /r <sup>1</sup> PMULHRSW mm1, mm2/m64	RM	V/V	SSSE3	Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1.
66 OF 38 OB /r PMULHRSW xmm1, xmm2/m128	RM	V/V	SSSE3	Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1.
VEX.NDS.128.66.0F38.WIG 0B /r VPMULHRSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to xmm1.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

PMULHRSW multiplies vertically each signed 16-bit integer from the destination operand (first operand) with the corresponding signed 16-bit integer of the source operand (second operand), producing intermediate, signed 32-bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand. Both operands can be MMX register or XMM registers.

When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### Operation

```
PMULHRSW (with 64-bit operands)
```

```
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >> 14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRc[63:48]) >> 14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:16] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
```

### PMULHRSW (with 128-bit operand)

```
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >> 14) + 1;
temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >> 14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1;
temp4[31:0] = INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1;
temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1;
temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1;
temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112) >>14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:16] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
DEST[79:64] = temp4[16:1];
DEST[95:80] = temp5[16:1];
DEST[111:96] = temp6[16:1];
DEST[127:112] = temp7[16:1];
```

### VPMULHRSW (VEX.128 encoded version)

```
\begin{split} & temp0[31:0] \leftarrow INT32 \ ((SRC1[15:0] * SRC2[15:0]) >> 14) + 1 \\ & temp1[31:0] \leftarrow INT32 \ ((SRC1[31:16] * SRC2[31:16]) >> 14) + 1 \\ & temp2[31:0] \leftarrow INT32 \ ((SRC1[47:32] * SRC2[47:32]) >> 14) + 1 \\ & temp3[31:0] \leftarrow INT32 \ ((SRC1[63:48] * SRC2[63:48]) >> 14) + 1 \\ & temp4[31:0] \leftarrow INT32 \ ((SRC1[79:64] * SRC2[79:64]) >> 14) + 1 \\ & temp5[31:0] \leftarrow INT32 \ ((SRC1[95:80] * SRC2[95:80]) >> 14) + 1 \\ & temp6[31:0] \leftarrow INT32 \ ((SRC1[111:96] * SRC2[111:96]) >> 14) + 1 \\ \end{split}
```

```
\begin{split} & temp7[31:0] \leftarrow INT32 \, ((SRC1[127:112] * SRC2[127:112) >>14) + 1 \\ & DEST[15:0] \leftarrow temp0[16:1] \\ & DEST[31:16] \leftarrow temp1[16:1] \\ & DEST[47:32] \leftarrow temp2[16:1] \\ & DEST[63:48] \leftarrow temp3[16:1] \\ & DEST[79:64] \leftarrow temp4[16:1] \\ & DEST[95:80] \leftarrow temp5[16:1] \\ & DEST[111:96] \leftarrow temp6[16:1] \\ & DEST[127:112] \leftarrow temp7[16:1] \\ & DEST[VLMAX-1:128] \leftarrow 0 \end{split}
```

## Intel C/C++ Compiler Intrinsic Equivalents

PMULHRSW: \_\_m64 \_mm\_mulhrs\_pi16 (\_\_m64 a, \_\_m64 b)

PMULHRSW: \_\_m128i \_mm\_mulhrs\_epi16 (\_\_m128i a, \_\_m128i b)

### SIMD Floating-Point Exceptions

None.

## **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMULHUW—Multiply Packed Unsigned Integers and Store High Result

	_			
Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF E4 /r <sup>1</sup> PMULHUW mm1, mm2/m6	RM 4	V/V	SSE	Multiply the packed unsigned word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.
66 OF E4 /r PMULHUW xmm1, xmm2/r	RM n128	V/V	SSE2	Multiply the packed unsigned word integers in xmm1 and xmm2/m128, and store the high 16 bits of the results in xmm1.
VEX.NDS.128.66.0F.WIG E-VPMULHUW xmm1, xmm2, xmm3/m128		V/V	AVX	Multiply the packed unsigned word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-7 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.




Figure 4-7. PMULHUW and PMULHW Instruction Operation Using 64-bit Operands

### Operation

```
PMULHUW (with 64-bit operands)
```

```
 \begin{array}{lll} \text{TEMPO[31:0]} \leftarrow & \text{DEST[15:0]} * \text{SRC[15:0]}; (* \text{ Unsigned multiplication *}) \\ \text{TEMP1[31:0]} \leftarrow & \text{DEST[31:16]} * \text{SRC[31:16]}; \\ \text{TEMP2[31:0]} \leftarrow & \text{DEST[47:32]} * \text{SRC[47:32]}; \\ \text{TEMP3[31:0]} \leftarrow & \text{DEST[63:48]} * \text{SRC[63:48]}; \\ \text{DEST[15:0]} \leftarrow & \text{TEMP0[31:16]}; \\ \text{DEST[31:16]} \leftarrow & \text{TEMP1[31:16]}; \\ \text{DEST[47:32]} \leftarrow & \text{TEMP2[31:16]}; \\ \text{DEST[63:48]} \leftarrow & \text{TEMP3[31:16]}; \\ \end{array}
```

### PMULHUW (with 128-bit operands)

```
TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
                 DEST[31:16] * SRC[31:16];
TEMP1[31:0] ←
TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
TEMP3[31:0] ←
                 DEST[63:48] * SRC[63:48];
TEMP4[31:0] \leftarrow DEST[79:64] * SRC[79:64];
                 DEST[95:80] * SRC[95:80];
TEMP5[31:0] ←
TEMP6[31:0] ←
                 DEST[111:96] * SRC[111:96];
TEMP7[31:0] ←
                 DEST[127:112] * SRC[127:112];
DEST[15:01 ←
                 TEMP0[31:16];
DEST[31:16] \leftarrow TEMP1[31:16];
DEST[47:32] \leftarrow TEMP2[31:16];
DEST[63:48] \leftarrow TEMP3[31:16];
DEST[79:64] \leftarrow TEMP4[31:16];
```

```
DEST[95:80] \leftarrow TEMP5[31:16];
DEST[111:96] \leftarrow TEMP6[31:16];
DEST[127:112] \leftarrow TEMP7[31:16];
```

#### VPMULHUW (VEX.128 encoded version)

 $TEMPO[31:0] \leftarrow SRC1[15:0] * SRC2[15:0]$  $TEMP1[31:0] \leftarrow SRC1[31:16] * SRC2[31:16]$  $TEMP2[31:0] \leftarrow SRC1[47:32] * SRC2[47:32]$ TEMP3[31:0]  $\leftarrow$  SRC1[63:48] \* SRC2[63:48]  $TEMP4[31:0] \leftarrow SRC1[79:64] * SRC2[79:64]$  $TEMP5[31:0] \leftarrow SRC1[95:80] * SRC2[95:80]$  $TEMP6[31:0] \leftarrow SRC1[111:96] * SRC2[111:96]$  $TEMP7[31:0] \leftarrow SRC1[127:112] * SRC2[127:112]$ DEST[15:0]  $\leftarrow$  TEMP0[31:16]

DEST[31:16]  $\leftarrow$  TEMP1[31:16]

DEST[47:32]  $\leftarrow$  TEMP2[31:16]

DEST[63:48] ← TEMP3[31:16]

DEST[79:64]  $\leftarrow$  TEMP4[31:16]

DEST[95:80] ← TEMP5[31:16]

DEST[111:96]  $\leftarrow$  TEMP6[31:16]

DEST[127:112]  $\leftarrow$  TEMP7[31:16]

DEST[VLMAX-1:128]  $\leftarrow$  0

### Intel C/C++ Compiler Intrinsic Equivalent

\_\_m64 \_mm\_mulhi\_pu16(\_\_m64 a, \_\_m64 b) PMULHUW:

PMULHUW: \_\_m128i \_mm\_mulhi\_epu16 ( \_\_m128i a, \_\_m128i b)

# Flags Affected

None.

### **Numeric Exceptions**

None.

### Other Exceptions

See Exceptions Type 4; additionally If VFX.I = 1. #UD

### PMULHW—Multiply Packed Signed Integers and Store High Result

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF E5 /r <sup>1</sup> PMULHW <i>mm, mm/m64</i>	RM	V/V	MMX	Multiply the packed signed word integers in mm1 register and mm2/m64, and store the high 16 bits of the results in mm1.
66 OF E5 /r PMULHW xmm1, xmm2/m128	RM	V/V	SSE2	Multiply the packed signed word integers in <i>xmm1</i> and <i>xmm2/m128</i> , and store the high 16 bits of the results in <i>xmm1</i> .
VEX.NDS.128.66.0F.WIG E5 /r VPMULHW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply the packed signed word integers in xmm2 and xmm3/m128, and store the high 16 bits of the results in xmm1.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-7 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

n 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### Operation

```
PMULHW (with 64-bit operands)
   TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
   TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
   TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
   TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
   DEST[15:0] ←
                      TEMP0[31:16];
   DEST[31:16] \leftarrow TEMP1[31:16];
   DEST[47:32] \leftarrow TEMP2[31:16];
   DEST[63:48] ←
                     TEMP3[31:16];
PMULHW (with 128-bit operands)
   TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
   TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
   TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
   TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
   TEMP4[31:0] \leftarrow DEST[79:64] * SRC[79:64];
   TEMP5[31:0] \leftarrow DEST[95:80] * SRC[95:80];
   TEMP6[31:0] \leftarrow DEST[111:96] * SRC[111:96];
   TEMP7[31:0] \leftarrow DEST[127:112] * SRC[127:112];
                      TEMP0[31:16];
   DEST[15:0] ←
   DEST[31:16] ←
                     TEMP1[31:16];
   DEST[47:32] ←
                     TEMP2[31:16];
   DEST[63:48] ←
                     TEMP3[31:16];
   DEST[79:64] \leftarrow TEMP4[31:16];
   DEST[95:80] \leftarrow TEMP5[31:16];
   DEST[111:96] \leftarrow TEMP6[31:16];
   DEST[127:112] \leftarrow TEMP7[31:16];
VPMULHW (VEX.128 encoded version)
TEMP0[31:0] \leftarrow SRC1[15:0] * SRC2[15:0] (*Signed Multiplication*)
TEMP1[31:0] \leftarrow SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] \leftarrow SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] \leftarrow SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] \leftarrow SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] \leftarrow SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] \leftarrow SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] \leftarrow SRC1[127:112] * SRC2[127:112]
```

#### INSTRUCTION SET REFERENCE, M-Z

DEST[15:0]  $\leftarrow$  TEMP0[31:16] DEST[31:16]  $\leftarrow$  TEMP1[31:16] DEST[47:32]  $\leftarrow$  TEMP2[31:16] DEST[63:48]  $\leftarrow$  TEMP3[31:16] DEST[79:64]  $\leftarrow$  TEMP4[31:16] DEST[95:80]  $\leftarrow$  TEMP5[31:16] DEST[111:96]  $\leftarrow$  TEMP6[31:16] DEST[127:112]  $\leftarrow$  TEMP7[31:16] DEST[VLMAX-1:128]  $\leftarrow$  0

### Intel C/C++ Compiler Intrinsic Equivalent

PMULHW: \_\_m64 \_mm\_mulhi\_pi16 (\_\_m64 m1, \_\_m64 m2)
PMULHW: \_\_m128i \_mm\_mulhi\_epi16 ( \_\_m128i a, \_\_m128i b)

#### Flags Affected

None.

### **SIMD Floating-Point Exceptions**

None.

### **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMULLD — Multiply Packed Signed Dword Integers and Store Low Result

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 40 /r PMULLD xmm1, xmm2/m128	RM	V/V	SSE4_1	Multiply the packed dword signed integers in xmm1 and xmm2/m128 and store the low 32 bits of each product in xmm1.
VEX.NDS.128.66.0F38.WIG 40 /r VPMULLD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Performs four signed multiplications from four pairs of signed dword integers and stores the lower 32 bits of the four 64-bit products in the destination operand (first operand). Each dword element in the destination operand is multiplied with the corresponding dword element of the source operand (second operand) to obtain a 64-bit intermediate product.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### Operation

Temp0[63:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0]; Temp1[63:0]  $\leftarrow$  DEST[63:32] \* SRC[63:32]; Temp2[63:0]  $\leftarrow$  DEST[95:64] \* SRC[95:64]; Temp3[63:0]  $\leftarrow$  DEST[127:96] \* SRC[127:96]; DEST[31:0]  $\leftarrow$  Temp0[31:0]; DEST[63:32]  $\leftarrow$  Temp1[31:0]; DEST[95:64]  $\leftarrow$  Temp2[31:0];

#### DEST[127:96] $\leftarrow$ Temp3[31:0];

### VPMULLD (VEX.128 encoded version)

Temp0[63:0]  $\leftarrow$  SRC1[31:0] \* SRC2[31:0]

Temp1[63:0] ← SRC1[63:32] \* SRC2[63:32]

Temp2[63:0]  $\leftarrow$  SRC1[95:64] \* SRC2[95:64]

Temp3[63:0]  $\leftarrow$  SRC1[127:96] \* SRC2[127:96]

DEST[31:0]  $\leftarrow$  Temp0[31:0]

DEST[63:32]  $\leftarrow$  Temp1[31:0]

DEST[95:64]  $\leftarrow$  Temp2[31:0]

DEST[127:96]  $\leftarrow$  Temp3[31:0]

DEST[VLMAX-1:128]  $\leftarrow$  0

### Intel C/C++ Compiler Intrinsic Equivalent

PMULLUD: \_\_m128i \_mm\_mullo\_epi32(\_\_m128i a, \_\_m128i b);

### **Flags Affected**

None.

### SIMD Floating-Point Exceptions

None.

### Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PMULLW—Multiply Packed Signed Integers and Store Low Result

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF D5 /r <sup>1</sup> PMULLW <i>mm, mm/m64</i>	RM	V/V	MMX	Multiply the packed signed word integers in mm1 register and mm2/m64, and store the low 16 bits of the results in mm1.
66 OF D5 /r PMULLW xmm1, xmm2/m128	RM	V/V	SSE2	Multiply the packed signed word integers in <i>xmm1</i> and <i>xmm2/m128</i> , and store the low 16 bits of the results in <i>xmm1</i> .
VEX.NDS.128.66.0F.WIG D5 /r VPMULLW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply the packed dword signed integers in xmm2 and xmm3/m128 and store the low 32 bits of each product in xmm1.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the low 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-7 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.




Figure 4-8. PMULLU Instruction Operation Using 64-bit Operands

#### Operation

```
PMULLW (with 64-bit operands)
```

```
 \begin{array}{lll} \text{TEMPO[31:0]} \leftarrow & \text{DEST[15:0]} * \text{SRC[15:0]}; (* \text{ Signed multiplication *}) \\ \text{TEMP1[31:0]} \leftarrow & \text{DEST[31:16]} * \text{SRC[31:16]}; \\ \text{TEMP2[31:0]} \leftarrow & \text{DEST[47:32]} * \text{SRC[47:32]}; \\ \text{TEMP3[31:0]} \leftarrow & \text{DEST[63:48]} * \text{SRC[63:48]}; \\ \text{DEST[15:0]} \leftarrow & \text{TEMPO[15:0]}; \\ \end{array}
```

DEST[31:16]  $\leftarrow$  TEMP1[15:0]; DEST[47:32]  $\leftarrow$  TEMP2[15:0]; DEST[63:48]  $\leftarrow$  TEMP3[15:0];

### PMULLW (with 128-bit operands)

```
TEMP0[31:0] ←
                DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] ←
                DEST[31:16] * SRC[31:16];
TEMP2[31:0] ←
                DEST[47:32] * SRC[47:32];
TEMP3[31:0] ←
                DEST[63:48] * SRC[63:48];
TEMP4[31:0] ←
                DEST[79:64] * SRC[79:64];
TEMP5[31:0] ←
                DEST[95:80] * SRC[95:80];
TEMP6[31:0] ←
                DEST[111:96] * SRC[111:96];
TEMP7[31:0] ←
                DEST[127:112] * SRC[127:112];
DEST[15:0] ←
                TEMP0[15:0];
DEST[31:16] ←
                TEMP1[15:0];
```

 $\begin{array}{lll} {\sf DEST[15:0]} \leftarrow & {\sf TEMP0[15:0]}; \\ {\sf DEST[31:16]} \leftarrow & {\sf TEMP1[15:0]}; \\ {\sf DEST[47:32]} \leftarrow & {\sf TEMP2[15:0]}; \\ {\sf DEST[63:48]} \leftarrow & {\sf TEMP3[15:0]}; \\ {\sf DEST[79:64]} \leftarrow & {\sf TEMP4[15:0]}; \\ \end{array}$ 

```
DEST[95:80] \leftarrow TEMP5[15:0];
DEST[111:96] \leftarrow TEMP6[15:0];
DEST[127:112] \leftarrow TEMP7[15:0];
```

#### VPMULLW (VEX.128 encoded version)

```
Temp0[31:0] \leftarrow SRC1[15:0] * SRC2[15:0]
Temp1[31:0] \leftarrow SRC1[31:16] * SRC2[31:16]
Temp2[31:0] \leftarrow SRC1[47:32] * SRC2[47:32]
Temp3[31:0] \leftarrow SRC1[63:48] * SRC2[63:48]
Temp4[31:0] \leftarrow SRC1[79:64] * SRC2[79:64]
Temp5[31:0] \leftarrow SRC1[95:80] * SRC2[95:80]
Temp6[31:0] \leftarrow SRC1[111:96] * SRC2[111:96]
Temp7[31:0] \leftarrow SRC1[127:112] * SRC2[127:112]
DEST[15:0] \leftarrow Temp0[15:0]
DEST[31:16] \leftarrow Temp1[15:0]
DEST[47:32] \leftarrow Temp2[15:0]
DEST[63:48] \leftarrow Temp3[15:0]
DEST[79:64] \leftarrow Temp4[15:0]
DEST[95:80] \leftarrow Temp5[15:0]
DEST[111:96] \leftarrow Temp6[15:0]
DEST[127:112] \leftarrow Temp7[15:0]
```

### Intel C/C++ Compiler Intrinsic Equivalent

\_\_m64 \_mm\_mullo\_pi16(\_\_m64 m1, \_\_m64 m2) PMULLW: PMULLW: \_\_m128i \_mm\_mullo\_epi16 ( \_\_m128i a, \_\_m128i b)

### Flags Affected

DEST[VLMAX-1:128]  $\leftarrow$  0

None.

### SIMD Floating-Point Exceptions

None.

### Other Exceptions

See Exceptions Type 4; additionally If VFX.I = 1. #UD

# PMULUDQ—Multiply Packed Unsigned Doubleword Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF F4 /r <sup>1</sup> PMULUDQ mm1, mm2/m64	RM	V/V	SSE2	Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1.
66 OF F4 /r PMULUDQ xmm1, xmm2/m128	RM	V/V	SSE2	Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in xmm2/m128, and store the quadword results in xmm1.
VEX.NDS.128.66.0F.WIG F4 /r VPMULUDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in xmm3/m128, and store the quadword results in xmm1.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in the destination operand. The source operand can be an unsigned doubleword integer stored in the low doubleword of an MMX technology register or a 64-bit memory location, or it can be two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The destination operand can be an unsigned doubleword integer stored in the low doubleword an MMX technology register or two packed doubleword integers stored in the first and third doublewords of an XMM register. The

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

result is an unsigned quadword integer stored in the destination an MMX technology register or two packed unsigned quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the computation; for 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

#### Operation

#### PMULUDQ (with 64-Bit operands)

 $\mathsf{DEST}[63:0] \leftarrow \mathsf{DEST}[31:0] * \mathsf{SRC}[31:0];$ 

#### PMULUDQ (with 128-Bit operands)

DEST[63:0]  $\leftarrow$  DEST[31:0] \* SRC[31:0]; DEST[127:64]  $\leftarrow$  DEST[95:64] \* SRC[95:64];

#### VPMULUDQ (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[31:0] \* SRC2[31:0] DEST[127:64]  $\leftarrow$  SRC1[95:64] \* SRC2[95:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### Intel C/C++ Compiler Intrinsic Equivalent

PMULUDQ: \_\_m64 \_mm\_mul\_su32 (\_\_m64 a, \_\_m64 b)

PMULUDQ: \_\_m128i \_mm\_mul\_epu32 ( \_\_m128i a, \_\_m128i b)

#### Flags Affected

None.

#### SIMD Floating-Point Exceptions

None.

#### Other Exceptions

See Exceptions Type 4; additionally

#UD If VEX.L = 1.

# POP—Pop a Value from the Stack

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
8F /0	POP r/m16	М	Valid	Valid	Pop top of stack into <i>m16</i> ; increment stack pointer.
8F /0	POP r/m32	М	N.E.	Valid	Pop top of stack into <i>m32</i> ; increment stack pointer.
8F /0	POP r/m64	М	Valid	N.E.	Pop top of stack into <i>m64</i> ; increment stack pointer. Cannot encode 32-bit operand size.
58+ rw	POP <i>r</i> 16	0	Valid	Valid	Pop top of stack into <i>r16</i> ; increment stack pointer.
58+ rd	POP <i>r32</i>	0	N.E.	Valid	Pop top of stack into <i>r32</i> ; increment stack pointer.
58+ rd	POP <i>r64</i>	0	Valid	N.E.	Pop top of stack into <i>r64</i> ; increment stack pointer. Cannot encode 32-bit operand size.
1F	POP DS	NP	Invalid	Valid	Pop top of stack into DS; increment stack pointer.
07	POP ES	NP	Invalid	Valid	Pop top of stack into ES; increment stack pointer.
17	POP SS	NP	Invalid	Valid	Pop top of stack into SS; increment stack pointer.
OF A1	POP FS	NP	Valid	Valid	Pop top of stack into FS; increment stack pointer by 16 bits.
0F A1	POP FS	NP	N.E.	Valid	Pop top of stack into FS; increment stack pointer by 32 bits.
0F A1	POP FS	NP	Valid	N.E.	Pop top of stack into FS; increment stack pointer by 64 bits.
0F A9	POP GS	NP	Valid	Valid	Pop top of stack into GS; increment stack pointer by 16 bits.
OF A9	POP GS	NP	N.E.	Valid	Pop top of stack into GS; increment stack pointer by 32 bits.

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F A9	POP GS	NP	Valid	N.E.	Pop top of stack into GS; increment stack pointer by 64 bits.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA
0	opcode + rd (w)	NA	NA	NA
NP	NA	NA	NA	NA

### **Description**

Loads the value from the top of the stack to the location specified with the destination operand (or explicit opcode) and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.

Address and operand sizes are determined and used as follows:

- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).
  - The address size is used only when writing to a destination operand in memory.
- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes (66H or REX.W).
  - The operand size (16, 32, or 64 bits) determines the amount by which the stack pointer is incremented (2, 4 or 8).
- Stack-address size. Outside of 64-bit mode, the B flag in the current stacksegment descriptor determines the size of the stack pointer (16 or 32 bits); in 64-bit mode, the size of the stack pointer is always 64 bits.
  - The stack-address size determines the width of the stack pointer when reading from the stack in memory and when incrementing the stack pointer. (As stated above, the amount by which the stack pointer is incremented is determined by the operand size.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Operation" section below).

A NULL value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (#GP). In this situation, no memory reference occurs and the saved value of the segment register is NULL.

The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to 0H as a result of the POP instruction, the resulting location of the memory write is processor-family-specific.

The POP ESP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP SS instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP SS and MOV ESP, EBP instructions without the danger of having an invalid stack during an interrupt $^1$ . However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). When in 64-bit mode, POPs using 32-bit operands are not encodable and POPs to DS, ES, SS are not valid. See the summary chart at the beginning of this section for encoding data and limits.

### Operation

```
IF StackAddrSize = 32

THEN

IF OperandSize = 32

THEN

DEST \leftarrow SS:ESP; (* Copy a doubleword *)

ESP \leftarrow ESP + 4;

ELSE (* OperandSize = 16*)

DEST \leftarrow SS:ESP; (* Copy a word *)
```

 If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a POP SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that POP the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.

In the following sequence, interrupts may be recognized before POP ESP executes:

POP SS

POP SS

POP ESP

```
ESP \leftarrow ESP + 2;
     FI:
ELSE IF StackAddrSize = 64
     THEN
          IF OperandSize = 64
               THEN
                    DEST ← SS:RSP; (* Copy quadword *)
                    RSP \leftarrow RSP + 8:
               ELSE (* OperandSize = 16*)
                    DEST \leftarrow SS:RSP; (* Copy a word *)
                    RSP \leftarrow RSP + 2;
          FI:
     FI:
ELSE StackAddrSize = 16
     THEN
          IF OperandSize = 16
               THEN
                    DEST \leftarrow SS:SP; (* Copy a word *)
                    SP \leftarrow SP + 2;
               ELSE (* OperandSize = 32 *)
                    DEST ← SS:SP; (* Copy a doubleword *)
                    SP \leftarrow SP + 4;
          FI:
```

Loading a segment register while in protected mode results in special actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

```
64-BIT_MODE

IF FS, or GS is loaded with non-NULL selector;
THEN

IF segment selector index is outside descriptor table limits
OR segment is not a data or readable code segment
OR ((segment is a data or nonconforming code segment)
AND (both RPL and CPL > DPL))
THEN #GP(selector);
IF segment not marked present
THEN #NP(selector);

ELSE
SegmentRegister ← segment selector;
SegmentRegister ← segment descriptor;
FI;
```

FI;

```
FI;
IF FS, or GS is loaded with a NULL selector;
        THEN
             SegmentRegister ← segment selector;
             SegmentRegister ← segment descriptor;
FI;
PREOTECTED MODE OR COMPATIBILITY MODE:
IF SS is loaded;
   THEN
        IF segment selector is NULL
             THEN #GP(0);
        FI:
        IF segment selector index is outside descriptor table limits
             or segment selector's RPL ≠ CPL
             or segment is not a writable data segment
            or DPL ≠ CPL
                 THEN #GP(selector);
        FI:
        IF segment not marked present
             THEN #SS(selector);
             ELSE
                 SS \leftarrow segment selector;
                 SS \leftarrow segment descriptor;
        FI:
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector;
   THEN
        IF segment selector index is outside descriptor table limits
             or segment is not a data or readable code segment
             or ((segment is a data or nonconforming code segment)
             and (both RPL and CPL > DPL))
                 THEN #GP(selector);
        FI;
        IF segment not marked present
             THEN #NP(selector);
             ELSE
                 SegmentRegister ← segment selector;
                 SegmentRegister ← segment descriptor;
        FI;
```

FI:

IF DS, ES, FS, or GS is loaded with a NULL selector

THEN

 $SegmentRegister \leftarrow segment\ selector;$ 

SegmentRegister ← segment descriptor;

FI;

### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If attempt is made to load SS register with NULL segment

selector.

If the destination operand is in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#GP(selector) If segment selector index is outside descriptor table limits.

If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.

If the SS register is being loaded and the segment pointed to is a

non-writable data segment.

If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment. If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment,

but both the RPL and the CPL are greater than the DPL.

#SS(0) If the current top of stack is not within the stack segment.

If a memory operand effective address is outside the SS

segment limit.

#SS(selector) If the SS register is being loaded and the segment pointed to is

marked not present.

#NP If the DS, ES, FS, or GS register is being loaded and the

segment pointed to is marked not present.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while the current

privilege level is 3 and alignment checking is enabled.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment

checking is enabled.

**#UD** If the LOCK prefix is used.

### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

### **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

#SS(U) If the stack address is in a non-canonical form.

#GP(selector) If the descriptor is outside the descriptor table limit.

If the FS or GS register is being loaded and the segment pointed

to is not a data or readable code segment.

If the FS or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL  $\,$ 

and the CPL are greater than the DPL.

#AC(0) If an unaligned memory reference is made while alignment

checking is enabled.

#PF(fault-code) If a page fault occurs.

#NP If the FS or GS register is being loaded and the segment pointed

to is marked not present.

**#UD** If the LOCK prefix is used.

### POPA/POPAD—Pop All General-Purpose Registers

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
61	POPA	NP	Invalid	Valid	Pop DI, SI, BP, BX, DX, CX, and AX.
61	POPAD	NP	Invalid	Valid	Pop EDI, ESI, EBP, EBX, EDX, ECX, and EAX.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Pops doublewords (POPAD) or words (POPA) from the stack into the general-purpose registers. The registers are loaded in the following order: EDI, ESI, EBP, EBX, EDX, ECX, and EAX (if the operand-size attribute is 32) and DI, SI, BP, BX, DX, CX, and AX (if the operand-size attribute is 16). (These instructions reverse the operation of the PUSHA/PUSHAD instructions.) The value on the stack for the ESP or SP register is ignored. Instead, the ESP or SP register is incremented after each register is loaded.

The POPA (pop all) and POPAD (pop all double) mnemonics reference the same opcode. The POPA instruction is intended for use when the operand-size attribute is 16 and the POPAD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when POPA is used and to 32 when POPAD is used (using the operand-size override prefix [66H] if necessary). Others may treat these mnemonics as synonyms (POPA/POPAD) and use the current setting of the operand-size attribute to determine the size of values to be popped from the stack, regardless of the mnemonic used. (The D flag in the current code segment's segment descriptor determines the operand-size attribute.)

This instruction executes as described in non-64-bit modes. It is not valid in 64-bit mode.

### Operation

```
Increment ESP by 4; (* Skip next 4 bytes of stack *)
           EBX \leftarrow Pop();
           EDX \leftarrow Pop();
           ECX \leftarrow Pop();
           EAX \leftarrow Pop();
    ELSE (* OperandSize = 16, instruction = POPA *)
          DI \leftarrow Pop();
           SI \leftarrow Pop();
           BP \leftarrow Pop();
           Increment ESP by 2; (* Skip next 2 bytes of stack *)
           BX \leftarrow Pop();
           DX \leftarrow Pop();
          CX \leftarrow Pop();
          AX \leftarrow Pop();
    FI;
FI:
```

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#SS(0) If the starting or ending stack address is not within the stack

segment.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while the current

privilege level is 3 and alignment checking is enabled.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#SS If the starting or ending stack address is not within the stack

segment.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#SS(0) If the starting or ending stack address is not within the stack

segment.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment

checking is enabled.

**#UD** If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

# **64-Bit Mode Exceptions**

#UD If in 64-bit mode.

#### POPCNT — Return the Count of Number of Bits Set to 1

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F3 OF B8 /r	POPCNT r16, r/m16	RM	Valid	Valid	POPCNT on r/m16
F3 0F B8 /r	POPCNT <i>r32,</i> <i>r/m32</i>	RM	Valid	Valid	POPCNT on r/m32
F3 REX.W OF B8	POPCNT r64, r/m64	RM	Valid	N.E.	POPCNT on r/m64

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

#### Description

This instruction calculates of number of bits set to 1 in the second operand (source) and returns the count in the first operand (a destination register).

### Operation

### **Flags Affected**

OF, SF, ZF, AF, CF, PF are all cleared. ZF is set if SRC = 0, otherwise ZF is cleared

# Intel C/C++ Compiler Intrinsic Equivalent

POPCNT: int \_mm\_popcnt\_u32(unsigned int a);

POPCNT: int64\_t \_mm\_popcnt\_u64(unsigned \_\_int64 a);

# **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS or GS segments.

#### INSTRUCTION SET REFERENCE, M-Z

#SS(0) If a memory operand effective address is outside the SS

segment limit.

**#PF** (fault-code) For a page fault.

#UD If CPUID.01H: ECX.POPCNT [Bit 23] = 0.

If LOCK prefix is used.

Either the prefix REP (F3h) or REPN (F2H) is used.

#### **Real Mode Exceptions**

#GP(0) If any part of the operand lies outside of the effective address

space from 0 to 0FFFFH.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#UD If CPUID.01H:ECX.POPCNT [Bit 23] = 0.

If LOCK prefix is used.

Either the prefix REP (F3h) or REPN (F2H) is used.

#### Virtual 8086 Mode Exceptions

#GP(0) If any part of the operand lies outside of the effective address

space from 0 to 0FFFFH.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF (fault-code) For a page fault.

#UD If CPUID.01H:ECX.POPCNT [Bit 23] = 0.

If LOCK prefix is used.

Either the prefix REP (F3h) or REPN (F2H) is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in Protected Mode.

#### **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#PF (fault-code) For a page fault.

#UD If CPUID.01H:ECX.POPCNT [Bit 23] = 0.

If LOCK prefix is used.

Either the prefix REP (F3h) or REPN (F2H) is used.

# POPF/POPFD/POPFQ—Pop Stack into EFLAGS Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
9D	POPF	NP	Valid	Valid	Pop top of stack into lower 16 bits of EFLAGS.
9D	POPFD	NP	N.E.	Valid	Pop top of stack into EFLAGS.
REX.W + 9D	POPFQ	NP	Valid	N.E.	Pop top of stack and zero- extend into RFLAGS.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Pops a doubleword (POPFD) from the top of the stack (if the current operand-size attribute is 32) and stores the value in the EFLAGS register, or pops a word from the top of the stack (if the operand-size attribute is 16) and stores it in the lower 16 bits of the EFLAGS register (that is, the FLAGS register). These instructions reverse the operation of the PUSHF/PUSHFD instructions.

The POPF (pop flags) and POPFD (pop flags double) mnemonics reference the same opcode. The POPF instruction is intended for use when the operand-size attribute is 16; the POPFD instruction is intended for use when the operand-size attribute is 32. Some assemblers may force the operand size to 16 for POPF and to 32 for POPFD. Others may treat the mnemonics as synonyms (POPF/POPFD) and use the setting of the operand-size attribute to determine the size of values to pop from the stack.

The effect of POPF/POPFD on the EFLAGS register changes, depending on the mode of operation. When the processor is operating in protected mode at privilege level 0 (or in real-address mode, the equivalent to privilege level 0), all non-reserved flags in the EFLAGS register except RF<sup>1</sup>, VIP, VIF, and VM may be modified. VIP, VIF and VM remain unaffected.

When operating in protected mode with a privilege level greater than 0, but less than or equal to IOPL, all flags can be modified except the IOPL field and VIP, VIF, and VM. Here, the IOPL flags are unaffected, the VIP and VIF flags are cleared, and the VM flag is unaffected. The interrupt flag (IF) is altered only when executing at a level at least as privileged as the IOPL. If a POPF/POPFD instruction is executed with insufficient privilege, an exception does not occur but privileged bits do not change.

<sup>1.</sup> RF is always zero after the execution of POPF. This is because POPF, like all instructions, clears RF as it begins to execute.

When operating in virtual-8086 mode, the IOPL must be equal to 3 to use POPF/POPFD instructions; VM, RF, IOPL, VIP, and VIF are unaffected. If the IOPL is less than 3, POPF/POPFD causes a general-protection exception (#GP).

In 64-bit mode, use REX.W to pop the top of stack to RFLAGS. The mnemonic assigned is POPFQ (note that the 32-bit operand is not encodable). POPFQ pops 64 bits from the stack, loads the lower 32 bits into RFLAGS, and zero extends the upper bits of RFLAGS.

See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS registers.

#### Operation

```
IF VM = 0 (* Not in Virtual-8086 Mode *)
   THEN IF CPL = 0
        THEN
             IF OperandSize = 32;
                  THEN
                       EFLAGS \leftarrow Pop(); (* 32-bit pop *)
                       (* All non-reserved flags except RF, VIP, VIF, and VM can be modified;
                       VIP and VIF are cleared; RF, VM, and all reserved bits are unaffected. *)
                  ELSE IF (Operandsize = 64)
                       RFLAGS = Pop(); (* 64-bit pop *)
                       (* All non-reserved flags except RF, VIP, VIF, and VM can be modified; VIP
                       and VIF are cleared; RF, VM, and all reserved bits are unaffected.*)
                  ELSE (* OperandSize = 16 *)
                       EFLAGS[15:0] \leftarrow Pop(); (* 16-bit pop *)
                       (* All non-reserved flags can be modified. *)
             FI:
        ELSE (* CPL > 0 *)
             IF OperandSize = 32
                  THEN
                       IF CPL > IOPL
                            THEN
                                 EFLAGS \leftarrow Pop(); (* 32-bit pop *)
                                 (* All non-reserved bits except IF, IOPL, RF, VIP, and
                                 VIF can be modified; IF, IOPL, RF, VM, and all reserved
                                 bits are unaffected: VIP and VIF are cleared. *)
                            ELSE
                                 EFLAGS \leftarrow Pop(); (* 32-bit pop *)
                                 (* All non-reserved bits except IOPL, RF, VIP, and VIF can be
                                  modified; IOPL, RF, VM, and all reserved bits are
                                  unaffected: VIP and VIF are cleared. *)
                       FI:
```

```
ELSE IF (Operandsize = 64)
                    IF CPL > IOPL
                         THEN
                              RFLAGS \leftarrow Pop(); (* 64-bit pop *)
                              (* All non-reserved bits except IF, IOPL, RF, VIP, and
                              VIF can be modified; IF, IOPL, RF, VM, and all reserved
                              bits are unaffected; VIP and VIF are cleared. *)
                         ELSE
                              RFLAGS \leftarrow Pop(); (* 64-bit pop *)
                              (* All non-reserved bits except IOPL, RF, VIP, and VIF can be
                              modified; IOPL, RF, VM, and all reserved bits are
                              unaffected; VIP and VIF are cleared. *)
                    FI:
               ELSE (* OperandSize = 16 *)
                    EFLAGS[15:0] \leftarrow Pop(); (* 16-bit pop *)
                    (* All non-reserved bits except IOPL can be modified; IOPL and all
                    reserved bits are unaffected. *)
          FI:
     FI:
ELSE (* In Virtual-8086 Mode *)
     IFIOPI = 3
          THEN IF OperandSize = 32
               THEN
                    EFLAGS \leftarrow Pop();
                    (* All non-reserved bits except VM, RF, IOPL, VIP, and VIF can be
                    modified; VM, RF, IOPL, VIP, VIF, and all reserved bits are unaffected. *)
               FL SE
                    EFLAGS[15:0] \leftarrow Pop(); FI;
                    (* All non-reserved bits except IOPL can be modified:
                    IOPL and all reserved bits are unaffected. *)
     ELSE (* IOPL < 3 *)
          #GP(0); (* Trap to virtual-8086 monitor. *)
     FI;
FI;
```

#### Flags Affected

FI:

All flags may be affected; see the Operation section for details.

### **Protected Mode Exceptions**

```
#SS(0) If the top of stack is not within the stack segment.
#PF(fault-code) If a page fault occurs.
```

#### INSTRUCTION SET REFERENCE, M-Z

#AC(0) If an unaligned memory reference is made while the current

privilege level is 3 and alignment checking is enabled.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#SS If the top of stack is not within the stack segment.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If the I/O privilege level is less than 3.

If an attempt is made to execute the POPF/POPFD instruction

with an operand-size override prefix.

#SS(0) If the top of stack is not within the stack segment.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment

checking is enabled.

**#UD** If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same as for protected mode exceptions.

#### 64-Bit Mode Exceptions

#GP(0) If the memory address is in a non-canonical form. #SS(0) If the stack address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **POR—Bitwise Logical OR**

Opcode	Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
0F EB / <i>Γ</i> <sup>1</sup>		RM	V/V	MMX	Bitwise OR of mm/m64 and
POR mm, mm/	POR mm, mm/m64				mm.
66 OF EB /r		RM	V/V	SSE2	Bitwise OR of xmm2/m128
POR xmm1, xi	mm2/m128				and <i>xmm1</i> .
VEX.NDS.128.	66.0F.WIG EB /r	RVM	V/V	AVX	Bitwise OR of xmm2/m128
VPOR xmm1,	mm2, xmm3/m128				and xmm3.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

### **Description**

Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1; otherwise, it is set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### Operation

#### POR (128-bit Legacy SSE version)

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

DEST ← DEST OR SRC
DEST[VLMAX-1:128] (Unmodified)

### VPOR (VEX.128 encoded version)

DEST  $\leftarrow$  SRC1 OR SRC2 DEST[VLMAX-1:128]  $\leftarrow$  0

### Intel C/C++ Compiler Intrinsic Equivalent

POR: \_\_m64 \_mm\_or\_si64(\_\_m64 m1, \_\_m64 m2)

POR: \_\_m128i \_mm\_or\_si128(\_\_m128i m1, \_\_m128i m2)

### Flags Affected

None.

### **SIMD Floating-Point Exceptions**

None.

### Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

	P	R	F	F	E.	T	Ъ	1/	<b>)</b> —	P	LG.	fe	tc	h	D	at	ta	Into	Cac	hes
-					_							_	-		_	ч.		HILLO	Cuc	

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 18 /1	PREFETCHTO m8	M	Valid	Valid	Move data from <i>m8</i> closer to the processor using T0 hint.
0F 18 /2	PREFETCHT1 m8	M	Valid	Valid	Move data from <i>m8</i> closer to the processor using T1 hint.
0F 18 /3	PREFETCHT2 m8	M	Valid	Valid	Move data from <i>m8</i> closer to the processor using T2 hint.
0F 18 /0	PREFETCHNTA m8	M	Valid	Valid	Move data from <i>m8</i> closer to the processor using NTA hint.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

#### **Description**

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:

- T0 (temporal data)—prefetch data into all levels of the cache hierarchy.
  - Pentium III processor—1st- or 2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.
- T1 (temporal data with respect to first level cache)—prefetch data into level 2 cache and higher.
  - Pentium III processor—2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.
- T2 (temporal data with respect to second level cache)—prefetch data into level 2 cache and higher.
  - Pentium III processor—2nd-level cache.
  - Pentium 4 and Intel Xeon processors—2nd-level cache.
- NTA (non-temporal data with respect to all cache levels)—prefetch data into non-temporal cache structure and into a location close to the processor, minimizing cache pollution.
  - Pentium III processor—1st-level cache

Pentium 4 and Intel Xeon processors—2nd-level cache

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.

The PREFETCHh instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCHh instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHh instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHh instruction is also unordered with respect to CLFLUSH instructions, other PREFETCHh instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

FETCH (m8);

#### Intel C/C++ Compiler Intrinsic Equivalent

void \_mm\_prefetch(char \*p, int i)

The argument "\*p" gives the address of the byte (and corresponding cache line) to be prefetched. The value "i" gives a constant (\_MM\_HINT\_T0, \_MM\_HINT\_T1, \_MM\_HINT\_T2, or \_MM\_HINT\_NTA) that specifies the type of prefetch operation to be performed.

### **Numeric Exceptions**

None.

# **Exceptions (All Operating Modes)**

#UD If the LOCK prefix is used.

### **PSADBW—Compute Sum of Absolute Differences**

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF F6 /r <sup>1</sup> PSADBW mm1, mm2/m64	RM	V/V	SSE	Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result.
66 OF F6 /r PSADBW xmm1, xmm2/m128	RM	V/V	SSE2	Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.
VEX.NDS.128.66.0F.WIG F6 /r VPSADBW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results.

#### NOTES:

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Figure 4-9 shows the operation of the PSADBW instruction when using 64-bit operands.

When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all 0s.

When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 high-order bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.




Figure 4-9. PSADBW Instruction Operation Using 64-bit Operands

#### Operation

#### PSADBW (when using 64-bit operands)

TEMP0  $\leftarrow$  ABS(DEST[7:0] – SRC[7:0]); (\* Repeat operation for bytes 2 through 6 \*) TEMP7  $\leftarrow$  ABS(DEST[63:56] – SRC[63:56]);

```
DEST[15:0] \leftarrow SUM(TEMP0:TEMP7);
DEST[63:16] \leftarrow 000000000000H;
```

#### PSADBW (when using 128-bit operands)

TEMP0 ← ABS(DEST[7:0] − SRC[7:0]); (\* Repeat operation for bytes 2 through 14 \*) TEMP15 ← ABS(DEST[127:120] − SRC[127:120]); DEST[15:0] ← SUM(TEMP0:TEMP7); DEST[63:16] ← 000000000000H; DEST[79:64] ← SUM(TEMP8:TEMP15); DEST[127:80] ← 00000000000H;

DEST[VLMAX-1:128] (Unmodified)

#### VPSADBW (VEX.128 encoded version)

TEMP0 ← ABS(SRC1[7:0] - SRC2[7:0]) (\* Repeat operation for bytes 2 through 14 \*) TEMP15 ← ABS(SRC1[127:120] - SRC2[127:120]) DEST[15:0] ← SUM(TEMP0:TEMP7) DEST[63:16] ← 000000000000H DEST[79:64] ← SUM(TEMP8:TEMP15) DEST[127:80] ← 00000000000 DEST[VLMAX-1:128] ← 0

### Intel C/C++ Compiler Intrinsic Equivalent

PSADBW: \_\_m64 \_mm\_sad\_pu8(\_\_m64 a,\_\_m64 b)

PSADBW: \_\_m128i \_mm\_sad\_epu8(\_\_m128i a, \_\_m128i b)

### Flags Affected

None.

### **SIMD Floating-Point Exceptions**

None.

### Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

## PSHUFB — Packed Shuffle Bytes

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 00 /r <sup>1</sup> PSHUFB mm1, mm2/m64	RM	V/V	SSSE3	Shuffle bytes in mm1 according to contents of mm2/m64.
66 0F 38 00 /r PSHUFB xmm1, xmm2/m128	RM	V/V	SSSE3	Shuffle bytes in xmm1 according to contents of xmm2/m128.
VEX.NDS.128.66.0F38.WIG 00 /r VPSHUFB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Shuffle bytes in xmm2 according to contents of xmm3/m128.

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle control mask in the source operand (the second operand). The instruction permutes the data in the destination operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits (128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

VEX.128 encoded version: The destination operand is the first operand, the first source operand is the second operand, the second source operand is the third operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will #UD.

### Operation

#### PSHUFB (with 64 bit operands)

```
for i = 0 to 7 {
         if (SRC[(i * 8)+7] = 1) then
              DEST[(i*8)+7...(i*8)+0] \leftarrow 0;
         else
               index[2..0] \leftarrow SRC[(i*8)+2..(i*8)+0];
              DEST[(i*8)+7...(i*8)+0] \leftarrow DEST[(index*8+7)..(index*8+0)];
         endif:
    }
PSHUFB (with 128 bit operands)
    for i = 0 to 15 {
         if (SRC[(i * 8)+7] = 1) then
               DEST[(i*8)+7..(i*8)+0] \leftarrow 0;
          else
              index[3..0] \leftarrow SRC[(i*8)+3...(i*8)+0];
              DEST[(i*8)+7..(i*8)+0] \leftarrow DEST[(index*8+7)..(index*8+0)];
         endif
DEST[VLMAX-1:128] \leftarrow 0
VPSHUFB (VEX.128 encoded version)
for i = 0 to 15 {
    if (SRC2[(i * 8)+7] = 1) then
         DEST[(i*8)+7..(i*8)+0] \leftarrow 0;
         else
         index[3..0] \leftarrow SRC2[(i*8)+3...(i*8)+0];
         DEST[(i*8)+7..(i*8)+0] \leftarrow SRC1[(index*8+7)..(index*8+0)];
    endif
DEST[VLMAX-1:128] \leftarrow 0
```




Figure 4-10. PSHUB with 64-Bit Operands

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFB: \_\_m64 \_mm\_shuffle\_pi8 (\_\_m64 a, \_\_m64 b)

PSHUFB: \_\_m128i \_mm\_shuffle\_epi8 (\_\_m128i a, \_\_m128i b)

## **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

<b>PSHUFD-</b>	_Shuffle	Packed [	Jourh	ewords
יש וטווט ס	-31141116	I GCKCG I	JUUDI	CVVOIGS

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 70 /r ib PSHUFD xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.128.66.0F.WIG 70 /r ib VPSHUFD xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.

## **Instruction Operand Encoding**

			_	
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

### **Description**

Copies doublewords from source operand (second operand) and inserts them in the destination operand (first operand) at the locations selected with the order operand (third operand). Figure 4-11 shows the operation of the PSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location in the destination operand. For example, bits 0 and 1 of the order operand select the contents of doubleword 0 of the destination operand. The encoding of bits 0 and 1 of the order operand (see the field encoding in Figure 4-11) determines which doubleword from the source operand will be copied to doubleword 0 of the destination operand.




Figure 4-11. PSHUFD Instruction Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

### Operation

#### PSHUFD (128-bit Legacy SSE version)

```
DEST[31:0] \leftarrow (SRC >> (ORDER[1:0] * 32))[31:0];

DEST[63:32] \leftarrow (SRC >> (ORDER[3:2] * 32))[31:0];

DEST[95:64] \leftarrow (SRC >> (ORDER[5:4] * 32))[31:0];

DEST[127:96] \leftarrow (SRC >> (ORDER[7:6] * 32))[31:0];

DEST[VLMAX-1:128] (Unmodified)
```

#### VPSHUFD (VEX.128 encoded version)

```
DEST[31:0] \leftarrow (SRC >> (ORDER[1:0] * 32))[31:0];

DEST[63:32] \leftarrow (SRC >> (ORDER[3:2] * 32))[31:0];

DEST[95:64] \leftarrow (SRC >> (ORDER[5:4] * 32))[31:0];

DEST[127:96] \leftarrow (SRC >> (ORDER[7:6] * 32))[31:0];

DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
PSHUFD: __m128i _mm_shuffle_epi32(__m128i a, int n)
```

#### Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

### Other Exceptions

```
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
If VEX.vvvv != 1111B.
```

## PSHUFHW—Shuffle Packed High Words

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 OF 70 /r ib PSHUFHW xmm1, xmm2/ m128, imm8	RMI	V/V	SSE2	Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.128.F3.0F.WIG 70 /r ib VPSHUFHW xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

### **Description**

Copies words from the high quadword of the source operand (second operand) and inserts them in the high quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-11. For the PSHUFHW instruction, each 2-bit field in the order operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the order operand fields select words (0, 1, 2 or 3, 4) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will #UD.

### Operation

### PSHUFHW (128-bit Legacy SSE version)

 $\begin{aligned} & \mathsf{DEST}[63:0] \leftarrow \mathsf{SRC}[63:0] \\ & \mathsf{DEST}[79:64] \leftarrow (\mathsf{SRC} >> (\mathsf{imm}[1:0] *16))[79:64] \\ & \mathsf{DEST}[95:80] \leftarrow (\mathsf{SRC} >> (\mathsf{imm}[3:2] * 16))[79:64] \\ & \mathsf{DEST}[111:96] \leftarrow (\mathsf{SRC} >> (\mathsf{imm}[5:4] * 16))[79:64] \\ & \mathsf{DEST}[127:112] \leftarrow (\mathsf{SRC} >> (\mathsf{imm}[7:6] * 16))[79:64] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128]} \ (\mathsf{Unmodified}) \end{aligned}$ 

### VPSHUFHW (VEX.128 encoded version)

 $\begin{aligned} & \mathsf{DEST}[63:0] \leftarrow \mathsf{SRC1}[63:0] \\ & \mathsf{DEST}[79:64] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[1:0] *16))[79:64] \\ & \mathsf{DEST}[95:80] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[3:2] * 16))[79:64] \\ & \mathsf{DEST}[111:96] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[5:4] * 16))[79:64] \\ & \mathsf{DEST}[127:112] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[7:6] * 16))[79:64] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{aligned}$ 

### Intel C/C++ Compiler Intrinsic Equivalent

PSHUFHW: \_\_m128i \_mm\_shufflehi\_epi16(\_\_m128i a, int n)

### Flags Affected

None.

## **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

If VEX.vvvv != 1111B.

### PSHUFLW—Shuffle Packed Low Words

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F2 OF 70 /r ib PSHUFLW xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.
VEX.128.F2.0F.WIG 70 /r ib VPSHUFLW xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

### **Description**

Copies words from the low quadword of the source operand (second operand) and inserts them in the low quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-11. For the PSHUFLW instruction, each 2-bit field in the order operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the order operand fields select words (0, 1, 2, or 3) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise instructions will #UD.

### Operation

## PSHUFLW (128-bit Legacy SSE version)

DEST[15:0]  $\leftarrow$  (SRC >> (imm[1:0] \*16))[15:0] DEST[31:16]  $\leftarrow$  (SRC >> (imm[3:2] \* 16))[15:0] DEST[47:32]  $\leftarrow$  (SRC >> (imm[5:4] \* 16))[15:0] DEST[63:48]  $\leftarrow$  (SRC >> (imm[7:6] \* 16))[15:0] DEST[127:64]  $\leftarrow$  SRC[127:64] DEST[VLMAX-1:128] (Unmodified)

#### VPSHUFLW (VEX.128 encoded version)

 $\begin{aligned} & \mathsf{DEST}[15:0] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[1:0] *16))[15:0] \\ & \mathsf{DEST}[31:16] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[3:2] * 16))[15:0] \\ & \mathsf{DEST}[47:32] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[5:4] * 16))[15:0] \\ & \mathsf{DEST}[63:48] \leftarrow (\mathsf{SRC1} >> (\mathsf{imm}[7:6] * 16))[15:0] \\ & \mathsf{DEST}[127:64] \leftarrow \mathsf{SRC}[127:64] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{aligned}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFLW: \_\_m128i \_mm\_shufflelo\_epi16(\_\_m128i a, int n)

## **Flags Affected**

None.

## **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

See Exceptions Type 4; additionally
#UD If VEX.L = 1.
If VEX.vvvv != 1111B.

#### PSHUFW—Shuffle Packed Words

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 70 /r ib	PSHUFW mm1, mm2/m64, imm8	RMI	Valid	Valid	Shuffle the words in mm2/m64 based on the encoding in imm8 and store the result in mm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

## Description

Copies words from the source operand (second operand) and inserts them in the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-11. For the PSHUFW instruction, each 2-bit field in the order operand selects the contents of one word location in the destination operand. The encodings of the order operand fields select words from the source operand to be copied to the destination operand.

The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the source operand to be copied to more than one word location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[15:0]  $\leftarrow$  (SRC >> (ORDER[1:0] \* 16))[15:0]; DEST[31:16]  $\leftarrow$  (SRC >> (ORDER[3:2] \* 16))[15:0]; DEST[47:32]  $\leftarrow$  (SRC >> (ORDER[5:4] \* 16))[15:0]; DEST[63:48]  $\leftarrow$  (SRC >> (ORDER[7:6] \* 16))[15:0];

## Intel C/C++ Compiler Intrinsic Equivalent

PSHUFW: \_\_m64 \_mm\_shuffle\_pi16(\_\_m64 a, int n)

#### Flags Affected

None.

## **Numeric Exceptions**

None.

## Other Exceptions

See Table 22-7, "Exception Conditions for SIMD/MMX Instructions with Memory Reference," in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3A*.

## PSIGNB/PSIGNW/PSIGND — Packed SIGN

Opcode Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 38 08 /r <sup>1</sup> PSIGNB mm1, mm2/m64	RM	V/V	SSSE3	Negate/zero/preserve packed byte integers in mm1 depending on the corresponding sign in mm2/m64
66 0F 38 08 /r PSIGNB xmm1, xmm2/m128	RM	V/V	SSSE3	Negate/zero/preserve packed byte integers in xmm1 depending on the corresponding sign in xmm2/m128.
OF 38 09 /r <sup>1</sup> PSIGNW mm1, mm2/m64	RM	V/V	SSSE3	Negate/zero/preserve packed word integers in mm1 depending on the corresponding sign in mm2/m128.
66 OF 38 O9 /r PSIGNW xmm1, xmm2/m128	RM	V/V	SSSE3	Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in xmm2/m128.
OF 38 OA /r <sup>1</sup> PSIGND mm1, mm2/m64	RM	V/V	SSSE3	Negate/zero/preserve packed doubleword integers in mm1 depending on the corresponding sign in mm2/m128.
66 OF 38 OA /r PSIGND xmm1, xmm2/m128	RM	V/V	SSSE3	Negate/zero/preserve packed doubleword integers in xmm1 depending on the corresponding sign in xmm2/m128.
VEX.NDS.128.66.0F38.WIG 08 /r VPSIGNB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128.

Opcode	Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.128 VPSIGNW xmm xmm3/m128	.66.0F38.WIG 09 /r m1, xmm2,	RVM	V/V	AVX	Negate/zero/preserve packed word integers in xmm2 depending on the corresponding sign in xmm3/m128.
VEX.NDS.128 VPSIGND xmr xmm3/m128	.66.0F38.WIG 0A /r n1, xmm2,	RVM	V/V	AVX	Negate/zero/preserve packed doubleword integers in xmm2 depending on the corresponding sign in xmm3/m128.

#### NOTES:

### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

PSIGNB/PSIGNW/PSIGND negates each data element of the destination operand (the first operand) if the signed integer value of the corresponding data element in the source operand (the second operand) is less than zero. If the signed integer value of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is set to zero.

PSIGNB operates on signed bytes. PSIGNW operates on 16-bit signed words. PSIGND operates on signed 32-bit integers. Both operands can be MMX register or XMM registers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## Operation

### PSIGNB (with 64 bit operands)

```
IF (SRC[7:0] < 0)
        DEST[7:0] \leftarrow Neq(DEST[7:0])
   ELSEIF (SRC[7:0] = 0)
        DEST[7:0] \leftarrow 0
   ELSEIF (SRC[7:0] > 0)
        DEST[7:0] \leftarrow DEST[7:0]
   Repeat operation for 2nd through 7th bytes
   IF (SRC[63:56] < 0)
        DEST[63:56] \leftarrow Neg(DEST[63:56])
   ELSEIF (SRC[63:56] = 0)
        DEST[63:56] \leftarrow 0
   ELSEIF (SRC[63:56] > 0)
        DEST[63:56] \leftarrow DEST[63:56]
PSIGNB (with 128 bit operands)
   IF (SRC[7:0] < 0)
        DEST[7:0] \leftarrow Neg(DEST[7:0])
   ELSEIF (SRC[7:0] = 0)
        DEST[7:0] \leftarrow 0
   ELSEIF (SRC[7:0] > 0)
        DEST[7:0] \leftarrow DEST[7:0]
   Repeat operation for 2nd through 15th bytes
   IF (SRC[127:120] < 0)
        DEST[127:120] \leftarrow Neg(DEST[127:120])
   ELSEIF (SRC[127:120] = 0)
        DEST[127:120] \leftarrow 0
   ELSEIF (SRC[127:120] > 0)
        DEST[127:120] \leftarrow DEST[127:120]
```

## PSIGNW (with 64 bit operands)

```
IF (SRC[15:0] < 0)
     DEST[15:0] \leftarrow Neq(DEST[15:0])
ELSEIF (SRC[15:0] = 0)
     DEST[15:0] \leftarrow 0
ELSEIF (SRC[15:0] > 0)
```

```
DEST[15:0] \leftarrow DEST[15:0]
Repeat operation for 2nd through 3rd words
   IF (SRC[63:48] < 0)
        DEST[63:48] \leftarrow Neg(DEST[63:48])
   ELSEIF (SRC[63:48] = 0)
        DEST[63:48] \leftarrow 0
   ELSEIF (SRC[63:48] > 0)
        DEST[63:48] \leftarrow DEST[63:48]
PSIGNW (with 128 bit operands)
   IF (SRC[15:0] < 0)
        DEST[15:0] \leftarrow Neg(DEST[15:0])
   ELSEIF (SRC[15:0] = 0)
        DEST[15:0] \leftarrow 0
   ELSEIF (SRC[15:0] > 0)
        DEST[15:0] \leftarrow DEST[15:0]
   Repeat operation for 2nd through 7th words
   IF (SRC[127:112] < 0)
        DEST[127:112] \leftarrow Neq(DEST[127:112])
   ELSEIF (SRC[127:112] = 0)
        DEST[127:112] \leftarrow 0
   ELSEIF (SRC[127:112] > 0)
        DEST[127:112] \leftarrow DEST[127:112]
PSIGND (with 64 bit operands)
   IF (SRC[31:0] < 0)
        DEST[31:0] \leftarrow Neg(DEST[31:0])
   ELSEIF (SRC[31:0] = 0)
        DEST[31:0] \leftarrow 0
   ELSEIF (SRC[31:0] > 0)
        DEST[31:0] \leftarrow DEST[31:0]
   IF (SRC[63:32] < 0)
        DEST[63:32] \leftarrow Neg(DEST[63:32])
   ELSEIF (SRC[63:32] = 0)
        DEST[63:32] \leftarrow 0
   ELSEIF (SRC[63:32] > 0)
        DEST[63:32] \leftarrow DEST[63:32]
PSIGND (with 128 bit operands)
   IF (SRC[31:0] < 0)
        DEST[31:0] \leftarrow Neg(DEST[31:0])
   ELSEIF (SRC[31:0] = 0)
```

```
DEST[31:0] ← 0

ELSEIF (SRC[31:0] > 0)

DEST[31:0] ← DEST[31:0]

Repeat operation for 2nd through 3rd double words

IF (SRC[127:96] < 0)

DEST[127:96] ← Neg(DEST[127:96])

ELSEIF (SRC[127:96] = 0)

DEST[127:96] ← 0

ELSEIF (SRC[127:96] > 0)

DEST[127:96] ← DEST[127:96]
```

#### VPSIGNB (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  BYTE\_SIGN(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPSIGNW (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  WORD\_SIGN(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPSIGND (VEX.128 encoded version)

DEST[127:0]  $\leftarrow$  DWORD\_SIGN(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

### Intel C/C++ Compiler Intrinsic Equivalent

```
PSIGNB: __m64 _mm_sign_pi8 (__m64 a, __m64 b)
PSIGNB: __m128i _mm_sign_epi8 (__m128i a, __m128i b)
PSIGNW: __m64 _mm_sign_pi16 (__m64 a, __m64 b)
PSIGNW: __m128i _mm_sign_epi16 (__m128i a, __m128i b)
PSIGND: __m64 _mm_sign_pi32 (__m64 a, __m64 b)
PSIGND: __m128i _mm_sign_epi32 (__m128i a, __m128i b)
```

#### SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

## PSLLDQ—Shift Double Quadword Left Logical

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 73 /7 ib PSLLDQ <i>xmm1, imm8</i>	MI	V/V	SSE2	Shift xmm1 left by imm8 bytes while shifting in 0s.
VEX.NDD.128.66.0F.WIG 73 /7 ib VPSLLDQ xmm1, xmm2, imm8	VMI	V/V	AVX	Shift xmm2 left by imm8 bytes while shifting in 0s and store result in xmm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MI	ModRM:r/m (r, w)	imm8	NA	NA
VMI	VEX.vvvv (w)	ModRM:r/m (r)	imm8	NA

## **Description**

Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD.

## Operation

## PSLLDQ(128-bit Legacy SSE version)

TEMP ← COUNT

IF (TEMP > 15) THEN TEMP ← 16; FI

DEST ← DEST << (TEMP \* 8)

DEST[VLMAX-1:128] (Unmodified)

## VPSLLDQ (VEX.128 encoded version)

TEMP  $\leftarrow$  COUNT IF (TEMP > 15) THEN TEMP  $\leftarrow$  16; FI DEST  $\leftarrow$  SRC << (TEMP \* 8) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

PSLLDQ: \_\_m128i \_mm\_slli\_si128 ( \_\_m128i a, int imm)

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

## Other Exceptions

See Exceptions Type 7; additionally #UD If VEX.L = 1.

# PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
0F F1 /r <sup>1</sup>	RM	V/V	MMX	Shift words in mm left
PSLLW mm, mm/m64				<i>mm/m64</i> while shifting in Os.
66 0F F1 /r	RM	V/V	SSE2	Shift words in xmm1 left by
PSLLW xmm1, xmm2/m128				xmm2/m128 while shifting in 0s.
0F 71 /6 ib	MI	V/V	MMX	Shift words in <i>mm</i> left by
PSLLW xmm1, imm8				imm8 while shifting in 0s.
66 0F 71 /6 ib	MI	V/V	SSE2	Shift words in xmm1 left by
PSLLW xmm1, imm8				imm8 while shifting in 0s.
0F F2 /r <sup>1</sup>	RM	V/V	MMX	Shift doublewords in mm
PSLLD mm, mm/m64				left by <i>mm/m64</i> while shifting in 0s.
66 0F F2 /r	RM	V/V	SSE2	Shift doublewords in xmm1
PSLLD xmm1, xmm2/m128				left by xmm2/m128 while shifting in 0s.
0F 72 /6 ib <sup>1</sup>	MI	V/V	MMX	Shift doublewords in mm
PSLLD mm, imm8				left by <i>imm8</i> while shifting in 0s.
66 0F 72 /6 ib	MI	V/V	SSE2	Shift doublewords in xmm1
PSLLD xmm1, imm8				left by <i>imm8</i> while shifting in Os.
0F F3 /r <sup>1</sup>	RM	V/V	MMX	Shift quadword in mm left
PSLLQ mm, mm/m64				by <i>mm/m64</i> while shifting in Os.
66 0F F3 /r	RM	V/V	SSE2	Shift quadwords in xmm1
PSLLQ xmm1, xmm2/m128				left by xmm2/m128 while shifting in 0s.
0F 73 /6 ib <sup>1</sup>	MI	V/V	MMX	Shift quadword in mm left
PSLLQ mm, imm8				by imm8 while shifting in 0s.
66 0F 73 /6 ib	MI	V/V	SSE2	Shift quadwords in xmm1
PSLLQ xmm1, imm8				left by <i>imm8</i> while shifting in 0s.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.128.66.0F.WIG F1 /r VPSLLW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 71 /6 ib VPSLLW xmm1, xmm2, imm8	VMI	V/V	AVX	Shift words in xmm2 left by imm8 while shifting in 0s.
VEX.NDS.128.66.0F.WIG F2 /r VPSLLD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 72 /6 ib VPSLLD xmm1, xmm2, imm8	VMI	V/V	AVX	Shift doublewords in xmm2 left by imm8 while shifting in 0s.
VEX.NDS.128.66.0F.WIG F3 /r VPSLLQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 73 /6 ib VPSLLQ xmm1, xmm2, imm8	VMI	V/V	AVX	Shift quadwords in xmm2 left by imm8 while shifting in 0s.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MI	ModRM:r/m (r, w)	imm8	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
VMI	VEX.vvvv (w)	ModRM:r/m (r)	imm8	NA

### **Description**

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the left by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted left,

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-12 gives an example of shifting words in a 64-bit operand.

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.




Figure 4-12. PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand

The PSLLW instruction shifts each of the words in the destination operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the destination operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73 /6), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## Operation

#### PSLLW (with 64-bit operand)

```
IF (COUNT > 15)
THEN
DEST[64:0] \leftarrow 0000000000000000H;
ELSE
DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] << COUNT);
(* Repeat shift operation for 2nd and 3rd words *)
DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] << COUNT);
```

```
FI:
PSLLD (with 64-bit operand)
   IF (COUNT > 31)
   THEN
       DEST[64:0] \leftarrow 0000000000000000H;
   FLSE
       DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] << COUNT);
       DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] << COUNT);
   FI:
PSLLQ (with 64-bit operand)
   IF (COUNT > 63)
   THEN
       DEST[64:0] \leftarrow 0000000000000000H;
   FI SF
       DEST \leftarrow ZeroExtend(DEST << COUNT);
   FI:
PSLLW (with 128-bit operand)
   COUNT ← COUNT SOURCE[63:0];
   IF (COUNT > 15)
   THEN
       ELSE
       DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] << COUNT);
       (* Repeat shift operation for 2nd through 7th words *)
       DEST[127:112] \leftarrow ZeroExtend(DEST[127:112] << COUNT);
   FI:
PSLLD (with 128-bit operand)
   COUNT \leftarrow COUNT_SOURCE[63:0];
   IF (COUNT > 31)
   THEN
       ELSE
       DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] << COUNT);
       (* Repeat shift operation for 2nd and 3rd doublewords *)
       DEST[127:96] \leftarrow ZeroExtend(DEST[127:96] << COUNT);
   FI:
PSLLQ (with 128-bit operand)
   COUNT \leftarrow COUNT_SOURCE[63:0];
   IF (COUNT > 63)
   THEN
```

#### PSLLW (xmm, xmm, xmm/m128)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### PSLLW (xmm, imm8)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

#### VPSLLD (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_DWORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPSLLD (xmm, imm8)

 $\begin{aligned} & \mathsf{DEST}[127:0] \leftarrow \mathsf{LOGICAL\_LEFT\_SHIFT\_DWORDS}(\mathsf{SRC1}, \mathsf{imm8}) \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{aligned}$ 

## PSLLD (xmm, xmm, xmm/m128)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### PSLLD (xmm, imm8)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

#### VPSLLQ (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_QWORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

### VPSLLQ (xmm, imm8)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_QWORDS(SRC1, imm8) DEST[VLMAX-1:128]  $\leftarrow$  0

#### PSLLQ (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_QWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

#### PSLLQ (xmm, imm8)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_QWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

#### VPSLLW (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_WORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

### VPSLLW (xmm, imm8)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_WORDS(SRC1, imm8) DEST[VLMAX-1:128]  $\leftarrow$  0

#### PSLLW (xmm, xmm, xmm/m128)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

#### PSLLW (xmm, imm8)

DEST[127:0] ← LOGICAL\_LEFT\_SHIFT\_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

#### VPSLLD (xmm, xmm, xmm/m128)

$$\label{eq:destination} \begin{split} \mathsf{DEST}[127:0] &\leftarrow \mathsf{LOGICAL\_LEFT\_SHIFT\_DWORDS}(\mathsf{SRC1}, \mathsf{SRC2}) \\ \mathsf{DEST}[\mathsf{VLMAX-1:128}] &\leftarrow 0 \end{split}$$

#### VPSLLD (xmm, imm8)

DEST[127:0]  $\leftarrow$  LOGICAL\_LEFT\_SHIFT\_DWORDS(SRC1, imm8) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
PSLLW:
             __m64 _mm_slli_pi16 (__m64 m, int count)
PSLLW:
             m64 mm sll pi16( m64 m, m64 count)
             __m128i _mm_slli_pi16(__m64 m, int count)
PSLLW:
PSLLW:
             __m128i _mm_slli_pi16(__m128i m, __m128i count)
PSLLD:
             __m64 _mm_slli_pi32(__m64 m, int count)
PSLLD:
             m64 mm sll pi32( m64 m, m64 count)
PSLLD:
             __m128i _mm_slli_epi32(__m128i m, int count)
PSLLD:
             __m128i _mm_sll_epi32(__m128i m, __m128i count)
             __m64 _mm_slli_si64(__m64 m, int count)
PSLLQ:
PSLLO:
             __m64 _mm_sll_si64(__m64 m, __m64 count)
PSLLO:
             __m128i _mm_slli_epi64(__m128i m, int count)
             __m128i _mm_sll_epi64(__m128i m, m128i count)
PSLLQ:
```

## **Flags Affected**

None.

## **Numeric Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.

#UD If VEX.L = 1.

# PSRAW/PSRAD—Shift Packed Data Right Arithmetic

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF E1 /r <sup>1</sup> PSRAW mm, mm/m64	RM	V/V	MMX	Shift words in <i>mm</i> right by <i>mm/m64</i> while shifting in sign bits.
66 OF E1 /r PSRAW xmm1, xmm2/m128	RM	V/V	SSE2	Shift words in xmm1 right by xmm2/m128 while shifting in sign bits.
OF 71 /4 ib <sup>1</sup> PSRAW <i>mm, imm8</i>	MI	V/V	MMX	Shift words in <i>mm</i> right by <i>imm8</i> while shifting in sign bits
66 0F 71 /4 ib PSRAW <i>xmm1</i> , imm8	MI	V/V	SSE2	Shift words in <i>xmm1</i> right by imm8 while shifting in sign bits
OF E2 /r <sup>1</sup> PSRAD mm, mm/m64	RM	V/V	MMX	Shift doublewords in <i>mm</i> right by <i>mm/m64</i> while shifting in sign bits.
66 OF E2 /r PSRAD xmm1, xmm2/m128	RM	V/V	SSE2	Shift doubleword in xmm1 right by xmm2 /m128 while shifting in sign bits.
OF 72 /4 ib <sup>1</sup> PSRAD <i>mm, imm8</i>	MI	V/V	MMX	Shift doublewords in <i>mm</i> right by <i>imm8</i> while shifting in sign bits.
66 0F 72 /4 ib PSRAD <i>xmm1</i> , imm8	MI	V/V	SSE2	Shift doublewords in xmm1 right by imm8 while shifting in sign bits.
VEX.NDS.128.66.0F.WIG E1 /r VPSRAW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.
VEX.NDD.128.66.0F.WIG 71 /4 ib VPSRAW xmm1, xmm2, imm8	VMI	V/V	AVX	Shift words in xmm2 right by imm8 while shifting in sign bits.
VEX.NDS.128.66.0F.WIG E2 /r VPSRAD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDD.128.66.0F.WIG 72 /4 ib VPSRAD xmm1, xmm2, imm8	VMI	V/V	AVX	Shift doublewords in xmm2 right by imm8 while shifting in sign bits.

#### NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction	Operand	Encoding
-------------	---------	----------

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MI	ModRM:r/m (r, w)	imm8	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
VMI	VEX.vvvv (w)	ModRM:r/m (r)	imm8	NA

## **Description**

Shifts the bits in the individual data elements (words or doublewords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words) or 31 (for doublewords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-13 gives an example of shifting words in a 64-bit operand.)




Figure 4-13. PSRAW and PSRAD Instruction Operation Using a 64-bit Operand

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRAW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand, and the PSRAD instruction shifts each of the doublewords in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73 /4), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD.: Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## Operation

### PSRAW (with 64-bit operand)

```
IF (COUNT > 15)

THEN COUNT ← 16;

FI;

DEST[15:0] ← SignExtend(DEST[15:0] >> COUNT);

(* Repeat shift operation for 2nd and 3rd words *)

DEST[63:48] ← SignExtend(DEST[63:48] >> COUNT);
```

## PSRAD (with 64-bit operand)

```
IF (COUNT > 31)

THEN COUNT \leftarrow 32;

FI;

DEST[31:0] \leftarrow SignExtend(DEST[31:0] >> COUNT);

DEST[63:32] \leftarrow SignExtend(DEST[63:32] >> COUNT);
```

## PSRAW (with 128-bit operand)

```
COUNT \leftarrow COUNT_SOURCE[63:0];

IF (COUNT > 15)

THEN COUNT \leftarrow 16;

FI;

DEST[15:0] \leftarrow SignExtend(DEST[15:0] >> COUNT);
```

(\* Repeat shift operation for 2nd through 7th words \*)
DEST[127:112] ← SignExtend(DEST[127:112] >> COUNT);

### PSRAD (with 128-bit operand)

COUNT ← COUNT\_SOURCE[63:0];

IF (COUNT > 31)

THEN COUNT ← 32;

FI;

DEST[31:0] ← SignExtend(DEST[31:0] >> COUNT);

(\* Repeat shift operation for 2nd and 3rd doublewords \*)

DEST[127:96] ← SignExtend(DEST[127:96] >> COUNT);

#### PSRAW (xmm, xmm, xmm/m128)

DEST[127:0] ← ARITHMETIC\_RIGHT\_SHIFT\_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

## PSRAW (xmm, imm8)

DEST[127:0] ← ARITHMETIC\_RIGHT\_SHIFT\_WORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

#### VPSRAW (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  ARITHMETIC\_RIGHT\_SHIFT\_WORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPSRAW (xmm, imm8)

 $\begin{aligned} & \mathsf{DEST}[127:0] \leftarrow \mathsf{ARITHMETIC\_RIGHT\_SHIFT\_WORDS}(\mathsf{SRC1}, \mathsf{imm8}) \\ & \mathsf{DEST}[\mathsf{VLMAX-}1:128] \leftarrow 0 \end{aligned}$ 

#### PSRAD (xmm, xmm, xmm/m128)

DEST[127:0] ← ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### PSRAD (xmm, imm8)

DEST[127:0] ← ARITHMETIC\_RIGHT\_SHIFT\_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

#### VPSRAD (xmm, xmm, xmm/m128)

$$\label{eq:destination} \begin{split} \mathsf{DEST}[127:0] &\leftarrow \mathsf{ARITHMETIC\_RIGHT\_SHIFT\_DWORDS}(\mathsf{SRC1}, \mathsf{SRC2}) \\ \mathsf{DEST}[\mathsf{VLMAX-}1:128] &\leftarrow 0 \end{split}$$

#### VPSRAD (xmm, imm8)

$$\label{eq:destimate} \begin{split} \mathsf{DEST}[127:0] &\leftarrow \mathsf{ARITHMETIC\_RIGHT\_SHIFT\_DWORDS}(\mathsf{SRC1}, \mathsf{imm8}) \\ \mathsf{DEST}[\mathsf{VLMAX-}1:128] &\leftarrow 0 \end{split}$$

## Intel C/C++ Compiler Intrinsic Equivalents

```
PSRAW:
            __m64 _mm_srai_pi16 (__m64 m, int count)
PSRAW:
            __m64 _mm_sra_pi16 (__m64 m, __m64 count)
PSRAD:
            __m64 _mm_srai_pi32 (__m64 m, int count)
PSRAD:
            __m64 _mm_sra_pi32 (__m64 m, __m64 count)
            __m128i _mm_srai_epi16(__m128i m, int count)
PSRAW:
PSRAW:
            __m128i _mm_sra_epi16(__m128i m, __m128i count))
            __m128i _mm_srai_epi32 (__m128i m, int count)
PSRAD:
PSRAD:
            __m128i _mm_sra_epi32 (__m128i m, __m128i count)
```

## Flags Affected

None.

### **Numeric Exceptions**

None.

## Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.

#UD If VEX.L = 1.

## PSRLDQ—Shift Double Quadword Right Logical

-		_	_	
Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 73 /3 ib PSRLDQ <i>xmm1, imm8</i>	MI	V/V	SSE2	Shift xmm1 right by imm8 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 73 /3 ib VPSRLDQ xmm1, xmm2, imm8	VMI	V/V	AVX	Shift xmm2 right by imm8 bytes while shifting in 0s.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MI	ModRM:r/m (r, w)	imm8	NA	NA
VMI	VEX.vvvv (w)	ModRM:r/m (r)	imm8	NA

### Description

Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand (second operand). The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD.

## Operation

### PSRLDQ(128-bit Legacy SSE version)

TEMP ← COUNT

IF (TEMP > 15) THEN TEMP ← 16; FI

DEST ← DEST >> (TEMP \* 8)

DEST[VLMAX-1:128] (Unmodified)

### VPSRLDQ (VEX.128 encoded version)

TEMP  $\leftarrow$  COUNT IF (TEMP > 15) THEN TEMP  $\leftarrow$  16; FI DEST  $\leftarrow$  SRC >> (TEMP \* 8) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

PSRLDQ: \_\_m128i \_mm\_srli\_si128 ( \_\_m128i a, int imm)

## Flags Affected

None.

## **Numeric Exceptions**

None.

## **Other Exceptions**

See Exceptions Type 7; additionally #UD If VEX.L = 1.

# PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF D1 /r <sup>1</sup> PSRLW mm, mm/m64	RM	V/V	MMX	Shift words in <i>mm</i> right by amount specified in <i>mm/m64</i> while shifting in Os.
66 OF D1 /r PSRLW xmm1, xmm2/m128	RM	V/V	SSE2	Shift words in <i>xmm1</i> right by amount specified in <i>xmm2/m128</i> while shifting in 0s.
OF 71 /2 ib <sup>1</sup> PSRLW mm, imm8	MI	V/V	MMX	Shift words in <i>mm</i> right by <i>imm8</i> while shifting in 0s.
66 0F 71 /2 ib PSRLW xmm1, imm8	MI	V/V	SSE2	Shift words in xmm1 right by imm8 while shifting in 0s.
OF D2 /r <sup>1</sup> PSRLD mm, mm/m64	RM	V/V	MMX	Shift doublewords in <i>mm</i> right by amount specified in <i>mm/m64</i> while shifting in 0s.
66 OF D2 /r PSRLD xmm1, xmm2/m128	RM	V/V	SSE2	Shift doublewords in xmm1 right by amount specified in xmm2 /m128 while shifting in 0s.
OF 72 /2 ib <sup>1</sup> PSRLD <i>mm, imm8</i>	MI	V/V	MMX	Shift doublewords in <i>mm</i> right by <i>imm8</i> while shifting in Os.
66 0F 72 /2 ib PSRLD <i>xmm1</i> , imm8	MI	V/V	SSE2	Shift doublewords in xmm1 right by imm8 while shifting in 0s.
OF D3 /r <sup>1</sup> PSRLQ mm, mm/m64	RM	V/V	MMX	Shift <i>mm</i> right by amount specified in <i>mm/m64</i> while shifting in Os.
66 OF D3 /r PSRLQ xmm1, xmm2/m128	RM	V/V	SSE2	Shift quadwords in xmm1 right by amount specified in xmm2/m128 while shifting in 0s.
OF 73 /2 ib <sup>1</sup> PSRLQ <i>mm, imm8</i>	MI	V/V	MMX	Shift <i>mm</i> right by <i>imm8</i> while shifting in Os.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 0F 73 /2 ib	MI	V/V	SSE2	Shift quadwords in xmm1
PSRLQ xmm1, imm8				right by <i>imm8</i> while shifting in Os.
VEX.NDS.128.66.0F.WIG D1 /r	RVM	V/V	AVX	Shift words in xmm2 right
VPSRLW xmm1, xmm2, xmm3/m128				by amount specified in xmm3/m128 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 71 /2 ib	VMI	V/V	AVX	Shift words in xmm2 right
VPSRLW xmm1, xmm2, imm8				by imm8 while shifting in 0s.
VEX.NDS.128.66.0F.WIG D2 /r	RVM	V/V	AVX	Shift doublewords in xmm2
VPSRLD xmm1, xmm2, xmm3/m128				right by amount specified in xmm3/m128 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 72 /2 ib	VMI	V/V	AVX	Shift doublewords in xmm2
VPSRLD xmm1, xmm2, imm8				right by imm8 while shifting in 0s.
VEX.NDS.128.66.0F.WIG D3 /r	RVM	V/V	AVX	Shift quadwords in xmm2
VPSRLQ xmm1, xmm2, xmm3/m128				right by amount specified in xmm3/m128 while shifting in 0s.
VEX.NDD.128.66.0F.WIG 73 /2 ib	VMI	V/V	AVX	Shift quadwords in xmm2
VPSRLQ xmm1, xmm2, imm8				right by imm8 while shifting in 0s.

### NOTES:

## **Instruction Operand Encoding**

0-10-	011	043	012	011
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
MI	ModRM:r/m (r, w)	imm8	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
VMI	VEX.vvvv (w)	ModRM:r/m (r)	imm8	NA

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

### **Description**

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-14 gives an example of shifting words in a 64-bit operand.

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.




Figure 4-14. PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand

The PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73 /2), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will #UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

## Operation

#### PSRLW (with 64-bit operand)

IF (COUNT > 15) THEN

```
DEST[64:0] \leftarrow 0000000000000000H
   ELSE
       DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] >> COUNT);
       (* Repeat shift operation for 2nd and 3rd words *)
       DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] >> COUNT);
   FI;
PSRLD (with 64-bit operand)
   IF (COUNT > 31)
   THEN
       DEST[64:0] \leftarrow 0000000000000000H
   ELSE
       DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] >> COUNT);
       DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] >> COUNT);
   FI:
PSRLQ (with 64-bit operand)
   IF (COUNT > 63)
   THEN
       DEST[64:0] \leftarrow 0000000000000000H
   ELSE
       DEST \leftarrow ZeroExtend(DEST >> COUNT);
   FI:
PSRLW (with 128-bit operand)
   COUNT \leftarrow COUNT SOURCE[63:0];
   IF (COUNT > 15)
   THEN
       ELSE
       DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] >> COUNT);
       (* Repeat shift operation for 2nd through 7th words *)
       DEST[127:112] \leftarrow ZeroExtend(DEST[127:112] >> COUNT);
   FI:
PSRLD (with 128-bit operand)
   COUNT \leftarrow COUNT_SOURCE[63:0];
   IF (COUNT > 31)
   THEN
       ELSE
       DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] >> COUNT);
       (* Repeat shift operation for 2nd and 3rd doublewords *)
       DEST[127:96] \leftarrow ZeroExtend(DEST[127:96] >> COUNT);
   FI:
```

## PSRLQ (with 128-bit operand)

## PSRLW (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

#### PSRLW (xmm, imm8)

DEST[127:0] ← LOGICAL\_RIGHT\_SHIFT\_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

## VPSRLW (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VPSRLW (xmm, imm8)

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_WORDS(SRC1, imm8) DEST[VLMAX-1:128]  $\leftarrow$  0

#### PSRLD (xmm, xmm, xmm/m128)

DEST[127:0] ← LOGICAL\_RIGHT\_SHIFT\_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### PSRLD (xmm, imm8)

DEST[127:0] ← LOGICAL\_RIGHT\_SHIFT\_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

#### VPSRLD (xmm, xmm, xmm/m128)

 $\begin{aligned} & \mathsf{DEST}[127:0] \leftarrow \mathsf{LOGICAL\_RIGHT\_SHIFT\_DWORDS}(\mathsf{SRC1},\mathsf{SRC2}) \\ & \mathsf{DEST}[\mathsf{VLMAX-}1:128] \leftarrow 0 \end{aligned}$ 

#### VPSRLD (xmm, imm8)

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_DWORDS(SRC1, imm8) DEST[VLMAX-1:128]  $\leftarrow$  0

#### PSRLQ (xmm, xmm, xmm/m128)

```
DEST[127:0] ← LOGICAL_RIGHT_SHIFT_QWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)
```

## PSRLQ (xmm, imm8)

DEST[127:0] ← LOGICAL\_RIGHT\_SHIFT\_QWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

## VPSRLQ (xmm, xmm, xmm/m128)

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_QWORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

## VPSRLQ (xmm, imm8)

DEST[127:0]  $\leftarrow$  LOGICAL\_RIGHT\_SHIFT\_QWORDS(SRC1, imm8) DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalents

```
__m64 _mm_srli_pi16(__m64 m, int count)
PSRLW:
PSRLW:
            __m64 _mm_srl_pi16 (__m64 m, __m64 count)
PSRLW:
            m128i mm srli epi16 ( m128i m, int count)
            __m128i _mm_srl_epi16 (__m128i m, __m128i count)
PSRLW:
PSRLD:
            __m64 _mm_srli_pi32 (__m64 m, int count)
PSRLD:
            __m64 _mm_srl_pi32 (__m64 m, __m64 count)
PSRLD:
            __m128i _mm_srli_epi32 (__m128i m, int count)
PSRLD:
            __m128i _mm_srl_epi32 (__m128i m, __m128i count)
PSRLQ:
            __m64 _mm_srli_si64 (__m64 m, int count)
            m64 mm srl si64 ( m64 m, m64 count)
PSRLQ:
            __m128i _mm_srli_epi64 (__m128i m, int count)
PSRLQ:
PSRLO:
            __m128i _mm_srl_epi64 (__m128i m, __m128i count)
```

# Flags Affected

None.

# **Numeric Exceptions**

None.

# Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.

#UD If VEX.L = 1.

# PSUBB/PSUBW/PSUBD—Subtract Packed Integers

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF F8 /r <sup>1</sup> PSUBB <i>mm, mm/m64</i>	RM	V/V	MMX	Subtract packed byte integers in <i>mm/m64</i> from packed byte integers in <i>mm</i> .
66 OF F8 /r PSUBB xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed byte integers in <i>xmm2/m128</i> from packed byte integers in <i>xmm1</i> .
OF F9 /r <sup>1</sup> PSUBW <i>mm, mm/m64</i>	RM	V/V	MMX	Subtract packed word integers in <i>mm/m64</i> from packed word integers in <i>mm</i> .
66 OF F9 /r PSUBW xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed word integers in <i>xmm2/m128</i> from packed word integers in <i>xmm1</i> .
OF FA /r <sup>1</sup> PSUBD <i>mm, mm/m64</i>	RM	V/V	MMX	Subtract packed doubleword integers in <i>mm/m64</i> from packed doubleword integers in <i>mm</i> .
66 OF FA /r PSUBD xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed doubleword integers in <i>xmm2/mem128</i> from packed doubleword integers in <i>xmm1</i> .
VEX.NDS.128.66.0F.WIG F8 /r VPSUBB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed byte integers in xmm3/m128 from xmm2.
VEX.NDS.128.66.0F.WIG F9 /r VPSUBW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed word integers in xmm3/m128 from xmm2.
VEX.NDS.128.66.0F.WIG FA /r VPSUBD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed doubleword integers in xmm3/m128 from xmm2.

#### NOTES:

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Instruction Operand Encoding

## **Description**

Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element.

The PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element.

The PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element.

Note that the PSUBB, PSUBW, and PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## Operation

## PSUBB (with 64-bit operands)

DEST[7:0]  $\leftarrow$  DEST[7:0] – SRC[7:0]; (\* Repeat subtract operation for 2nd through 7th byte \*) DEST[63:56]  $\leftarrow$  DEST[63:56] – SRC[63:56];

#### PSUBB (with 128-bit operands)

DEST[7:0]  $\leftarrow$  DEST[7:0] – SRC[7:0]; (\* Repeat subtract operation for 2nd through 14th byte \*) DEST[127:120]  $\leftarrow$  DEST[111:120] – SRC[127:120];

## PSUBW (with 64-bit operands)

DEST[15:0]  $\leftarrow$  DEST[15:0] – SRC[15:0]; (\* Repeat subtract operation for 2nd and 3rd word \*) DEST[63:48]  $\leftarrow$  DEST[63:48] – SRC[63:48];

## PSUBW (with 128-bit operands)

DEST[15:0]  $\leftarrow$  DEST[15:0] – SRC[15:0]; (\* Repeat subtract operation for 2nd through 7th word \*) DEST[127:112]  $\leftarrow$  DEST[127:112] – SRC[127:112];

## PSUBD (with 64-bit operands)

DEST[31:0]  $\leftarrow$  DEST[31:0] - SRC[31:0]; DEST[63:32]  $\leftarrow$  DEST[63:32] - SRC[63:32];

## PSUBD (with 128-bit operands)

DEST[31:0]  $\leftarrow$  DEST[31:0] – SRC[31:0]; (\* Repeat subtract operation for 2nd and 3rd doubleword \*) DEST[127:96]  $\leftarrow$  DEST[127:96] – SRC[127:96];

## VPSUBB (VEX.128 encoded version)

 $\begin{array}{l} \mathsf{DEST}[7:0] \leftarrow \mathsf{SRC1}[7:0]\text{-}\mathsf{SRC2}[7:0] \\ \mathsf{DEST}[15:8] \leftarrow \mathsf{SRC1}[15:8]\text{-}\mathsf{SRC2}[15:8] \\ \mathsf{DEST}[23:16] \leftarrow \mathsf{SRC1}[23:16]\text{-}\mathsf{SRC2}[23:16] \\ \mathsf{DEST}[31:24] \leftarrow \mathsf{SRC1}[31:24]\text{-}\mathsf{SRC2}[31:24] \\ \mathsf{DEST}[39:32] \leftarrow \mathsf{SRC1}[39:32]\text{-}\mathsf{SRC2}[39:32] \\ \mathsf{DEST}[47:40] \leftarrow \mathsf{SRC1}[47:40]\text{-}\mathsf{SRC2}[47:40] \end{array}$ 

DEST[55:48] ← SRC1[55:48]-SRC2[55:48]

DEST[63:56]  $\leftarrow$  SRC1[63:56]-SRC2[63:56]

DEST[71:64]  $\leftarrow$  SRC1[71:64]-SRC2[71:64]

DEST[79:72]  $\leftarrow$  SRC1[79:72]-SRC2[79:72]

DEST[87:80] ← SRC1[87:80]-SRC2[87:80]

DEST[95:88] ← SRC1[95:88]-SRC2[95:88]

DEST[103:96]  $\leftarrow$  SRC1[103:96]-SRC2[103:96]

```
DEST[111:104] \leftarrow SRC1[111:104]-SRC2[111:104]
DEST[119:112] \leftarrow SRC1[119:112]-SRC2[119:112]
DEST[127:120] \leftarrow SRC1[127:120]-SRC2[127:120]
DEST[VLMAX-1:128] \leftarrow 00
```

#### VPSUBW (VEX.128 encoded version)

```
DEST[15:0] \leftarrow SRC1[15:0]-SRC2[15:0]

DEST[31:16] \leftarrow SRC1[31:16]-SRC2[31:16]

DEST[47:32] \leftarrow SRC1[47:32]-SRC2[47:32]

DEST[63:48] \leftarrow SRC1[63:48]-SRC2[63:48]

DEST[79:64] \leftarrow SRC1[79:64]-SRC2[79:64]

DEST[95:80] \leftarrow SRC1[95:80]-SRC2[95:80]

DEST[111:96] \leftarrow SRC1[111:96]-SRC2[111:96]

DEST[127:112] \leftarrow SRC1[127:112]-SRC2[127:112]

DEST[VLMAX-1:128] \leftarrow 0
```

## VPSUBD (VEX.128 encoded version)

```
DEST[31:0] \leftarrow SRC1[31:0]-SRC2[31:0]
DEST[63:32] \leftarrow SRC1[63:32]-SRC2[63:32]
DEST[95:64] \leftarrow SRC1[95:64]-SRC2[95:64]
DEST[127:96] \leftarrow SRC1[127:96]-SRC2[127:96]
DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalents

```
PSUBB: __m64 _mm_sub_pi8(__m64 m1, __m64 m2)
PSUBW: __m64 _mm_sub_pi16(__m64 m1, __m64 m2)
PSUBD: __m64 _mm_sub_pi32(__m64 m1, __m64 m2)
PSUBB: __m128i _mm_sub_epi8 ( __m128i a, __m128i b)
PSUBW: __m128i _mm_sub_epi16 ( __m128i a, __m128i b)
PSUBD: __m128i _mm_sub_epi32 ( __m128i a, __m128i b)
```

## Flags Affected

None.

# **Numeric Exceptions**

None.

## Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# **PSUBQ—Subtract Packed Quadword Integers**

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF FB /r <sup>1</sup> PSUBQ mm1, mm2/m64	RM	V/V	SSE2	Subtract quadword integer in <i>mm1</i> from <i>mm2</i> / <i>m64</i> .
66 OF FB /r PSUBQ xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed quadword integers in <i>xmm1</i> from <i>xmm2 /m128</i> .
VEX.NDS.128.66.0F.WIG FB/r VPSUBQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed quadword integers in xmm3/m128 from xmm2.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD subtract is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PSUBQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

## Operation

#### PSUBQ (with 64-Bit operands)

```
DEST[63:0] \leftarrow DEST[63:0] - SRC[63:0];
```

## PSUBQ (with 128-Bit operands)

```
DEST[63:0] \leftarrow DEST[63:0] – SRC[63:0];
DEST[127:64] \leftarrow DEST[127:64] – SRC[127:64];
```

## VPSUBQ (VEX.128 encoded version)

```
DEST[63:0] \leftarrow SRC1[63:0]-SRC2[63:0]
DEST[127:64] \leftarrow SRC1[127:64]-SRC2[127:64]
DEST[VLMAX-1:128] \leftarrow 0
```

## Intel C/C++ Compiler Intrinsic Equivalents

```
PSUBQ: __m64 _mm_sub_si64(__m64 m1, __m64 m2)
```

PSUBQ: m128i mm sub epi64( m128i m1, m128i m2)

# Flags Affected

None.

# **Numeric Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# PSUBSB/PSUBSW—Subtract Packed Signed Integers with Signed Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF E8 /r <sup>1</sup> PSUBSB mm, mm/m64	RM	V/V	MMX	Subtract signed packed bytes in <i>mm/m64</i> from signed packed bytes in <i>mm</i> and saturate results.
66 OF E8 /r PSUBSB xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results.
OF E9 /r <sup>1</sup> PSUBSW mm, mm/m64	RM	V/V	MMX	Subtract signed packed words in <i>mm/m64</i> from signed packed words in <i>mm</i> and saturate results.
66 OF E9 /r PSUBSW xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results.
VEX.NDS.128.66.0F.WIG E8 /r VPSUBSB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results.
VEX.NDS.128.66.0F.WIG E9 /r VPSUBSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results.

#### NOTES:

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

	instruction operand checoming							
Op/En	Operand 1	Operand 2	Operand 3	Operand 4				
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA				
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA				

# **Instruction Operand Encoding**

## **Description**

Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed signed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value of 7FH or 80H, respectively, is written to the destination operand.

The PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the saturated value of 7FFFH or 8000H, respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

# Operation

## PSUBSB (with 64-bit operands)

DEST[7:0] ← SaturateToSignedByte (DEST[7:0] – SRC (7:0]); (\* Repeat subtract operation for 2nd through 7th bytes \*) DEST[63:56] ← SaturateToSignedByte (DEST[63:56] – SRC[63:56]);

#### PSUBSB (with 128-bit operands)

DEST[7:0]  $\leftarrow$  SaturateToSignedByte (DEST[7:0] - SRC[7:0]);

```
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] ← SaturateToSignedByte (DEST[127:120] − SRC[127:120]);
```

## PSUBSW (with 64-bit operands)

```
DEST[15:0] \leftarrow SaturateToSignedWord (DEST[15:0] – SRC[15:0]); (* Repeat subtract operation for 2nd and 7th words *) DEST[63:48] \leftarrow SaturateToSignedWord (DEST[63:48] – SRC[63:48]);
```

#### PSUBSW (with 128-bit operands)

```
DEST[15:0] ← SaturateToSignedWord (DEST[15:0] – SRC[15:0]); (* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] ← SaturateToSignedWord (DEST[127:112] – SRC[127:112]);
```

#### **VPSUBSB**

```
DEST[7:0] \leftarrow SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);

(* Repeat subtract operation for 2nd through 14th bytes *)

DEST[127:120] \leftarrow SaturateToSignedByte (SRC1[127:120] - SRC2[127:120]);

DEST[VLMAX-1:128] \leftarrow 0
```

#### **VPSUBSW**

```
DEST[15:0] \leftarrow SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]); (* Repeat subtract operation for 2nd through 7th words *) DEST[127:112] \leftarrow SaturateToSignedWord (SRC1[127:112] - SRC2[127:112]); DEST[VLMAX-1:128] \leftarrow 0
```

# Intel C/C++ Compiler Intrinsic Equivalents

```
PSUBSB: __m64 _mm_subs_pi8(__m64 m1, __m64 m2)
PSUBSB: __m128i _mm_subs_epi8(__m128i m1, __m128i m2)
PSUBSW: __m64 _mm_subs_pi16(__m64 m1, __m64 m2)
PSUBSW: __m128i _mm_subs_epi16(__m128i m1, __m128i m2)
```

# Flags Affected

None.

# **Numeric Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers with Unsigned Saturation

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF D8 /r <sup>1</sup> PSUBUSB mm, mm/m64	RM	V/V	MMX	Subtract unsigned packed bytes in <i>mm/m64</i> from unsigned packed bytes in <i>mm</i> and saturate result.
66 OF D8 /r PSUBUSB xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result.
OF D9 /r <sup>1</sup> PSUBUSW mm, mm/m64	RM	V/V	MMX	Subtract unsigned packed words in <i>mm/m64</i> from unsigned packed words in <i>mm</i> and saturate result.
66 OF D9 /r PSUBUSW xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result.
VEX.NDS.128.66.0F.WIG D8 /r VPSUBUSB xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result.
VEX.NDS.128.66.0F.WIG D9 /r VPSUBUSW xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result.

#### NOTES:

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

mod detion operand chessing							
Op/En	Operand 1	Operand 2	Operand 3	Operand 4			
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA			
RVM	ModRM:rea (w)	VEX.νννν (r)	ModRM:r/m (r)	NA			

# **Instruction Operand Encoding**

## **Description**

Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00H is written to the destination operand.

The PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000H is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

# Operation

## PSUBUSB (with 64-bit operands)

DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] – SRC (7:0] ); (\* Repeat add operation for 2nd through 7th bytes \*) DEST[63:56] ← SaturateToUnsignedByte (DEST[63:56] – SRC[63:56];

#### PSUBUSB (with 128-bit operands)

DEST[7:0] ← SaturateToUnsignedByte (DEST[7:0] – SRC[7:0]); (\* Repeat add operation for 2nd through 14th bytes \*) DEST[127:120] ← SaturateToUnSignedByte (DEST[127:120] – SRC[127:120]);

## PSUBUSW (with 64-bit operands)

```
DEST[15:0] \leftarrow SaturateToUnsignedWord (DEST[15:0] – SRC[15:0]); (* Repeat add operation for 2nd and 3rd words *) DEST[63:48] \leftarrow SaturateToUnsignedWord (DEST[63:48] – SRC[63:48]);
```

#### PSUBUSW (with 128-bit operands)

```
DEST[15:0] ← SaturateToUnsignedWord (DEST[15:0] – SRC[15:0]); (* Repeat add operation for 2nd through 7th words *)
DEST[127:112] ← SaturateToUnSignedWord (DEST[127:112] – SRC[127:112]);
```

#### **VPSUBUSB**

```
DEST[7:0] \leftarrow SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]); (* Repeat subtract operation for 2nd through 14th bytes *) DEST[127:120] \leftarrow SaturateToUnsignedByte (SRC1[127:120] - SRC2[127:120]); DEST[VLMAX-1:128] \leftarrow 0
```

#### **VPSUBUSW**

```
\begin{aligned} & \mathsf{DEST}[15:0] \leftarrow \mathsf{SaturateToUnsignedWord} \ (\mathsf{SRC1}[15:0] - \mathsf{SRC2}[15:0]); \\ & (\mathsf{*Repeat\ subtract\ operation\ for\ 2nd\ through\ 7th\ words\ \mathsf{*}}) \\ & \mathsf{DEST}[127:112] \leftarrow \mathsf{SaturateToUnsignedWord} \ (\mathsf{SRC1}[127:112] - \mathsf{SRC2}[127:112]); \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{aligned}
```

# Intel C/C++ Compiler Intrinsic Equivalents

```
PSUBUSB: __m64 _mm_subs_pu8(__m64 m1, __m64 m2)
PSUBUSB: __m128i _mm_subs_epu8(__m128i m1, __m128i m2)
PSUBUSW: __m64 _mm_subs_pu16(__m64 m1, __m64 m2)
PSUBUSW: __m128i _mm_subs_epu16(__m128i m1, __m128i m2)
```

# **Flags Affected**

None.

# **Numeric Exceptions**

None.

# Other Exceptions

```
See Exceptions Type 4; additionally #UD If VEX.L = 1.
```

# **PTEST- Logical Compare**

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 38 17 /r PTEST xmm1, xmm2/m128	RM	V/V	SSE4_1	Set ZF if xmm2/m128 AND xmm1 result is all 0s. Set CF if xmm2/m128 AND NOT xmm1 result is all 0s.
VEX.128.66.0F38.WIG 17 /r VPTEST xmm1, xmm2/m128	RM	V/V	AVX	Set ZF and CF depending on bitwise AND and ANDN of sources.
VEX.256.66.0F38.WIG 17 /r VPTEST ymm1, ymm2/m256	RM	V/V	AVX	Set ZF and CF depending on bitwise AND and ANDN of sources.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r)	ModRM:r/m (r)	NA	NA

## Description

PTEST and VPTEST set the ZF flag if all bits in the result are 0 of the bitwise AND of the first source operand (first operand) and the second source operand (second operand). VPTEST sets the CF flag if all bits in the result are 0 of the bitwise AND of the second source operand (second operand) and the logical NOT of the destination operand.

The first source register is specified by the ModR/M reg field.

128-bit versions: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.

VEX.256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

## Operation

#### (V)PTEST (128-bit version)

IF (SRC[127:0] BITWISE AND DEST[127:0] = 0)

THEN ZF  $\leftarrow$  1;

ELSE ZF  $\leftarrow$  0;

```
IF (SRC[127:0] BITWISE AND NOT DEST[127:0] = 0)
   THEN CF \leftarrow 1;
   ELSE CF \leftarrow 0:
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow O;
VPTEST (VEX.256 encoded version)
IF (SRC[255:0] BITWISE AND DEST[255:0] = 0) THEN ZF \leftarrow 1;
   ELSE ZF \leftarrow 0;
IF (SRC[255:0] BITWISE AND NOT DEST[255:0] = 0) THEN CF \leftarrow 1;
   ELSE CF \leftarrow 0;
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow O;
Intel C/C++ Compiler Intrinsic Equivalent
PTEST
               int _mm_testz_si128 (__m128i s1, __m128i s2);
               int _mm_testc_si128 (__m128i s1, __m128i s2);
               int _mm_testnzc_si128 (__m128i s1, __m128i s2);
VPTEST
int _mm256_testz_si256 (__m256i s1, __m256i s2);
int mm256 testc si256 ( m256i s1, m256i s2);
int _mm256_testnzc_si256 (__m256i s1, __m256i s2);
int _mm_testz_si128 (__m128i s1, __m128i s2);
int mm testc si128 ( m128i s1, m128i s2);
int _mm_testnzc_si128 (__m128i s1, __m128i s2);
Flags Affected
The OF, AF, PF, SF flags are cleared and the ZF, CF flags are set according to the oper-
ation.
SIMD Floating-Point Exceptions
None.
```

# Other Exceptions See Exceptions Ty

See Exceptions Type 4; additionally #UD If VEX.vvvv != 1111B.

# PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 68 /r <sup>1</sup> PUNPCKHBW mm, mm/m64	RM	V/V	MMX	Unpack and interleave high- order bytes from <i>mm</i> and <i>mm/m64</i> into <i>mm</i> .
66 OF 68 /r PUNPCKHBW xmm1, xmm2/m128	RM	V/V	SSE2	Unpack and interleave high- order bytes from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> .
OF 69 /r <sup>1</sup> PUNPCKHWD <i>mm, mm/m64</i>	RM	V/V	MMX	Unpack and interleave highorder words from <i>mm</i> and <i>mm/m64</i> into <i>mm</i> .
66 OF 69 /r PUNPCKHWD xmm1, xmm2/m128	RM	V/V	SSE2	Unpack and interleave high- order words from <i>xmm1</i> and <i>xmm2/m128</i> into <i>xmm1</i> .
OF 6A /r <sup>1</sup> PUNPCKHDQ mm, mm/m64	RM	V/V	MMX	Unpack and interleave high- order doublewords from <i>mm</i> and <i>mm/m64</i> into <i>mm</i> .
66 OF 6A /r PUNPCKHDQ xmm1, xmm2/m128	RM	V/V	SSE2	Unpack and interleave high- order doublewords from xmm1 and xmm2/m128 into xmm1.
66 OF 6D /r PUNPCKHQDQ xmm1, xmm2/m128	RM	V/V	SSE2	Unpack and interleave high- order quadwords from xmm1 and xmm2/m128 into xmm1.
VEX.NDS.128.66.0F.WIG 68/r VPUNPCKHBW xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1.
VEX.NDS.128.66.0F.WIG 69/r VPUNPCKHWD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Interleave high-order words from xmm2 and xmm3/m128 into xmm1.
VEX.NDS.128.66.0F.WIG 6A/r VPUNPCKHDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Interleave high-order doublewords from xmm2 and xmm3/m128 into xmm1.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.128.66.0F.WIG 6D/r VPUNPCKHQDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Interleave high-order quadword from xmm2 and xmm3/m128 into xmm1 register.

#### NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, or quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. Figure 4-15 shows the unpack operation for bytes in 64-bit operands. The low-order data elements are ignored.




Figure 4-15. PUNPCKHBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 64-bit memory operand, the full 64-bit operand is accessed from memory, but the instruction uses only the high-order 32 bits. When the source data comes from a

128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKHBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKHWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE versions: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded versions: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

# Operation

```
PUNPCKHBW instruction with 64-bit operands:
```

DEST[7:0]  $\leftarrow$  DEST[39:32];

DEST[15:8]  $\leftarrow$  SRC[39:32];

DEST[23:16]  $\leftarrow$  DEST[47:40];

DEST[31:24]  $\leftarrow$  SRC[47:40];

DEST[39:32]  $\leftarrow$  DEST[55:48];

DEST[47:40]  $\leftarrow$  SRC[55:48];

DEST[55:48]  $\leftarrow$  DEST[63:56];

DEST[63:56]  $\leftarrow$  SRC[63:56];

PUNPCKHW instruction with 64-bit operands:

DEST[15:0]  $\leftarrow$  DEST[47:32];

DEST[31:16]  $\leftarrow$  SRC[47:32];

DEST[47:32]  $\leftarrow$  DEST[63:48];

DEST[63:48]  $\leftarrow$  SRC[63:48];

PUNPCKHDQ instruction with 64-bit operands:

DEST[31:0]  $\leftarrow$  DEST[63:32];

```
DEST[63:32] \leftarrow SRC[63:32];
PUNPCKHBW instruction with 128-bit operands:
   DEST[7:0]← DEST[71:64];
   DEST[15:8] \leftarrow SRC[71:64];
   DEST[23:16] \leftarrow DEST[79:72];
   DEST[31:24] \leftarrow SRC[79:72];
   DEST[39:32] \leftarrow DEST[87:80];
   DEST[47:40] \leftarrow SRC[87:80];
   DEST[55:48] \leftarrow DEST[95:88];
   DEST[63:56] \leftarrow SRC[95:88];
   DEST[71:64] \leftarrow DEST[103:96];
   DEST[79:72] \leftarrow SRC[103:96];
   DEST[87:80] \leftarrow DEST[111:104];
   DEST[95:88] \leftarrow SRC[111:104];
   DEST[103:96] \leftarrow DEST[119:112];
   DEST[111:104] \leftarrow SRC[119:112];
   DEST[119:112] \leftarrow DEST[127:120];
   DEST[127:120] \leftarrow SRC[127:120];
PUNPCKHWD instruction with 128-bit operands:
   DEST[15:0] \leftarrow DEST[79:64];
   DEST[31:16] \leftarrow SRC[79:64];
   DEST[47:32] \leftarrow DEST[95:80];
   DEST[63:48] \leftarrow SRC[95:80];
   DEST[79:64] \leftarrow DEST[111:96];
   DEST[95:80] \leftarrow SRC[111:96];
   DEST[111:96] \leftarrow DEST[127:112];
   DEST[127:112] \leftarrow SRC[127:112];
PUNPCKHDQ instruction with 128-bit operands:
   DEST[31:0] \leftarrow DEST[95:64];
   DEST[63:32] \leftarrow SRC[95:64];
   DEST[95:64] \leftarrow DEST[127:96];
   DEST[127:96] \leftarrow SRC[127:96];
PUNPCKHQDQ instruction:
   DEST[63:0] \leftarrow DEST[127:64];
   DEST[127:64] \leftarrow SRC[127:64];
PUNPCKHBW
DEST[127:0] ← INTERLEAVE HIGH BYTES(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
VPUNPCKHBW
```

DEST[127:0]  $\leftarrow$  INTERLEAVE\_HIGH\_BYTES(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### **PUNPCKHWD**

DEST[127:0] ← INTERLEAVE\_HIGH\_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### **VPUNPCKHWD**

DEST[127:0]  $\leftarrow$  INTERLEAVE\_HIGH\_WORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### **PUNPCKHDO**

DEST[127:0] ← INTERLEAVE\_HIGH\_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

#### **VPUNPCKHDQ**

$$\label{eq:destination} \begin{split} \mathsf{DEST}[127:0] &\leftarrow \mathsf{INTERLEAVE\_HIGH\_DWORDS}(\mathsf{SRC1}, \mathsf{SRC2}) \\ \mathsf{DEST}[\mathsf{VLMAX-1:128}] &\leftarrow 0 \end{split}$$

#### **PUNPCKHQDQ**

DEST[127:0] ← INTERLEAVE\_HIGH\_QWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

## **VPUNPCKHQDQ**

DEST[127:0] ← INTERLEAVE HIGH QWORDS(SRC1, SRC2)

DEST[VLMAX-1:128]  $\leftarrow 0$ 

# Intel C/C++ Compiler Intrinsic Equivalents

 PUNPCKHBW:
 \_m64 \_mm\_unpackhi\_pi8(\_\_m64 m1, \_\_m64 m2)

 PUNPCKHBW:
 \_m128i \_mm\_unpackhi\_epi8(\_\_m128i m1, \_\_m128i m2)

 PUNPCKHWD:
 \_m64 \_mm\_unpackhi\_epi16(\_\_m64 m1, \_\_m64 m2)

 PUNPCKHWD:
 \_m128i \_mm\_unpackhi\_epi32(\_\_m64 m1, \_\_m64 m2)

 PUNPCKHDQ:
 \_m128i \_mm\_unpackhi\_epi32(\_\_m128i m1, \_\_m128i m2)

 PUNPCKHQQ:
 \_m128i \_mm\_unpackhi\_epi64 ( \_\_m128i a, \_\_m128i b)

# Flags Affected

None.

# INSTRUCTION SET REFERENCE, M-Z

# **Numeric Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ— Unpack Low Data

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 60 /r <sup>1</sup> PUNPCKLBW mm, mm/m32	RM	V/V	MMX	Interleave low-order bytes from <i>mm</i> and <i>mm/m32</i> into <i>mm</i> .
66 OF 60 /r PUNPCKLBW xmm1, xmm2/m128	RM	V/V	SSE2	Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1.
OF 61 /r <sup>1</sup> PUNPCKLWD mm, mm/m32	RM	V/V	MMX	Interleave low-order words from <i>mm</i> and <i>mm/m32</i> into <i>mm</i> .
66 OF 61 /r PUNPCKLWD xmm1, xmm2/m128	RM	V/V	SSE2	Interleave low-order words from xmm1 and xmm2/m128 into xmm1.
OF 62 /r <sup>1</sup> PUNPCKLDQ mm, mm/m32	RM	V/V	MMX	Interleave low-order doublewords from <i>mm</i> and <i>mm/m32</i> into <i>mm</i> .
66 OF 62 /r PUNPCKLDQ xmm1, xmm2/m128	RM	V/V	SSE2	Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1.
66 OF 6C /r PUNPCKLQDQ xmm1, xmm2/m128	RM	V/V	SSE2	Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register.
VEX.NDS.128.66.0F.WIG 60/r VPUNPCKLBW xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1.
VEX.NDS.128.66.0F.WIG 61/r VPUNPCKLWD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Interleave low-order words from xmm2 and xmm3/m128 into xmm1.
VEX.NDS.128.66.0F.WIG 62/r VPUNPCKLDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Interleave low-order doublewords from xmm2 and xmm3/m128 into xmm1.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.128.66.0F.WIG 6C/r VPUNPCKLQDQ xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Interleave low-order quadword from xmm2 and xmm3/m128 into xmm1 register.

#### NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. (Figure 4-16 shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.




Figure 4-16. PUNPCKLBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 32-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the low-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKLBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKLWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE versions: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded versions: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

# Operation

```
PUNPCKLBW instruction with 64-bit operands:
    DEST[63:56] \leftarrow SRC[31:24];
   DEST[55:48] \leftarrow DEST[31:24];
   DEST[47:40] \leftarrow SRC[23:16];
   DEST[39:32] \leftarrow DEST[23:16];
   DEST[31:24] \leftarrow SRC[15:8];
   DEST[23:16] \leftarrow DEST[15:8];
   DEST[15:8] \leftarrow SRC[7:0];
   DEST[7:0] \leftarrow DEST[7:0];
PUNPCKLWD instruction with 64-bit operands:
   DEST[63:48] \leftarrow SRC[31:16];
   DEST[47:32] \leftarrow DEST[31:16];
   DEST[31:16] \leftarrow SRC[15:0];
   DEST[15:0] \leftarrow DEST[15:0];
PUNPCKLDQ instruction with 64-bit operands:
   DEST[63:32] \leftarrow SRC[31:0];
   DEST[31:0] \leftarrow DEST[31:0];
PUNPCKLBW instruction with 128-bit operands:
   DEST[7:0]← DEST[7:0];
```

```
DEST[15:8] \leftarrow SRC[7:0];
    DEST[23:16] \leftarrow DEST[15:8];
    DEST[31:24] \leftarrow SRC[15:8];
    DEST[39:32] \leftarrow DEST[23:16];
    DEST[47:40] \leftarrow SRC[23:16];
    DEST[55:48] \leftarrow DEST[31:24];
    DEST[63:56] \leftarrow SRC[31:24];
    DEST[71:64] \leftarrow DEST[39:32];
    DEST[79:72] \leftarrow SRC[39:32];
    DEST[87:80] \leftarrow DEST[47:40];
    DEST[95:88] \leftarrow SRC[47:40];
    DEST[103:96] \leftarrow DEST[55:48];
    DEST[111:104] \leftarrow SRC[55:48];
    DEST[119:112] \leftarrow DEST[63:56];
    DEST[127:120] \leftarrow SRC[63:56];
PUNPCKLWD instruction with 128-bit operands:
    DEST[15:0] \leftarrow DEST[15:0];
    DEST[31:16] \leftarrow SRC[15:0];
    DEST[47:32] \leftarrow DEST[31:16];
    DEST[63:48] \leftarrow SRC[31:16];
    DEST[79:64] \leftarrow DEST[47:32];
    DEST[95:80] \leftarrow SRC[47:32];
    DEST[111:96] \leftarrow DEST[63:48];
    DEST[127:112] \leftarrow SRC[63:48];
PUNPCKLDQ instruction with 128-bit operands:
    DEST[31:0] \leftarrow DEST[31:0];
    DEST[63:32] \leftarrow SRC[31:0];
    DEST[95:64] \leftarrow DEST[63:32];
    DEST[127:96] \leftarrow SRC[63:32];
PUNPCKLQDQ
    DEST[63:0] \leftarrow DEST[63:0];
    DEST[127:64] \leftarrow SRC[63:0];
VPUNPCKLBW
DEST[127:0] ← INTERLEAVE BYTES(SRC1, SRC2)
DEST[VLMAX-1:128] \leftarrow 0
VPUNPCKLWD
DEST[127:0] \leftarrow INTERLEAVE_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \leftarrow 0
```

#### **VPUNPCKLDQ**

DEST[127:0]  $\leftarrow$  INTERLEAVE\_DWORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

#### **VPUNPCKLQDQ**

DEST[127:0]  $\leftarrow$  INTERLEAVE\_QWORDS(SRC1, SRC2) DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalents

```
      PUNPCKLBW:
      _m64 _mm_unpacklo_pi8 (__m64 m1, __m64 m2)

      PUNPCKLBW:
      _m128i _mm_unpacklo_epi8 (__m128i m1, __m128i m2)

      PUNPCKLWD:
      _m64 _mm_unpacklo_pi16 (__m64 m1, __m64 m2)

      PUNPCKLWD:
      _m128i _mm_unpacklo_epi16 (__m128i m1, __m128i m2)

      PUNPCKLDQ:
      _m64 _mm_unpacklo_epi32 (__m64 m1, __m64 m2)

      PUNPCKLDQ:
      _m128i _mm_unpacklo_epi32 (__m128i m1, __m128i m2)

      PUNPCKLQDQ:
      _m128i _mm_unpacklo_epi64 (__m128i m1, __m128i m2)
```

## **Flags Affected**

None.

# **Numeric Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally #UD If VEX.L = 1.

PUSH—Push Word	l, Doubleword	l or Quadword	J Onto the Stack

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
FF /6	PUSH r/m16	М	Valid	Valid	Push <i>r/m16.</i>
FF /6	PUSH r/m32	М	N.E.	Valid	Push <i>r/m32.</i>
FF /6	PUSH r/m64	М	Valid	N.E.	Push r/m64.
50+ <i>rw</i>	PUSH <i>r16</i>	0	Valid	Valid	Push <i>r16.</i>
50+ <i>rd</i>	PUSH <i>r32</i>	0	N.E.	Valid	Push <i>r32.</i>
50+ <i>rd</i>	PUSH <i>r64</i>	0	Valid	N.E.	Push <i>r64.</i>
6A	PUSH imm8	1	Valid	Valid	Push imm8.
68	PUSH imm16	1	Valid	Valid	Push imm16.
68	PUSH imm32	1	Valid	Valid	Push imm32.
0E	PUSH CS	NP	Invalid	Valid	Push CS.
16	PUSH SS	NP	Invalid	Valid	Push SS.
1E	PUSH DS	NP	Invalid	Valid	Push DS.
06	PUSH ES	NP	Invalid	Valid	Push ES.
OF AO	PUSH FS	NP	Valid	Valid	Push FS.
OF A8	PUSH GS	NP	Valid	Valid	Push GS.

#### **NOTES:**

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA
0	opcode + rd (w)	NA	NA	NA
I	imm8/16/32	NA	NA	NA
NP	NA	NA	NA	NA

# **Description**

Decrements the stack pointer and then stores the source operand on the top of the stack. Address and operand sizes are determined and used as follows:

• Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).

The address size is used only when referencing a source operand in memory.

<sup>\*</sup> See IA-32 Architecture Compatibility section below.

 Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes (66H or REX.W).

The operand size (16, 32, or 64 bits) determines the amount by which the stack pointer is decremented (2, 4 or 8).

If the source operand is an immediate and its size is less than the operand size, a sign-extended value is pushed on the stack. If the source operand is a segment register (16 bits) and the operand size is greater than 16 bits, a zero-extended value is pushed on the stack.

• Stack-address size. Outside of 64-bit mode, the B flag in the current stacksegment descriptor determines the size of the stack pointer (16 or 32 bits); in 64-bit mode, the size of the stack pointer is always 64 bits.

The stack-address size determines the width of the stack pointer when writing to the stack in memory and when decrementing the stack pointer. (As stated above, the amount by which the stack pointer is decremented is determined by the operand size.)

If the operand size is less than the stack-address size, the PUSH instruction may result in a misaligned stack pointer (a stack pointer that is not aligned on a doubleword or quadword boundary).

The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. If a PUSH instruction uses a memory operand in which the ESP register is used for computing the operand address, the address of the operand is computed before the ESP register is decremented.

If the ESP or SP register is 1 when the PUSH instruction is executed in real-address mode, a stack-fault exception (#SS) is generated (because the limit of the stack segment is violated). Its delivery encounters a second stack-fault exception (for the same reason), causing generation of a double-fault exception (#DF). Delivery of the double-fault exception encounters a third stack-fault exception, and the logical processor enters shutdown mode. See the discussion of the double-fault exception in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

# IA-32 Architecture Compatibility

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true for Intel 64 architecture, real-address and virtual-8086 modes of IA-32 architecture.) For the Intel<sup>®</sup> 8086 processor, the PUSH SP instruction pushes the new value of the SP register (that is the value after it has been decremented by 2).

#### Operation

IF SRC is a segment register THEN

```
IF operand size = 16
              THEN TEMP \leftarrow SRC;
              ELSE TEMP \leftarrow ZeroExtend(SRC);
                                                       (* extend to operand size *)
         FI;
ELSE IF SRC is immediate byte
    THEN TEMP \leftarrow SignExtend(SRC);
                                                       (* extend to operand size *)
ELSE IF SRC is immediate word
                                                       (* operand size is 16 *)
    THEN TEMP \leftarrow SRC;
ELSE IF SRC is immediate doubleword
                                                       (* operand size is 32 or 64 *)
    THEN
         IF operand size = 32
              THEN TEMP \leftarrow SRC;
              ELSE TEMP \leftarrow SignExtend(SRC);
                                                       (* extend to operand size of 64 *)
         FI;
ELSE IF SRC is in memory
    THEN TEMP \leftarrow SRC;
                                                       (* use address and operand sizes *)
    ELSE TEMP \leftarrow SRC;
                                                       (* SRC is register; use operand size *)
FI;
IF in 64-bit mode
                                                       (* stack-address size = 64 *)
    THEN
         IF operand size = 64
              THEN
                   RSP \leftarrow RSP - 8;
                   Memory[RSP] \leftarrow TEMP;
                                                       (* Push quadword *)
              ELSE
                                                       (* operand size = 16 *)
                   RSP \leftarrow RSP - 2;
                   Memory[RSP] \leftarrow TEMP;
                                                       (* Push word *)
        FI;
ELSE IF stack-address size = 32
    THEN
         IF operand size = 32
              THEN
                   ESP \leftarrow ESP - 4;
                   Memory[SS:ESP] \leftarrow TEMP;
                                                       (* Push doubleword *)
              ELSE
                                                       (* operand size = 16 *)
                   ESP \leftarrow ESP - 2;
                   Memory[SS:ESP] \leftarrow TEMP;
                                                       (* Push word *)
         FI;
    ELSE
                                                       (* stack-address size = 16 *)
         IF operand size = 32
              THEN
                   SP \leftarrow SP - 4;
                   Memory[SS:SP] \leftarrow TEMP;
                                                       (* Push doubleword *)
```

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

seament limit.

If the new value of the SP or ESP register is outside the stack

segment limit.

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form. #SS(0) If the stack address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# PUSHA/PUSHAD—Push All General-Purpose Registers

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
60	PUSHA	NP	Invalid	Valid	Push AX, CX, DX, BX, original SP, BP, SI, and DI.
60	PUSHAD	NP	Invalid	Valid	Push EAX, ECX, EDX, EBX, original ESP, EBP, ESI, and EDI.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

## **Description**

Pushes the contents of the general-purpose registers onto the stack. The registers are stored on the stack in the following order: EAX, ECX, EDX, EBX, ESP (original value), EBP, ESI, and EDI (if the current operand-size attribute is 32) and AX, CX, DX, BX, SP (original value), BP, SI, and DI (if the operand-size attribute is 16). These instructions perform the reverse operation of the POPA/POPAD instructions. The value pushed for the ESP or SP register is its value before prior to pushing the first register (see the "Operation" section below).

The PUSHA (push all) and PUSHAD (push all double) mnemonics reference the same opcode. The PUSHA instruction is intended for use when the operand-size attribute is 16 and the PUSHAD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when PUSHA is used and to 32 when PUSHAD is used. Others may treat these mnemonics as synonyms (PUSHA/PUSHAD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In the real-address mode, if the ESP or SP register is 1, 3, or 5 when PUSHA/PUSHAD executes: an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

# Operation

IF 64-bit Mode

THEN #UD

```
FI:
IF OperandSize = 32 (* PUSHAD instruction *)
   THFN
        Temp \leftarrow (ESP);
        Push(EAX);
        Push(ECX):
        Push(EDX):
        Push(EBX);
        Push(Temp);
        Push(EBP);
        Push(ESI):
        Push(EDI);
   ELSE (* OperandSize = 16, PUSHA instruction *)
        Temp \leftarrow (SP);
        Push(AX);
        Push(CX);
        Push(DX);
        Push(BX);
        Push(Temp);
        Push(BP);
        Push(SI);
        Push(DI);
FI:
```

## Flags Affected

None.

# **Protected Mode Exceptions**

#SS(0) If the starting or ending stack address is outside the stack

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while the current

privilege level is 3 and alignment checking is enabled.

**#UD** If the LOCK prefix is used.

# **Real-Address Mode Exceptions**

#GP If the ESP or SP register contains 7, 9, 11, 13, or 15.

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) If the ESP or SP register contains 7, 9, 11, 13, or 15.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment

checking is enabled.

**#UD** If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

#UD If in 64-bit mode.

# PUSHF/PUSHFD—Push EFLAGS Register onto the Stack

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
9C	PUSHF	NP	Valid	Valid	Push lower 16 bits of EFLAGS.
9C	PUSHFD	NP	N.E.	Valid	Push EFLAGS.
9C	PUSHFQ	NP	Valid	N.E.	Push RFLAGS.

## Instruction Operand Encoding

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
'	•	•	•	•
NP	NA	NA	NA	NA
141	14/1	14/ (	14/ (	14/ (

## **Description**

Decrements the stack pointer by 4 (if the current operand-size attribute is 32) and pushes the entire contents of the EFLAGS register onto the stack, or decrements the stack pointer by 2 (if the operand-size attribute is 16) and pushes the lower 16 bits of the EFLAGS register (that is, the FLAGS register) onto the stack. These instructions reverse the operation of the POPF/POPFD instructions.

When copying the entire EFLAGS register to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, the values for these flags are cleared in the EFLAGS image stored on the stack. See Chapter 3 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for more information about the EFLAGS register.

The PUSHF (push flags) and PUSHFD (push flags double) mnemonics reference the same opcode. The PUSHF instruction is intended for use when the operand-size attribute is 16 and the PUSHFD instruction for when the operand-size attribute is 32. Some assemblers may force the operand size to 16 when PUSHF is used and to 32 when PUSHFD is used. Others may treat these mnemonics as synonyms (PUSHF/PUSHFD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In 64-bit mode, the instruction's default operation is to decrement the stack pointer (RSP) by 8 and pushes RFLAGS on the stack. 16-bit operation is supported using the operand size override prefix 66H. 32-bit operand size cannot be encoded in this mode. When copying RFLAGS to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, values for these flags are cleared in the RFLAGS image stored on the stack.

When in virtual-8086 mode and the I/O privilege level (IOPL) is less than 3, the PUSHF/PUSHFD instruction causes a general protection exception (#GP).

In the real-address mode, if the ESP or SP register is 1 when PUSHF/PUSHFD instruction executes: an #SS exception is generated but not delivered (the stack error reported prevents #SS delivery). Next, the processor generates a #DF exception and enters a shutdown state as described in the #DF discussion in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

#### Operation

```
IF (PE = 0) or (PE = 1) and ((VM = 0)) or (VM = 1) and (VM = 3)
(* Real-Address Mode, Protected mode, or Virtual-8086 mode with IOPL equal to 3 *)
   THEN
        IF OperandSize = 32
            THEN
                 push (EFLAGS AND OOFCFFFFH);
                 (* VM and RF EFLAG bits are cleared in image stored on the stack *)
            ELSE
                 push (EFLAGS); (* Lower 16 bits only *)
        FI:
   ELSE IF 64-bit MODE (* In 64-bit Mode *)
        IF OperandSize = 64
            THEN
                 push (RFLAGS AND 00000000_00FCFFFFH);
                 (* VM and RF RFLAG bits are cleared in image stored on the stack; *)
            FLSE
                 push (EFLAGS); (* Lower 16 bits only *)
        FI:
   ELSE (* In Virtual-8086 Mode with IOPL less than 3 *)
        #GP(0); (* Trap to virtual-8086 monitor *)
FI;
```

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#SS(0) If the new value of the ESP register is outside the stack segment

boundary.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while the current

privilege level is 3 and alignment checking is enabled.

#UD If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If the I/O privilege level is less than 3.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while alignment

checking is enabled.

**#UD** If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form. #SS(0) If the stack address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory reference is made while the current

privilege level is 3 and alignment checking is enabled.

**#UD** If the LOCK prefix is used.

# **PXOR—Logical Exclusive OR**

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF EF /r <sup>1</sup> PXOR mm, mm/m64	RM	V/V	MMX	Bitwise XOR of mm/m64 and mm.
66 OF EF /r PXOR xmm1, xmm2/m128	RM	V/V	SSE2	Bitwise XOR of xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG EF /r VPXOR xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Bitwise XOR of xmm3/m128 and xmm2.

#### NOTES:

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### Description

Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will #UD.

# Operation

#### PXOR (128-bit Legacy SSE version)

<sup>1.</sup> See note in Section 2.4, "Instruction Exception Specification" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

DEST ← DEST XOR SRC
DEST[VLMAX-1:128] (Unmodified)

#### VPXOR (VEX.128 encoded version)

DEST  $\leftarrow$  SRC1 XOR SRC2 DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

PXOR: \_\_m64 \_mm\_xor\_si64 (\_\_m64 m1, \_\_m64 m2)
PXOR: \_\_m128i \_mm\_xor\_si128 ( \_\_m128i a, \_\_m128i b)

## Flags Affected

None.

## **Numeric Exceptions**

None.

#### Other Exceptions

See Exceptions Type 4; additionally #UD If VEX.L = 1.

# RCL/RCR/ROL/ROR--Rotate

Opcode**	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
D0 /2	RCL <i>r/m8</i> , 1	M1	Valid	Valid	Rotate 9 bits (CF, r/m8) left once.
REX + D0 /2	RCL <i>r/m8*</i> , 1	M1	Valid	N.E.	Rotate 9 bits (CF, r/m8) left once.
D2 /2	RCL r/m8, CL	MC	Valid	Valid	Rotate 9 bits (CF, r/m8) left CL times.
REX + D2 /2	RCL r/m8*, CL	MC	Valid	N.E.	Rotate 9 bits (CF, r/m8) left CL times.
C0 /2 ib	RCL r/m8, imm8	MI	Valid	Valid	Rotate 9 bits (CF, r/m8) left imm8 times.
REX + CO /2 ib	RCL r/m8*, imm8	MI	Valid	N.E.	Rotate 9 bits (CF, r/m8) left imm8 times.
D1 /2	RCL <i>r/m16</i> , 1	M1	Valid	Valid	Rotate 17 bits (CF, r/m16) left once.
D3 /2	RCL r/m16, CL	MC	Valid	Valid	Rotate 17 bits (CF, r/m16) left CL times.
C1 /2 ib	RCL r/m16, imm8	MI	Valid	Valid	Rotate 17 bits (CF, r/m16) left imm8 times.
D1 /2	RCL <i>r/m32</i> , 1	M1	Valid	Valid	Rotate 33 bits (CF, r/m32) left once.
REX.W + D1 /2	RCL <i>r/m64</i> , 1	M1	Valid	N.E.	Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count.
D3 /2	RCL r/m32, CL	MC	Valid	Valid	Rotate 33 bits (CF, r/m32) left CL times.
REX.W + D3 /2	RCL r/m64, CL	MC	Valid	N.E.	Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count.
C1 /2 ib	RCL r/m32, imm8	MI	Valid	Valid	Rotate 33 bits (CF, r/m32) left imm8 times.
REX.W + C1 /2 ib	RCL r/m64, imm8	MI	Valid	N.E.	Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count.
D0 /3	RCR <i>r/m8</i> , 1	M1	Valid	Valid	Rotate 9 bits (CF, r/m8) right once.
REX + D0 /3	RCR <i>r/m8*</i> , 1	M1	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) right once.

Opcode**	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
D2 /3	RCR r/m8, CL	MC	Valid	Valid	Rotate 9 bits (CF, r/m8) right CL times.
REX + D2 /3	RCR r/m8*, CL	MC	Valid	N.E.	Rotate 9 bits (CF, <i>r/m8</i> ) right CL times.
CO /3 ib	RCR r/m8, imm8	MI	Valid	Valid	Rotate 9 bits (CF, r/m8) right imm8 times.
REX + CO /3 ib	RCR r/m8*, imm8	MI	Valid	N.E.	Rotate 9 bits (CF, r/m8) right imm8 times.
D1 /3	RCR <i>r/m16</i> , 1	M1	Valid	Valid	Rotate 17 bits (CF, r/m16) right once.
D3 /3	RCR <i>r/m16</i> , CL	MC	Valid	Valid	Rotate 17 bits (CF, r/m16) right CL times.
C1 /3 ib	RCR r/m16, imm8	MI	Valid	Valid	Rotate 17 bits (CF, r/m16) right imm8 times.
D1 /3	RCR <i>r/m32</i> , 1	M1	Valid	Valid	Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count.
REX.W + D1 /3	RCR <i>r/m64</i> , 1	M1	Valid	N.E.	Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count.
D3 /3	RCR <i>r/m32</i> , CL	MC	Valid	Valid	Rotate 33 bits (CF, r/m32) right CL times.
REX.W + D3 /3	RCR r/m64, CL	MC	Valid	N.E.	Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count.
C1 /3 ib	RCR r/m32, imm8	MI	Valid	Valid	Rotate 33 bits (CF, r/m32) right imm8 times.
REX.W + C1 /3 ib	RCR r/m64, imm8	MI	Valid	N.E.	Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count.
D0 /0	ROL <i>r/m8</i> , 1	M1	Valid	Valid	Rotate 8 bits <i>r/m8</i> left once.
REX + D0 /0	ROL <i>r/m8*</i> , 1	M1	Valid	N.E.	Rotate 8 bits <i>r/m8</i> left once
D2 /0	ROL <i>r/m8</i> , CL	MC	Valid	Valid	Rotate 8 bits <i>r/m8</i> left CL times.
REX + D2 /0	ROL r/m8*, CL	MC	Valid	N.E.	Rotate 8 bits <i>r/m8</i> left CL times.
CO /O ib	ROL r/m8, imm8	MI	Valid	Valid	Rotate 8 bits <i>r/m8</i> left <i>imm8</i> times.

Opcode**	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
REX + CO /O ib	ROL r/m8*, imm8	MI	Valid	N.E.	Rotate 8 bits <i>r/m8</i> left <i>imm8</i> times.
D1 /0	ROL <i>r/m16</i> , 1	M1	Valid	Valid	Rotate 16 bits <i>r/m16</i> left once.
D3 /0	ROL <i>r/m16</i> , CL	MC	Valid	Valid	Rotate 16 bits <i>r/m16</i> left CL times.
C1 /0 ib	ROL r/m16, imm8	MI	Valid	Valid	Rotate 16 bits <i>r/m16</i> left <i>imm8</i> times.
D1 /0	ROL <i>r/m32</i> , 1	M1	Valid	Valid	Rotate 32 bits <i>r/m32</i> left once.
REX.W + D1 /0	ROL <i>r/m64</i> , 1	M1	Valid	N.E.	Rotate 64 bits <i>r/m64</i> left once. Uses a 6 bit count.
D3 /0	ROL <i>r/m32</i> , CL	MC	Valid	Valid	Rotate 32 bits <i>r/m32</i> left CL times.
REX.W + D3 /0	ROL <i>r/m64</i> , CL	MC	Valid	N.E.	Rotate 64 bits r/m64 left CL times. Uses a 6 bit count.
C1 /0 ib	ROL r/m32, imm8	MI	Valid	Valid	Rotate 32 bits <i>r/m32</i> left <i>imm8</i> times.
C1 /0 ib	ROL r/m64, imm8	MI	Valid	N.E.	Rotate 64 bits <i>r/m64</i> left <i>imm8</i> times. Uses a 6 bit count.
D0 /1	ROR <i>r/m8</i> , 1	M1	Valid	Valid	Rotate 8 bits <i>r/m8</i> right once.
REX + D0 /1	ROR <i>r/m8*</i> , 1	M1	Valid	N.E.	Rotate 8 bits <i>r/m8</i> right once.
D2 /1	ROR r/m8, CL	MC	Valid	Valid	Rotate 8 bits <i>r/m8</i> right CL times.
REX + D2 /1	ROR r/m8*, CL	MC	Valid	N.E.	Rotate 8 bits <i>r/m8</i> right CL times.
CO /1 ib	ROR r/m8, imm8	MI	Valid	Valid	Rotate 8 bits <i>r/m16</i> right <i>imm8</i> times.
REX + C0 /1 ib	ROR r/m8*, imm8	MI	Valid	N.E.	Rotate 8 bits <i>r/m16</i> right <i>imm8</i> times.
D1 /1	ROR <i>r/m16,</i> 1	M1	Valid	Valid	Rotate 16 bits <i>r/m16</i> right once.
D3 /1	ROR <i>r/m16</i> , CL	MC	Valid	Valid	Rotate 16 bits <i>r/m16</i> right CL times.

Opcode**	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
C1 /1 ib	ROR r/m16, imm8	MI	Valid	Valid	Rotate 16 bits <i>r/m16</i> right <i>imm8</i> times.
D1 /1	ROR <i>r/m32</i> , 1	M1	Valid	Valid	Rotate 32 bits <i>r/m32</i> right once.
REX.W + D1 /1	ROR <i>r/m64</i> , 1	M1	Valid	N.E.	Rotate 64 bits <i>r/m64</i> right once. Uses a 6 bit count.
D3 /1	ROR <i>r/m32</i> , CL	MC	Valid	Valid	Rotate 32 bits <i>r/m32</i> right CL times.
REX.W + D3 /1	ROR r/m64, CL	MC	Valid	N.E.	Rotate 64 bits <i>r/m64</i> right CL times. Uses a 6 bit count.
C1 /1 ib	ROR r/m32, imm8	MI	Valid	Valid	Rotate 32 bits <i>r/m32</i> right <i>imm8</i> times.
REX.W + C1 /1 ib	ROR r/m64, imm8	MI	Valid	N.E.	Rotate 64 bits <i>r/m64</i> right <i>imm8</i> times. Uses a 6 bit count.

#### **NOTES:**

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
M1	ModRM:r/m (w)	1	NA	NA
MC	ModRM:r/m (w)	CL	NA	NA
MI	ModRM:r/m (w)	imm8	NA	NA

## **Description**

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. In legacy and compatibility mode, the processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.

The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

<sup>\*\*</sup> See IA-32 Architecture Compatibility section below.

carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except RCL and RCR instructions only: a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter.

#### **IA-32 Architecture Compatibility**

The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

#### Operation

```
(* RCL and RCR instructions *)
SIZE \leftarrow OperandSize;
CASE (determine count) OF
    SIZE \leftarrow 8:
                    tempCOUNT \leftarrow (COUNT AND 1FH) MOD 9;
    SIZE \leftarrow 16:
                    tempCOUNT \leftarrow (COUNT AND 1FH) MOD 17;
    SIZE \leftarrow 32:
                    tempCOUNT \leftarrow COUNT AND 1FH;
    SIZE \leftarrow 64:
                    tempCOUNT \leftarrow COUNT AND 3FH;
ESAC:
(* RCL instruction operation *)
WHILE (tempCOUNT \neq 0)
    DO
         tempCF \leftarrow MSB(DEST);
         DEST \leftarrow (DEST * 2) + CF;
         CF \leftarrow tempCF;
         tempCOUNT \leftarrow tempCOUNT - 1;
    OD;
```

```
ELIHW;
IF COUNT = 1
   THEN OF \leftarrow MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI:
(* RCR instruction operation *)
IF COUNT = 1
   THEN OF \leftarrow MSB(DEST) XOR CF;
   ELSE OF is undefined;
FI;
WHILE (tempCOUNT \neq 0)
   DO
        tempCF \leftarrow LSB(SRC);
        DEST \leftarrow (DEST / 2) + (CF * 2<sup>SIZE</sup>):
        CF \leftarrow tempCF;
        tempCOUNT \leftarrow tempCOUNT - 1;
   OD;
(* ROL and ROR instructions *)
IF OperandSize = 64
   THEN COUNTMASK = 3FH;
   ELSE COUNTMASK = 1FH;
FI;
(* ROL instruction operation *)
tempCOUNT ← (COUNT & COUNTMASK) MOD SIZE
WHILE (tempCOUNT \neq 0)
   DO
        tempCF \leftarrow MSB(DEST);
        DEST \leftarrow (DEST * 2) + tempCF;
        tempCOUNT \leftarrow tempCOUNT - 1;
   OD:
ELIHW;
CF \leftarrow LSB(DEST);
IF (COUNT & COUNTMASK) = 1
   THEN OF \leftarrow MSB(DEST) XOR CF;
   ELSE OF is undefined:
FI;
(* ROR instruction operation *)
tempCOUNT \leftarrow (COUNT \& COUNTMASK) MOD SIZE
```

```
WHILE (tempCOUNT \neq 0)

DO

tempCF \leftarrow LSB(SRC);

DEST \leftarrow (DEST / 2) + (tempCF * 2<sup>SIZE</sup>);

tempCOUNT \leftarrow tempCOUNT - 1;

OD;

ELIHW;

CF \leftarrow MSB(DEST);

IF (COUNT & COUNTMASK) = 1

THEN OF \leftarrow MSB(DEST) XOR MSB - 1(DEST);

ELSE OF is undefined;

FI:
```

#### Flags Affected

The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see "Description" above); it is undefined for multi-bit rotates. The SF, ZF, AF, and PF flags are not affected.

#### **Protected Mode Exceptions**

#GP(0) If the source operand is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

seament limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#### INSTRUCTION SET REFERENCE, M-Z

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the source operand is located in a nonwritable segment.

If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 53 /r RCPPS xmm1, xmm2/m128	RM	V/V	SSE	Computes the approximate reciprocals of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
VEX.128.0F.WIG 53 /r VRCPPS xmm1, xmm2/m128	RM	V/V	AVX	Computes the approximate reciprocals of packed single-precision values in xmm2/mem and stores the results in xmm1.
VEX.256.0F.WIG 53 /r VRCPPS ymm1, ymm2/m256	RM	V/V	AVX	Computes the approximate reciprocals of packed single-precision values in ymm2/mem and stores the results in ymm1.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# Description

Performs a SIMD computation of the approximate reciprocals of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

 results; input values less than or equal to  $|1.0000000001100000000118*2^{126}|$  are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

#### Operation

#### RCPPS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SRC[31:0])

DEST[63:32]  $\leftarrow$  APPROXIMATE(1/SRC[63:32])

DEST[95:64]  $\leftarrow$  APPROXIMATE(1/SRC[95:64])

DEST[127:96]  $\leftarrow$  APPROXIMATE(1/SRC[127:96])

DEST[VLMAX-1:128] (Unmodified)

#### VRCPPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SRC[31:0])

DEST[63:32]  $\leftarrow$  APPROXIMATE(1/SRC[63:32])

DEST[95:64]  $\leftarrow$  APPROXIMATE(1/SRC[95:64])

DEST[127:96]  $\leftarrow$  APPROXIMATE(1/SRC[127:96])

DEST[VLMAX-1:128]  $\leftarrow$  0

#### VRCPPS (VEX.256 encoded version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SRC[31:0])

DEST[63:32]  $\leftarrow$  APPROXIMATE(1/SRC[63:32])

DEST[95:64]  $\leftarrow$  APPROXIMATE(1/SRC[95:64])

DEST[127:96]  $\leftarrow$  APPROXIMATE(1/SRC[127:96])

DEST[159:128]  $\leftarrow$  APPROXIMATE(1/SRC[159:128])

DEST[191:160]  $\leftarrow$  APPROXIMATE(1/SRC[191:160])

DEST[223:192] ← APPROXIMATE(1/SRC[223:192])
DEST[255:224] ← APPROXIMATE(1/SRC[255:224])

# Intel C/C++ Compiler Intrinsic Equivalent

RCCPS: \_\_m128 \_mm\_rcp\_ps(\_\_m128 a)

RCPPS: \_\_m256 \_mm256\_rcp\_ps (\_\_m256 a);

## **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

See Exceptions Type 4; additionally

#UD If VEX.vvvv != 1111B.

# RCPSS—Compute Reciprocal of Scalar Single-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F 53 /r RCPSS xmm1, xmm2/m32	RM	V/V	SSE	Computes the approximate reciprocal of the scalar single-precision floating-point value in <i>xmm2/m32</i> and stores the result in <i>xmm1</i> .
VEX.NDS.LIG.F3.0F.WIG 53 /r VRCPSS xmm1, xmm2, xmm3/m32	RVM	V/V	AVX	Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm3/m32 and stores the result in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

Computes of an approximate reciprocal of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### Operation

#### RCPSS (128-bit Legacy SSE version)

DEST[31:0] ← APPROXIMATE(1/SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)

#### VRCPSS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SRC2[31:0]) DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

#### Intel C/C++ Compiler Intrinsic Equivalent

RCPSS: \_\_m128 \_mm\_rcp\_ss(\_\_m128 a)

#### SIMD Floating-Point Exceptions

None.

#### Other Exceptions

See Exceptions Type 5.

# RDFSBASE/RDGSBASE—Read FS/GS Segment Base

Opcode/ Instruction	Op/ En	64/32 -bit Mode	CPUID Feature Flag	Description
F3 OF AE /O RDFSBASE r32	М	V/I	FSGSBASE	Load the 32-bit destination register with the FS base address.
REX.W + F3 OF AE /O RDFSBASE r64	М	V/I	FSGSBASE	Load the 64-bit destination register with the FS base address.
F3 OF AE /1 RDGSBASE <i>r32</i>	М	V/I	FSGSBASE	Load the 32-bit destination register with the GS base address.
REX.W + F3 OF AE /1 RDGSBASE <i>r64</i>	М	V/I	FSGSBASE	Load the 64-bit destination register with the GS base address.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

#### **Description**

Loads the general-purpose register indicated by the modR/M:r/m field with the FS or GS segment base address.

The destination operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source base address (for FS or GS) are ignored and upper 32 bits of the destination register are cleared.

This instruction is supported only in 64-bit mode.

#### Operation

DEST ← FS/GS segment base address;

## **Flags Affected**

None

# C/C++ Compiler Intrinsic Equivalent

RDFSBASE: unsigned int \_readfsbase\_u32(void );

RDFSBASE: unsigned \_\_int64 \_readfsbase\_u64(void );

RDGSBASE: unsigned int \_readgsbase\_u32(void );

RDGSBASE: unsigned \_\_int64 \_readgsbase\_u64(void );

#### **Protected Mode Exceptions**

**#UD** The RDFSBASE and RDGSBASE instructions are not recognized

in protected mode.

#### **Real-Address Mode Exceptions**

#UD The RDFSBASE and RDGSBASE instructions are not recognized

in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD The RDFSBASE and RDGSBASE instructions are not recognized

in virtual-8086 mode.

## **Compatibility Mode Exceptions**

#UD The RDFSBASE and RDGSBASE instructions are not recognized

in compatibility mode.

#### **64-Bit Mode Exceptions**

**#UD** If the LOCK prefix is used.

If CR4.FSGSBASE[bit 16] = 0.

If CPUID.07H.0H:EBX.FSGSBASE[bit 0] = 0.

# RDMSR—Read from Model Specific Register

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 32	RDMSR	NP	Valid	Valid	Read MSR specified by ECX into EDX:EAX.

#### **NOTES:**

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Reads the contents of a 64-bit model specific register (MSR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception

The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Chapter 34, "Model-Specific Registers (MSRs)," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

# IA-32 Architecture Compatibility

The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.

<sup>\*</sup> See IA-32 Architecture Compatibility section below.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3C*, for more information about the behavior of this instruction in VMX non-root operation.

#### Operation

 $EDX:EAX \leftarrow MSR[ECX];$ 

## Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If the value in ECX specifies a reserved or unimplemented MSR

address.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If the value in ECX specifies a reserved or unimplemented MSR

address.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) The RDMSR instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#GP(0) If the current privilege level is not 0.

If the value in ECX or RCX specifies a reserved or unimple-

mented MSR address.

**#UD** If the LOCK prefix is used.

# RDPMC—Read Performance-Monitoring Counters

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF 33	RDPMC	NP	Valid	Valid	Read performance- monitoring counter specified by ECX into EDX:EAX.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

The EAX register is loaded with the low-order 32 bits. The EDX register is loaded with the supported high-order bits of the counter. The number of high-order bits loaded into EDX is implementation specific on processors that do no support architectural performance monitoring. The width of fixed-function and general-purpose performance counters on processors supporting architectural performance monitoring are reported by CPUID 0AH leaf. See below for the treatment of the EDX register for "fast" reads.

The ECX register selects one of two type of performance counters, specifies the index relative to the base of each counter type, and selects "fast" read mode if supported. The two counter types are :

- General-purpose or special-purpose performance counters: The number of general-purpose counters is model specific if the processor does not support architectural performance monitoring, see Chapter 30 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. Special-purpose counters are available only in selected processor members, see Section 30.13, 30.14 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is clear.
- Fixed-function performance counter. The number fixed-function performance counters is enumerated by CPUID 0AH leaf. See Chapter 30 of *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3B*. This counter type is selected if ECX[30] is set.

ECX[29:0] specifies the index. The width of general-purpose performance counters are 40-bits for processors that do not support architectural performance monitoring counters. The width of special-purpose performance counters are implementation specific. The width of fixed-function performance counters and general-purpose performance counters on processor supporting architectural performance monitoring are reported by CPUID 0AH leaf.

Table 4-15 lists valid indices of the general-purpose and special-purpose performance counters according to the derived DisplayFamily\_DisplayModel values of CPUID encoding for each processor family (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-L" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A).

Table 4-15. Valid General and Special Purpose Performance Counter Index Range for RDPMC

Processor Family	DisplayFamily_Display Model/ Other Signatures	Valid PMC Index Range	General- purpose Counters
P6	06H_01H, 06H_03H, 06H_05H, 06H_06H, 06H_07H, 06H_08H, 06H_0AH, 06H_0BH	0, 1	0, 1
Pentium <sup>®</sup> 4, Intel <sup>®</sup> Xeon processors	0FH_00H, 0FH_01H, 0FH_02H	≥ 0 and ≤ 17	≥ 0 and ≤ 17
Pentium 4, Intel Xeon processors	(OFH_03H, OFH_04H, OFH_06H) and (L3 is absent)	≥ 0 and ≤ 17	≥ 0 and ≤ 17
Pentium M processors	06H_09H, 06H_0DH	0, 1	0, 1
64-bit Intel Xeon processors with L3	OFH_03H, OFH_04H) and (L3 is present)	≥ 0 and ≤ 25	≥ 0 and ≤ 17
Intel <sup>®</sup> Core <sup>™</sup> Solo and Intel <sup>®</sup> Core <sup>™</sup> Duo processors, Dual-core Intel <sup>®</sup> Xeon <sup>®</sup> processor LV	06H_0EH	0, 1	0, 1
Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processor, Intel Xeon processor 3000, 5100, 5300, 7300 Series - general-purpose PMC	06H_0FH	0, 1	0, 1
Intel Xeon processors 7100 series with L3	(0FH_06H) and (L3 is present)	≥ 0 and ≤ 25	≥ 0 and ≤ 17
Intel <sup>®</sup> Core <sup>™</sup> 2 Duo processor family, Intel Xeon processor family - general-purpose PMC	06H_17H	0, 1	0, 1
Intel Xeon processors 7400 series	(06H_1DH)	≥ 0 and ≤ 9	0, 1
Intel <sup>®</sup> Atom <sup>™</sup> processor family	06H_1CH	0, 1	0, 1
Intel <sup>®</sup> Core <sup>™</sup> i7 processor, Intel Xeon processors 5500 series	06H_1AH, 06H_1EH, 06H_1FH, 06H_2EH	0-3	0, 1, 2, 3

The Pentium 4 and Intel Xeon processors also support "fast" (32-bit) and "slow" (40-bit) reads on the first 18 performance counters. Selected this option using

ECX[31]. If bit 31 is set, RDPMC reads only the low 32 bits of the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32-bit result is returned in EAX and EDX is set to 0. A 32-bit read executes faster on Pentium 4 processors and Intel Xeon processors than a full 40-bit read.

On 64-bit Intel Xeon processors with L3, performance counters with indices 18-25 are 32-bit counters. EDX is cleared after executing RDPMC for these counters. On Intel Xeon processor 7100 series with L3, performance counters with indices 18-25 are also 32-bit counters.

In Intel Core 2 processor family, Intel Xeon processor 3000, 5100, 5300 and 7400 series, the fixed-function performance counters are 40-bits wide; they can be accessed by RDMPC with ECX between from 4000\_000H and 4000\_0002H.

On Intel Xeon processor 7400 series, there are eight 32-bit special-purpose counters addressable with indices 2-9, ECX[30]=0.

When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDPMC instruction is always enabled.)

The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege level 0.

The performance-monitoring counters are event counters that can be programmed to count events such as the number of instructions decoded, number of interrupts received, or number of cache loads. Chapter 19, "Performance Monitoring Events," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, lists the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.

The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the preceding instructions have been completed or that events caused by subsequent instructions have not begun. If an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) before and/or after the RDPMC instruction.

In the Pentium 4 and Intel Xeon processors, performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-back reads, a serializing instruction must be placed between the two RDPMC instructions.

The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium processor with MMX technology. The earlier Pentium processors have performance-monitoring counters, but they must be read with the RDMSR instruction.

#### Operation

```
(* Intel Core i7 processor family and Intel Xeon processor 3400, 5500 series*)
Most significant counter bit (MSCB) = 47
IF ((CR4.PCE = 1) \text{ or } (CPL = 0) \text{ or } (CR0.PE = 0))
    THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
         EAX \leftarrow IA32\_FIXED\_CTR(ECX)[30:0];
         EDX \leftarrow IA32 FIXED CTR(ECX)[MSCB:32];
   ELSE IF (ECX[30] = 0 and ECX[29:0] in valid general-purpose counter range)
         EAX \leftarrow PMC(ECX[30:0])[31:0];
         EDX \leftarrow PMC(ECX[30:0])[MSCB:32];
   ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)
         #GP(0);
FI:
(* Intel Core 2 Duo processor family and Intel Xeon processor 3000, 5100, 5300, 7400 series*)
Most significant counter bit (MSCB) = 39
IF ((CR4.PCE = 1) \text{ or } (CPL = 0) \text{ or } (CR0.PE = 0))
   THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
         EAX \leftarrow IA32\_FIXED\_CTR(ECX)[30:0];
         EDX \leftarrow IA32 FIXED CTR(ECX)[MSCB:32];
   ELSE IF (ECX[30] = 0 and ECX[29:0] in valid general-purpose counter range)
         EAX \leftarrow PMC(ECX[30:0])[31:0];
         EDX \leftarrow PMC(ECX[30:0])[MSCB:32];
   ELSE IF (ECX[30] = 0 and ECX[29:0] in valid special-purpose counter range)
         EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 32-bit read *)
   ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)
         #GP(0);
FI:
(* P6 family processors and Pentium processor with MMX technology *)
IF (ECX = 0 \text{ or } 1) and ((CR4.PCE = 1) \text{ or } (CPL = 0) \text{ or } (CR0.PE = 0))
   THEN
         EAX \leftarrow PMC(ECX)[31:0];
         EDX \leftarrow PMC(ECX)[39:32];
   ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1, 2, or 3 and CR0.PE is 1 *)
         #GP(0);
FI:
(* Processors with CPUID family 15 *)
```

```
IF ((CR4.PCE = 1) \text{ or } (CPL = 0) \text{ or } (CR0.PE = 0))
    THEN IF (ECX[30:0] = 0:17)
         THEN IF ECX[31] = 0
              THEN
                   EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 40-bit read *)
                   EDX \leftarrow PMC(ECX[30:0])[39:32];
         ELSE (* ECX[31] = 1*)
              THEN
                   EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 32-bit read *)
                   EDX \leftarrow 0;
         FI:
    ELSE IF (*64-bit Intel Xeon processor with L3 *)
         THEN IF (ECX[30:0] = 18:25)
              EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 32-bit read *)
              EDX \leftarrow 0;
         FI:
    ELSE IF (*Intel Xeon processor 7100 series with L3 *)
         THEN IF (ECX[30:0] = 18:25)
              EAX \leftarrow PMC(ECX[30:0])[31:0]; (* 32-bit read *)
              EDX \leftarrow 0;
         FI:
    ELSE (* Invalid PMC index in ECX[30:0], see Table 4-18. *)
    FI;
ELSE (* CR4.PCE = 0 and (CPL = 1, 2, or 3) and CR0.PE = 1 *)
    \#GP(0);
FI:
```

#### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4

register is clear.

If an invalid performance counter index is specified (see

Table 4-15).

(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]

is not within the valid range.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If an invalid performance counter index is specified (see

Table 4-15).

(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]

is not within the valid range.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If the PCE flag in the CR4 register is clear.

If an invalid performance counter index is specified (see

Table 4-15).

(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]

is not within the valid range.

**#UD** If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4

register is clear.

If an invalid performance counter index is specified in ECX[30:0]

(see Table 4-15).

**#UD** If the LOCK prefix is used.

#### RDRAND—Read Random Number

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
0F C7 /6	М	V/V	RDRAND	Read a 16-bit random
RDRAND r16				number and store in the destination register.
0F C7 /6	М	V/V	RDRAND	Read a 32-bit random
RDRAND r32				number and store in the destination register.
REX.W + 0F C7 /6	М	V/I	RDRAND	Read a 64-bit random
RDRAND r64				number and store in the destination register.

#### **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
	•	'	•	•
М	ModRM:r/m (w)	NA	NA	NA
	r ioditi iii/iii (w)	1 10 1	1 10 1	1471

#### **Description**

Loads a hardware generated random value and store it in the destination register. The size of the random value is determined by the destination register size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction is executed. CF=1 indicates that the data in the destination is valid. Otherwise CF=0 and the data in the destination operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software must check the state of CF=1 for determining if a valid random value has been returned, otherwise it is expected to loop and retry execution of RDRAND (see *Intel*® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, Section 7.3.18, "Random Number Generator Instruction").

This instruction is available at all privilege levels.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.B permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF HW_RND_GEN.ready = 1
THEN
CASE of
osize is 64: DEST[63:0] ← HW_RND_GEN.data;
osize is 32: DEST[31:0] ← HW RND GEN.data;
```

```
osize is 16: DEST[15:0] \leftarrow HW_RND_GEN.data; ESAC  
CF \leftarrow 1; ELSE  
CASE of  
osize is 64: DEST[63:0] \leftarrow 0; osize is 32: DEST[31:0] \leftarrow 0; osize is 16: DEST[15:0] \leftarrow 0; ESAC  
CF \leftarrow 0; FI OF, SF, ZF, AF, PF \leftarrow 0;
```

## **Flags Affected**

All flags are affected.

#### Intel C/C++ Compiler Intrinsic Equivalent

```
RDRAND: int _rdrand16_step( unsigned short * );
RDRAND: int _rdrand32_step( unsigned int * );
RDRAND: int _rdrand64_step( unsigned __int64 *);
```

#### **Protected Mode Exceptions**

**#UD** If the LOCK prefix is used.

If the F2H or F3H prefix is used.

If CPUID.01H:ECX.RDRAND[bit 30] = 0.

#### **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# RDTSC—Read Time-Stamp Counter

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 31	RDTSC	NP	Valid	Valid	Read time-stamp counter into EDX:EAX.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.)

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 17 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3B*, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the TSD flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDTSC instruction is always enabled.)

The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0.

The RDTSC instruction is not a serializing instruction. It does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the read operation is performed. If software requires RDTSC to be executed only after all previous instructions have completed locally, it can either use RDTSCP (if the processor supports that instruction) or execute the sequence LFENCE; RDTSC.

This instruction was introduced by the Pentium processor.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3C*, for more information about the behavior of this instruction in VMX non-root operation.

#### Operation

IF (CR4.TSD = 0) or (CPL = 0) or (CR0.PE = 0)

```
THEN EDX:EAX \leftarrow TimeStampCounter;
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CR0.PE = 1 *)
#GP(0);
FI;
```

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than

0.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If the TSD flag in register CR4 is set.

#UD If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

## RDTSCP—Read Time-Stamp Counter and Processor ID

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 F9	RDTSCP	NP	Valid	Valid	Read 64-bit time-stamp counter and 32-bit IA32_TSC_AUX value into EDX:EAX and ECX.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers and also loads the IA32\_TSC\_AUX MSR (address C000\_0103H) into the ECX register. The EDX register is loaded with the high-order 32 bits of the IA32\_TSC MSR; the EAX register is loaded with the low-order 32 bits of the IA32\_TSC MSR; and the ECX register is loaded with the low-order 32-bits of IA32\_TSC\_AUX MSR. On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX, RDX, and RCX are cleared.

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 17 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSCP instruction as follows. When the TSD flag is clear, the RDTSCP instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDTSCP instruction is always enabled.)

The RDTSCP instruction waits until all previous instructions have been executed before reading the counter. However, subsequent instructions may begin execution before the read operation is performed.

The presence of the RDTSCP instruction is indicated by CPUID leaf 80000001H, EDX bit 27. If the bit is set to 1 then RDTSCP is present on the processor.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 3C*, for more information about the behavior of this instruction in VMX non-root operation.

#### Operation

IF (CR4.TSD = 0) or (CPL = 0) or (CR0.PE = 0)

```
THEN  EDX:EAX \leftarrow TimeStampCounter; \\ ECX \leftarrow IA32\_TSC\_AUX[31:0]; \\ ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CR0.PE = 1 *) \\ \#GP(0); \\ FI; \\ \label{eq:first}
```

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than

0.

**#UD** If the LOCK prefix is used.

If CPUID.80000001H:EDX.RDTSCP[bit 27] = 0.

#### **Real-Address Mode Exceptions**

**#UD** If the LOCK prefix is used.

If CPUID.80000001H:EDX.RDTSCP[bit 27] = 0.

#### Virtual-8086 Mode Exceptions

#GP(0) If the TSD flag in register CR4 is set.

**#UD** If the LOCK prefix is used.

If CPUID.80000001H:EDX.RDTSCP[bit 27] = 0.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F3 6C	REP INS m8, DX	NP	Valid	Valid	Input (E)CX bytes from port DX into ES:[(E)DI].
F3 6C	REP INS m8, DX	NP	Valid	N.E.	Input RCX bytes from port DX into [RDI].
F3 6D	REP INS m16, DX	NP	Valid	Valid	Input (E)CX words from port DX into ES:[(E)DI.]
F3 6D	REP INS <i>m32</i> , DX	NP	Valid	Valid	Input (E)CX doublewords from port DX into ES:[(E)DI].
F3 6D	REP INS r/m32, DX	NP	Valid	N.E.	Input RCX default size from port DX into [RDI].
F3 A4	REP MOVS m8, m8	NP	Valid	Valid	Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI].
F3 REX.W A4	REP MOVS m8, m8	NP	Valid	N.E.	Move RCX bytes from [RSI] to [RDI].
F3 A5	REP MOVS m16, m16	NP	Valid	Valid	Move (E)CX words from DS:[(E)SI] to ES:[(E)DI].
F3 A5	REP MOVS m32, m32	NP	Valid	Valid	Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI].
F3 REX.W A5	REP MOVS <i>m64,</i> <i>m64</i>	NP	Valid	N.E.	Move RCX quadwords from [RSI] to [RDI].
F3 6E	REP OUTS DX, r/m8	NP	Valid	Valid	Output (E)CX bytes from DS:[(E)SI] to port DX.
F3 REX.W 6E	REP OUTS DX, r/m8*	NP	Valid	N.E.	Output RCX bytes from [RSI] to port DX.
F3 6F	REP OUTS DX, r/m16	NP	Valid	Valid	Output (E)CX words from DS:[(E)SI] to port DX.
F3 6F	REP OUTS DX, r/m32	NP	Valid	Valid	Output (E)CX doublewords from DS:[(E)SI] to port DX.
F3 REX.W 6F	REP OUTS DX, r/m32	NP	Valid	N.E.	Output RCX default size from [RSI] to port DX.
F3 AC	REP LODS AL	NP	Valid	Valid	Load (E)CX bytes from DS:[(E)SI] to AL.
F3 REX.W AC	REP LODS AL	NP	Valid	N.E.	Load RCX bytes from [RSI] to AL.
F3 AD	REP LODS AX	NP	Valid	Valid	Load (E)CX words from DS:[(E)SI] to AX.

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F3 AD	REP LODS EAX	NP	Valid	Valid	Load (E)CX doublewords from DS:[(E)SI] to EAX.
F3 REX.W AD	REP LODS RAX	NP	Valid	N.E.	Load RCX quadwords from [RSI] to RAX.
F3 AA	REP STOS m8	NP	Valid	Valid	Fill (E)CX bytes at ES:[(E)DI] with AL.
F3 REX.W AA	REP STOS m8	NP	Valid	N.E.	Fill RCX bytes at [RDI] with AL.
F3 AB	REP STOS m16	NP	Valid	Valid	Fill (E)CX words at ES:[(E)DI] with AX.
F3 AB	REP STOS m32	NP	Valid	Valid	Fill (E)CX doublewords at ES:[(E)DI] with EAX.
F3 REX.W AB	REP STOS m64	NP	Valid	N.E.	Fill RCX quadwords at [RDI] with RAX.
F3 A6	REPE CMPS <i>m8,</i> <i>m8</i>	NP	Valid	Valid	Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI].
F3 REX.W A6	REPE CMPS <i>m8,</i> <i>m8</i>	NP	Valid	N.E.	Find non-matching bytes in [RDI] and [RSI].
F3 A7	REPE CMPS m16, m16	NP	Valid	Valid	Find nonmatching words in ES:[(E)DI] and DS:[(E)SI].
F3 A7	REPE CMPS m32, m32	NP	Valid	Valid	Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI].
F3 REX.W A7	REPE CMPS m64, m64	NP	Valid	N.E.	Find non-matching quadwords in [RDI] and [RSI].
F3 AE	REPE SCAS m8	NP	Valid	Valid	Find non-AL byte starting at ES:[(E)DI].
F3 REX.W AE	REPE SCAS m8	NP	Valid	N.E.	Find non-AL byte starting at [RDI].
F3 AF	REPE SCAS m16	NP	Valid	Valid	Find non-AX word starting at ES:[(E)DI].
F3 AF	REPE SCAS m32	NP	Valid	Valid	Find non-EAX doubleword starting at ES:[(E)DI].
F3 REX.W AF	REPE SCAS m64	NP	Valid	N.E.	Find non-RAX quadword starting at [RDI].
F2 A6	REPNE CMPS m8, m8	NP	Valid	Valid	Find matching bytes in ES:[(E)DI] and DS:[(E)SI].

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F2 REX.W A6	REPNE CMPS m8, m8	NP	Valid	N.E.	Find matching bytes in [RDI] and [RSI].
F2 A7	REPNE CMPS m16, m16	NP	Valid	Valid	Find matching words in ES:[(E)DI] and DS:[(E)SI].
F2 A7	REPNE CMPS m32, m32	NP	Valid	Valid	Find matching doublewords in ES:[(E)DI] and DS:[(E)SI].
F2 REX.W A7	REPNE CMPS m64, m64	NP	Valid	N.E.	Find matching doublewords in [RDI] and [RSI].
F2 AE	REPNE SCAS m8	NP	Valid	Valid	Find AL, starting at ES:[(E)DI].
F2 REX.W AE	REPNE SCAS m8	NP	Valid	N.E.	Find AL, starting at [RDI].
F2 AF	REPNE SCAS m16	NP	Valid	Valid	Find AX, starting at ES:[(E)DI].
F2 AF	REPNE SCAS m32	NP	Valid	Valid	Find EAX, starting at ES:[(E)DI].
F2 REX.W AF	REPNE SCAS m64	NP	Valid	N.E.	Find RAX, starting at [RDI].

#### NOTES:

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Repeats a string instruction the number of times specified in the count register or until the indicated condition of the ZF flag is no longer met. The REP (repeat), REPE (repeat while equal), REPNE (repeat while not equal), REPZ (repeat while zero), and REPNZ (repeat while not zero) mnemonics are prefixes that can be added to one of the string instructions. The REP prefix can be added to the INS, OUTS, MOVS, LODS, and STOS instructions, and the REPE, REPNE, REPZ, and REPNZ prefixes can be added to the CMPS and SCAS instructions. (The REPZ and REPNZ prefixes are synonymous forms of the REPE and REPNE prefixes, respectively.) The behavior of the REP prefix is undefined when used with non-string instructions.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct. All of these repeat prefixes cause the associated instruction to be repeated until the count in register is decremented to 0. See Table 4-16.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Table 4-16. Repeat	Prefixes
-4i Cdi4i 1+	Taraniantian

Repeat Prefix	Termination Condition 1*	Termination Condition 2
REP	RCX or (E)CX = 0	None
REPE/REPZ	RCX or (E)CX = 0	ZF = 0
REPNE/REPNZ	RCX or (E)CX = 0	ZF = 1

#### **NOTES:**

The REPE, REPNE, REPZ, and REPNZ prefixes also check the state of the ZF flag after each iteration and terminate the repeat loop if the ZF flag is not in the specified state. When both termination conditions are tested, the cause of a repeat termination can be determined either by testing the count register with a JECXZ instruction or by testing the ZF flag (with a JZ, JNZ, or JNE instruction).

When the REPE/REPZ and REPNE/REPNZ prefixes are used, the ZF flag does not require initialization because both the CMPS and SCAS instructions affect the ZF flag according to the results of the comparisons they make.

A repeating string operation can be suspended by an exception or interrupt. When this happens, the state of the registers is preserved to allow the string operation to be resumed upon a return from the exception or interrupt handler. The source and destination registers point to the next string elements to be operated on, the EIP register points to the string instruction, and the ECX register has the value it held following the last successful iteration of the instruction. This mechanism allows long string operations to proceed without affecting the interrupt response time of the system.

When a fault occurs during the execution of a CMPS or SCAS instruction that is prefixed with REPE or REPNE, the EFLAGS value is restored to the state prior to the execution of the instruction. Since the SCAS and CMPS instructions do not use EFLAGS as an input, the processor can resume the instruction after the page fault handler.

Use the REP INS and REP OUTS instructions with caution. Not all I/O ports can handle the rate at which these instructions execute. Note that a REP STOS instruction is the fastest way to initialize a large block of memory.

In 64-bit mode, the operand size of the count register is associated with the address size attribute. Thus the default count register is RCX; REX.W has no effect on the address size and the count register. In 64-bit mode, if 67H is used to override address size attribute, the count register is ECX and any implicit source/destination operand will use the corresponding 32-bit index register. See the summary chart at the beginning of this section for encoding data and limits.

<sup>\*</sup> Count register is CX, ECX or RCX by default, depending on attributes of the operating modes.

## Operation

```
IF AddressSize = 16
  THEN
    Use CX for CountReg;
    Implicit Source/Dest operand for memory use of SI/DI;
  ELSE IF AddressSize = 64
    THEN Use RCX for CountReg;
    Implicit Source/Dest operand for memory use of RSI/RDI;
  ELSE
    Use ECX for CountReg;
    Implicit Source/Dest operand for memory use of ESI/EDI;
FI:
WHILE CountReg ≠ 0
   DO
        Service pending interrupts (if any);
        Execute associated string instruction;
        CountReg \leftarrow (CountReg - 1);
        IF CountReg = 0
             THEN exit WHILE loop; FI;
        IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
        or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
            THEN exit WHILE loop; FI;
   OD:
```

## **Flags Affected**

None; however, the CMPS and SCAS instructions do set the status flags in the EFLAGS register.

# **Exceptions (All Operating Modes)**

Exceptions may be generated by an instruction associated with the prefix.

# **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

		_	_								•														
ш	ų	-	Г—	н	םי	т	П	г	п	١,	П	7	n	п	n	- 1	J	г	n	r	Ω	М	ш	ır	Δ
-		_	_	17		ш	ч		•			ш	u	ш					u	L		·	ıu		_

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
C3	RET	NP	Valid	Valid	Near return to calling procedure.
СВ	RET	NP	Valid	Valid	Far return to calling procedure.
C2 iw	RET imm16	I	Valid	Valid	Near return to calling procedure and pop <i>imm16</i> bytes from stack.
CA iw	RET imm16	I	Valid	Valid	Far return to calling procedure and pop <i>imm16</i> bytes from stack.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA
ı	imm16	NA	NA	NA

# **Description**

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.

The RET instruction can be used to execute three different types of returns:

- Near return A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- **Far return** A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using Call and RET" in Chapter 6 of the *Intel*® *64* and *IA-32 Architectures Software Developer's Manual, Volume 1*, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.

The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor examines the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege level return, the ESP and SS registers are loaded from the stack.

If parameters are passed to the called procedure during an inter-privilege level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure's stack and the calling procedure's stack (that is, the stack being returned to).

In 64-bit mode, the default operation size of this instruction is the stack-address size, i.e. 64 bits.

### Operation

```
(* Near return *)

IF instruction = near return

THEN;

IF OperandSize = 32

THEN

IF top 4 bytes of stack not within stack limits

THEN \#SS(0); FI;

EIP \leftarrow Pop();

ELSE

IF OperandSize = 64

THEN

IF top 8 bytes of stack not within stack limits

THEN \#SS(0); FI;

RIP \leftarrow Pop();

ELSE (* OperandSize = 16 *)
```

```
IF top 2 bytes of stack not within stack limits
                                  THEN #SS(0); FI;
                             tempEIP \leftarrow Pop();
                             tempEIP ← tempEIP AND 0000FFFFH;
                             IF tempEIP not within code segment limits
                                  THEN #GP(0); FI;
                             EIP \leftarrow tempEIP;
                   FI:
        FI:
   IF instruction has immediate operand
         THEN (* Release parameters from stack *)
              IF StackAddressSize = 32
                   THEN
                        ESP \leftarrow ESP + SRC:
                   FLSE
                        IF StackAddressSize = 64
                             THEN
                                  RSP \leftarrow RSP + SRC:
                             ELSE (* StackAddressSize = 16 *)
                                  SP \leftarrow SP + SRC;
                        FI:
              FI:
   FI:
FI:
(* Real-address mode or virtual-8086 mode *)
IF ((PE = 0) \text{ or } (PE = 1 \text{ AND VM} = 1)) and instruction = far return
   THEN
         IF OperandSize = 32
              THEN
                   IF top 8 bytes of stack not within stack limits
                        THEN #SS(0); FI;
                   EIP \leftarrow Pop():
                   CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded *)
              ELSE (* OperandSize = 16 *)
                   IF top 4 bytes of stack not within stack limits
                        THEN #SS(0); FI;
                   tempEIP \leftarrow Pop():
                   tempEIP ← tempEIP AND 0000FFFFH;
                   IF tempEIP not within code segment limits
                        THEN #GP(0); FI;
                   EIP \leftarrow tempEIP:
                   CS \leftarrow Pop(); (* 16-bit pop *)
```

```
FI;
   IF instruction has immediate operand
        THEN (* Release parameters from stack *)
            SP \leftarrow SP + (SRC AND FFFFH);
   FI:
Ŀŀ
(* Protected mode, not virtual-8086 mode *)
IF (PE = 1 and VM = 0 and IA32 EFER.LMA = 0) and instruction = far return
   THEN
        IF OperandSize = 32
             THEN
                 IF second doubleword on stack is not within stack limits
                      THEN #SS(0); FI;
            ELSE (* OperandSize = 16 *)
                 IF second word on stack is not within stack limits
                      THEN #SS(0); FI;
        FI:
   IF return code segment selector is NULL
        THEN #GP(0); FI;
   IF return code segment selector addresses descriptor beyond descriptor table limit
        THEN #GP(selector); FI;
   Obtain descriptor to which return code segment selector points from descriptor table;
   IF return code segment descriptor is not a code segment
        THEN #GP(selector); FI;
   IF return code segment selector RPL < CPL
        THEN #GP(selector); FI;
   IF return code segment descriptor is conforming
   and return code segment DPL > return code segment selector RPL
        THEN #GP(selector); FI;
   IF return code segment descriptor is non-conforming and return code
   segment DPL ≠ return code segment selector RPL
        THEN #GP(selector); FI;
   IF return code segment descriptor is not present
        THEN #NP(selector); FI:
   IF return code seament selector RPL > CPL
        THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL:
        ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL;
   FI:
FI:
RETURN-SAME-PRIVILEGE-LEVEL:
   IF the return instruction pointer is not within the return code segment limit
        THEN #GP(0); FI;
```

```
IF OperandSize = 32
        THEN
             EIP \leftarrow Pop();
             CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded *)
        ELSE (* OperandSize = 16 *)
             EIP \leftarrow Pop();
             EIP \leftarrow EIP \text{ AND } 0000FFFFH;
             CS \leftarrow Pop(); (* 16-bit pop *)
   FI:
   IF instruction has immediate operand
        THEN (* Release parameters from stack *)
             IF StackAddressSize = 32
                  THEN
                       ESP \leftarrow ESP + SRC;
                  ELSE (* StackAddressSize = 16 *)
                       SP \leftarrow SP + SRC;
             FI:
   FI:
RETURN-OUTER-PRIVILEGE-LEVEL:
   IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
   or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
             THEN #SS(0); FI;
   Read return segment selector;
   IF stack segment selector is NULL
        THEN #GP(0); FI;
   IF return stack segment selector index is not within its descriptor table limits
        THEN #GP(selector); FI;
   Read segment descriptor pointed to by return segment selector;
   IF stack segment selector RPL ≠ RPL of the return code segment selector
   or stack segment is not a writable data segment
   or stack segment descriptor DPL ≠ RPL of the return code segment selector
             THEN #GP(selector); FI;
   IF stack segment not present
        THEN #SS(StackSegmentSelector); FI;
   IF the return instruction pointer is not within the return code segment limit
        THEN #GP(0); FI;
   CPL ← ReturnCodeSegmentSelector(RPL);
   IF OperandSize = 32
        THEN
             EIP \leftarrow Pop();
             CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded; segment descriptor loaded *)
             CS(RPL) \leftarrow CPL;
```

```
IF instruction has immediate operand
               THEN (* Release parameters from called procedure's stack *)
                    IF StackAddressSize = 32
                         THEN
                              ESP \leftarrow ESP + SRC;
                         ELSE (* StackAddressSize = 16 *)
                              SP \leftarrow SP + SRC;
                    FI:
          FI;
          tempESP \leftarrow Pop();
          tempSS ← Pop(); (* 32-bit pop, high-order 16 bits discarded; seq. descriptor loaded *)
          ESP \leftarrow tempESP;
         SS \leftarrow tempSS;
     ELSE (* OperandSize = 16 *)
         EIP \leftarrow Pop();
          EIP ← EIP AND 0000FFFFH;
          CS ← Pop(); (* 16-bit pop; segment descriptor loaded *)
          CS(RPL) \leftarrow CPL;
         IF instruction has immediate operand
               THEN (* Release parameters from called procedure's stack *)
                    IF StackAddressSize = 32
                         THEN
                              ESP \leftarrow ESP + SRC;
                         ELSE (* StackAddressSize = 16 *)
                              SP \leftarrow SP + SRC:
                    FI;
          FI:
          tempESP \leftarrow Pop();
          tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor loaded *)
          ESP \leftarrow tempESP;
         SS \leftarrow tempSS;
FI:
FOR each of segment register (ES, FS, GS, and DS)
     DO
          IF segment register points to data or non-conforming code segment
         and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
               THEN SegmentSelector \leftarrow 0; (* Segment selector invalid *)
         FI:
     OD;
IF instruction has immediate operand
     THEN (* Release parameters from calling procedure's stack *)
```

```
IF StackAddressSize = 32
                 THEN
                      ESP \leftarrow ESP + SRC:
                 ELSE (* StackAddressSize = 16 *)
                      SP \leftarrow SP + SRC:
             FI;
   FI;
(* IA-32e Mode *)
   IF (PE = 1 and VM = 0 and IA32 EFER.LMA = 1) and instruction = far return
        THEN
             IF OperandSize = 32
                 THEN
                      IF second doubleword on stack is not within stack limits
                           THEN #SS(0); FI;
                      IF first or second doubleword on stack is not in canonical space
                           THEN #SS(0); FI;
                 ELSE
                      IF OperandSize = 16
                           THEN
                                IF second word on stack is not within stack limits
                                     THEN #SS(0); FI;
                                IF first or second word on stack is not in canonical space
                                     THEN #SS(0); FI;
                           ELSE (* OperandSize = 64 *)
                                IF first or second quadword on stack is not in canonical space
                                     THEN #SS(0); FI;
                      FΙ
             FI;
        IF return code segment selector is NULL
             THEN GP(0); FI;
        IF return code segment selector addresses descriptor beyond descriptor table limit
             THEN GP(selector); FI;
        IF return code segment selector addresses descriptor in non-canonical space
             THEN GP(selector); FI;
        Obtain descriptor to which return code segment selector points from descriptor table;
        IF return code segment descriptor is not a code segment
             THEN #GP(selector); FI;
        IF return code segment descriptor has L-bit = 1 and D-bit = 1
             THEN #GP(selector); FI;
        IF return code segment selector RPL < CPL
             THEN #GP(selector); FI;
        IF return code segment descriptor is conforming
```

```
and return code segment DPL > return code segment selector RPL
             THEN #GP(selector); FI;
        IF return code segment descriptor is non-conforming
        and return code segment DPL ≠ return code segment selector RPL
             THEN #GP(selector); FI;
        IF return code segment descriptor is not present
            THEN #NP(selector); FI:
        IF return code segment selector RPL > CPL
             THEN GOTO IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL;
             ELSE GOTO IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL;
        FI;
   FI:
IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
IF the return instruction pointer is not within the return code segment limit
   THEN #GP(0); FI;
IF the return instruction pointer is not within canonical address space
   THEN #GP(0); FI;
IF OperandSize = 32
   THEN
        EIP \leftarrow Pop();
        CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded *)
   ELSE
        IF OperandSize = 16
             THEN
                 EIP \leftarrow Pop();
                 EIP ← EIP AND 0000FFFFH;
                 CS \leftarrow Pop(); (* 16-bit pop *)
             ELSE (* OperandSize = 64 *)
                 RIP \leftarrow Pop();
                 CS ← Pop(); (* 64-bit pop, high-order 48 bits discarded *)
        FI:
FI:
IF instruction has immediate operand
   THEN (* Release parameters from stack *)
        IF StackAddressSize = 32
             THEN
                 ESP \leftarrow ESP + SRC;
             ELSE
                 IF StackAddressSize = 16
                      THEN
                           SP \leftarrow SP + SRC;
                      ELSE (* StackAddressSize = 64 *)
```

```
RSP \leftarrow RSP + SRC:
                 FI:
        FI:
FI:
IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL:
IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
   THEN #SS(0); FI;
IF top (16 + SRC) bytes of stack are not in canonical address space (OperandSize = 32)
or top (8 + SRC) bytes of stack are not in canonical address space (OperandSize = 16)
or top (32 + SRC) bytes of stack are not in canonical address space (OperandSize = 64)
   THEN #SS(0); FI;
Read return stack segment selector;
IF stack segment selector is NULL
   THEN
        IF new CS descriptor L-bit = 0
             THEN #GP(selector);
        IF stack segment selector RPL = 3
             THEN #GP(selector);
FI:
IF return stack segment descriptor is not within descriptor table limits
        THEN #GP(selector); FI;
IF return stack segment descriptor is in non-canonical address space
        THEN #GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL ≠ RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL ≠ RPL of the return code segment selector
   THEN #GP(selector); FI;
IF stack segment not present
   THEN #SS(StackSegmentSelector); FI;
IF the return instruction pointer is not within the return code segment limit
   THEN #GP(0); FI:
IF the return instruction pointer is not within canonical address space
   THEN #GP(0); FI;
CPL ← ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32
   THEN
        EIP \leftarrow Pop();
        CS ← Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
        CS(RPL) \leftarrow CPL;
        IF instruction has immediate operand
```

```
THEN (* Release parameters from called procedure's stack *)
               IF StackAddressSize = 32
                    THEN
                          ESP \leftarrow ESP + SRC;
                    ELSE
                          IF StackAddressSize = 16
                               THEN
                                    SP \leftarrow SP + SRC;
                               ELSE (* StackAddressSize = 64 *)
                                    RSP \leftarrow RSP + SRC;
                         FI;
               FI:
     FI;
     tempESP \leftarrow Pop();
     tempSS ← Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
     ESP \leftarrow tempESP;
     SS \leftarrow tempSS;
ELSE
     IF OperandSize = 16
          THEN
               EIP \leftarrow Pop();
               EIP ← EIP AND 0000FFFFH;
               CS ← Pop(); (* 16-bit pop; segment descriptor loaded *)
               CS(RPL) \leftarrow CPL;
               IF instruction has immediate operand
                    THEN (* Release parameters from called procedure's stack *)
                          IF StackAddressSize = 32
                               THEN
                                    ESP \leftarrow ESP + SRC;
                               ELSE
                                    IF StackAddressSize = 16
                                         THEN
                                               SP \leftarrow SP + SRC;
                                         ELSE (* StackAddressSize = 64 *)
                                              RSP \leftarrow RSP + SRC;
                                    FI;
                         FI;
               FI;
               tempESP \leftarrow Pop();
               tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor loaded *)
               ESP \leftarrow tempESP;
               SS \leftarrow tempSS;
          ELSE (* OperandSize = 64 *)
```

```
RIP \leftarrow Pop();
                   CS \leftarrow Pop(); (* 64-bit pop; high-order 48 bits discarded; seq. descriptor loaded *)
                   CS(RPL) \leftarrow CPL;
                   IF instruction has immediate operand
                        THEN (* Release parameters from called procedure's stack *)
                             RSP \leftarrow RSP + SRC;
                   FI:
                   tempESP \leftarrow Pop();
                   tempSS ← Pop(); (* 64-bit pop; high-order 48 bits discarded; seg. desc. loaded *)
                   ESP \leftarrow tempESP;
                   SS \leftarrow tempSS;
        FI:
FI:
FOR each of segment register (ES, FS, GS, and DS)
         IF segment register points to data or non-conforming code segment
        and CPL > segment descriptor DPL; (* DPL in hidden part of segment register *)
              THEN SegmentSelector \leftarrow 0; (* SegmentSelector invalid *)
        FI;
   OD:
IF instruction has immediate operand
   THEN (* Release parameters from calling procedure's stack *)
        IF StackAddressSize = 32
              THEN
                   ESP \leftarrow ESP + SRC;
              ELSE
                   IF StackAddressSize = 16
                        THEN
                             SP \leftarrow SP + SRC;
                        ELSE (* StackAddressSize = 64 *)
                             RSP \leftarrow RSP + SRC;
                   FI;
        FI:
FI:
Flags Affected
```

None.

### **Protected Mode Exceptions**

#GP(0) If the return code or stack segment selector NULL. If the return instruction pointer is not within the return code

segment limit

#GP(selector) If the RPL of the return code segment selector is less then the

CPL.

If the return code or stack segment selector index is not within

its descriptor table limits.

If the return code segment descriptor does not indicate a code

segment.

If the return code segment is non-conforming and the segment selector's DPL is not equal to the RPL of the code segment's

segment selector

If the return code segment is conforming and the segment selector's DPL greater than the RPL of the code segment's

segment selector

If the stack segment is not a writable data segment.

If the stack segment selector RPL is not equal to the RPL of the

return code segment selector.

If the stack segment descriptor DPL is not equal to the RPL of

the return code segment selector.

#SS(0) If the top bytes of stack are not within stack limits.

If the return stack segment is not present.

#NP(selector) If the return code segment is not present.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory access occurs when the CPL is 3 and

alignment checking is enabled.

## Real-Address Mode Exceptions

#GP If the return instruction pointer is not within the return code

segment limit

#SS If the top bytes of stack are not within stack limits.

#### Virtual-8086 Mode Exceptions

#GP(0) If the return instruction pointer is not within the return code

segment limit

#SS(0) If the top bytes of stack are not within stack limits.

#PF(fault-code) If a page fault occurs.

#AC(0) If an unaligned memory access occurs when alignment checking

is enabled.

#### **Compatibility Mode Exceptions**

Same as 64-bit mode exceptions.

## **64-Bit Mode Exceptions**

#GP(0) If the return instruction pointer is non-canonical.

If the return instruction pointer is not within the return code

segment limit.

If the stack segment selector is NULL going back to compatibility

mode.

If the stack segment selector is NULL going back to CPL3 64-bit

mode.

If a NULL stack segment selector RPL is not equal to CPL going

back to non-CPL3 64-bit mode.

If the return code segment selector is NULL.

#GP(selector) If the proposed segment descriptor for a code segment does not

indicate it is a code segment.

If the proposed new code segment descriptor has both the D-bit

and L-bit set.

If the DPL for a nonconforming-code segment is not equal to the

RPL of the code segment selector.

If CPL is greater than the RPL of the code segment selector.

If the DPL of a conforming-code segment is greater than the

return code segment selector RPL.

If a segment selector index is outside its descriptor table limits.

If a segment descriptor memory address is non-canonical.

If the stack segment is not a writable data segment.

If the stack segment descriptor DPL is not equal to the RPL of

the return code segment selector.

If the stack segment selector RPL is not equal to the RPL of the

return code segment selector.

#SS(0) If an attempt to pop a value off the stack violates the SS limit.

If an attempt to pop a value off the stack causes a non-canonical

address to be referenced.

#NP(selector) If the return code or stack segment is not present.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# ROUNDPD — Round Packed Double Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A O9 /r ib ROUNDPD xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_1	Round packed double precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8.
VEX.128.66.0F3A.WIG 09 /r ib VROUNDPD xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Round packed double- precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8.
VEX.256.66.0F3A.WIG 09 /r ib VROUNDPD ymm1, ymm2/m256, imm8	RMI	V/V	AVX	Round packed double- precision floating-point values in ymm2/m256 and place the result in ymm1. The rounding mode is determined by imm8.

# **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

# Description

Round the 2 double-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.




Figure 4-17. Bit Control Fields of Immediate Byte for ROUNDxx Instruction

Rounding Mode	RC Field Setting	Description
Round to nearest (even)	00B	Rounded result is the closest to the infinitely precise result. If two values are equally close, the result is the even value (i.e., the integer value with the least-significant bit of zero).
Round down (toward –∞)	01B	Rounded result is closest to but no greater than the infinitely precise result.
Round up (toward +∞)	10B	Rounded result is closest to but no less than the infinitely precise result.
Round toward zero (Truncate)	11B	Rounded result is closest to but no greater in absolute value than the infinitely precise result.

Table 4-17. Rounding Modes and Encoding of Rounding Control (RC) Field

# Operation

```
IF (imm[2] = '1)
THEN // rounding mode is determined by MXCSR.RC
```

DEST[63:0] ← ConvertDPFPToInteger\_M(SRC[63:0]);
DEST[127:64] ← ConvertDPFPToInteger\_M(SRC[127:64]);

FΙ

```
ELSE // rounding mode is determined by IMM8.RC

DEST[63:0] ← ConvertDPFPToInteger_Imm(SRC[63:0]);

DEST[127:64] ← ConvertDPFPToInteger_Imm(SRC[127:64]);
```

#### ROUNDPD (128-bit Legacy SSE version)

DEST[63:0] ← RoundToInteger(SRC[63:0]], ROUND\_CONTROL)
DEST[127:64] ← RoundToInteger(SRC[127:64]], ROUND\_CONTROL)
DEST[VLMAX-1:128] (Unmodified)

#### VROUNDPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  RoundToInteger(SRC[63:0]], ROUND\_CONTROL) DEST[127:64]  $\leftarrow$  RoundToInteger(SRC[127:64]], ROUND\_CONTROL) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VROUNDPD (VEX.256 encoded version)

 $\begin{aligned} & \mathsf{DEST}[63:0] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[63:0], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[127:64] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[127:64]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[191:128] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[191:128]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[255:192] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[255:192]], \mathsf{ROUND\_CONTROL}) \end{aligned}$ 

## Intel C/C++ Compiler Intrinsic Equivalent

```
__m128 _mm_round_pd(__m128d s1, int iRoundMode);
__m128 _mm_floor_pd(__m128d s1);
__m128 _mm_ceil_pd(__m128d s1)
__m256 _mm256_round_pd(__m256d s1, int iRoundMode);
__m256 _mm256_floor_pd(__m256d s1);
__m256 _mm256_ceil_pd(__m256d s1)
```

# **SIMD Floating-Point Exceptions**

Invalid (signaled only if SRC = SNaN)

Precision (signaled only if imm[3] = 0; if imm[3] = 1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)

Note that Denormal is not signaled by ROUNDPD.

# Other Exceptions

```
See Exceptions Type 2; additionally #UD If VEX.vvvv != 1111B.
```

# ROUNDPS — Round Packed Single Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A 08 /r ib ROUNDPS xmm1, xmm2/m128, imm8	RMI	V/V	SSE4_1	Round packed single precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8.
VEX.128.66.0F3A.WIG 08 /r ib VROUNDPS xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Round packed single- precision floating-point values in xmm2/m128 and place the result in xmm1. The rounding mode is determined by imm8.
VEX.256.66.0F3A.WIG 08 /r ib VROUNDPS ymm1, ymm2/m256, imm8	RMI	V/V	AVX	Round packed single- precision floating-point values in ymm2/m256 and place the result in ymm1. The rounding mode is determined by imm8.

# Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA	

## Description

Round the 4 single-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

### Operation

```
IF (imm[2] = '1)

THEN  // rounding mode is determined by MXCSR.RC

DEST[31:0] ← ConvertSPFPToInteger_M(SRC[31:0]);

DEST[63:32] ← ConvertSPFPToInteger_M(SRC[63:32]);

DEST[95:64] ← ConvertSPFPToInteger_M(SRC[95:64]);

DEST[127:96] ← ConvertSPFPToInteger_M(SRC[127:96]);

ELSE  // rounding mode is determined by IMM8.RC

DEST[31:0] ← ConvertSPFPToInteger_Imm(SRC[31:0]);

DEST[63:32] ← ConvertSPFPToInteger_Imm(SRC[63:32]);

DEST[95:64] ← ConvertSPFPToInteger_Imm(SRC[95:64]);

DEST[127:96] ← ConvertSPFPToInteger_Imm(SRC[127:96]);

FI;
```

#### ROUNDPS(128-bit Legacy SSE version)

```
\begin{split} \mathsf{DEST}[31:0] &\leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[31:0], \mathsf{ROUND\_CONTROL}) \\ \mathsf{DEST}[63:32] &\leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[63:32], \mathsf{ROUND\_CONTROL}) \\ \mathsf{DEST}[95:64] &\leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[95:64]], \mathsf{ROUND\_CONTROL}) \\ \mathsf{DEST}[127:96] &\leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[127:96]], \mathsf{ROUND\_CONTROL}) \\ \mathsf{DEST}[\mathsf{VLMAX-1:128}] & \text{(Unmodified)} \end{split}
```

#### VROUNDPS (VEX.128 encoded version)

```
\begin{aligned} & \mathsf{DEST}[31:0] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[31:0], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[63:32] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[63:32], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[95:64] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[95:64]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[127:96] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[127:96]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \end{aligned}
```

#### VROUNDPS (VEX.256 encoded version)

DEST[31:0] ← RoundToInteger(SRC[31:0], ROUND\_CONTROL)

```
\begin{aligned} & \mathsf{DEST}[63:32] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[63:32], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[95:64] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[95:64]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[127:96] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[127:96]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[159:128] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[159:128]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[191:160] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[191:160]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[223:192] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[223:192]], \mathsf{ROUND\_CONTROL}) \\ & \mathsf{DEST}[255:224] \leftarrow \mathsf{RoundToInteger}(\mathsf{SRC}[255:224]], \mathsf{ROUND\_CONTROL}) \end{aligned}
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
__m128 _mm_round_ps(__m128 s1, int iRoundMode);
__m128 _mm_floor_ps(__m128 s1);
__m128 _mm_ceil_ps(__m128 s1)
__m256 _mm256_round_ps(__m256 s1, int iRoundMode);
__m256 _mm256_floor_ps(__m256 s1);
__m256 _mm256_ceil_ps(__m256 s1)
```

## SIMD Floating-Point Exceptions

Invalid (signaled only if SRC = SNaN)

Precision (signaled only if imm[3] = `0; if imm[3] = `1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)

Note that Denormal is not signaled by ROUNDPS.

# Other Exceptions

```
See Exceptions Type 2; additionally #UD If VEX.vvvv != 1111B.
```

# ROUNDSD — Round Scalar Double Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A OB /r ib ROUNDSD xmm1, xmm2/m64, imm8	RMI	V/V	SSE4_1	Round the low packed double precision floating-point value in <i>xmm2/m64</i> and place the result in <i>xmm1</i> . The rounding mode is determined by <i>imm8</i> .
VEX.NDS.LIG.66.0F3A.WIG 0B /r ib VROUNDSD xmm1, xmm2, xmm3/m64, imm8	RVMI	V/V	AVX	Round the low packed double precision floating-point value in xmm3/m64 and place the result in xmm1. The rounding mode is determined by imm8. Upper packed double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

# Description

Round the DP FP value in the lower qword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a double-precision floating-point input to an integer value and returns the integer result as a double precision floating-point value in the lowest position. The upper double precision floating-point value in the destination is retained.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

```
IF (imm[2] = '1)
   THEN
          // rounding mode is determined by MXCSR.RC
       DEST[63:0] ← ConvertDPFPToInteger M(SRC[63:0]);
   ELSE
           // rounding mode is determined by IMM8.RC
       DEST[63:0] \leftarrow ConvertDPFPToInteger_Imm(SRC[63:0]);
FI:
DEST[127:63] remains unchanged;
ROUNDSD (128-bit Legacy SSE version)
DEST[63:0] ← RoundToInteger(SRC[63:0], ROUND_CONTROL)
```

DEST[VLMAX-1:64] (Unmodified)

## VROUNDSD (VEX.128 encoded version)

DEST[63:0] ← RoundToInteger(SRC2[63:0], ROUND\_CONTROL) DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

```
ROUNDSD:
              __m128d mm_round_sd(__m128d dst, __m128d s1, int iRoundMode);
              __m128d mm_floor_sd(__m128d dst, __m128d s1);
              __m128d mm_ceil_sd(__m128d dst, __m128d s1);
```

## SIMD Floating-Point Exceptions

Invalid (signaled only if SRC = SNaN)

Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)

Note that Denormal is not signaled by ROUNDSD.

# Other Exceptions

See Exceptions Type 3.

# **ROUNDSS** — Round Scalar Single Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 3A OA /r ib ROUNDSS xmm1, xmm2/m32, imm8	RMI	V/V	SSE4_1	Round the low packed single precision floating-point value in xmm2/m32 and place the result in xmm1. The rounding mode is determined by imm8.
VEX.NDS.LIG.66.0F3A.WIG 0A ib VROUNDSS xmm1, xmm2, xmm3/m32, imm8	RVMI	V/V	AVX	Round the low packed single precision floating-point value in xmm3/m32 and place the result in xmm1. The rounding mode is determined by imm8. Also, upper packed single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

# Description

Round the single-precision floating-point value in the lowest dword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a single-precision floating-point input to an integer value and returns the result as a single-precision floating-point value in the lowest position. The upper three single-precision floating-point values in the destination are retained.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to '1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

### Operation

```
IF (imm[2] = '1)
   THEN     // rounding mode is determined by MXCSR.RC
     DEST[31:0] ← ConvertSPFPToInteger_M(SRC[31:0]);
   ELSE      // rounding mode is determined by IMM8.RC
     DEST[31:0] ← ConvertSPFPToInteger_Imm(SRC[31:0]);
FI;
DEST[127:32] remains unchanged;
```

## ROUNDSS (128-bit Legacy SSE version)

DEST[31:0] ← RoundToInteger(SRC[31:0], ROUND\_CONTROL)
DEST[VLMAX-1:32] (Unmodified)

### VROUNDSS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  RoundToInteger(SRC2[31:0], ROUND\_CONTROL) DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

```
ROUNDSS: __m128 mm_round_ss(__m128 dst, __m128 s1, int iRoundMode);
    __m128 mm_floor_ss(__m128 dst, __m128 s1);
    __m128 mm_ceil_ss(__m128 dst, __m128 s1);
```

# SIMD Floating-Point Exceptions

Invalid (signaled only if SRC = SNaN)

Precision (signaled only if imm[3] = `0; if imm[3] = `1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)

Note that Denormal is not signaled by ROUNDSS.

# Other Exceptions

See Exceptions Type 3.

# RSM—Resume from System Management Mode

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AA	RSM	NP	Invalid	Valid	Resume operation of interrupted program.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

### Description

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor's state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:

- Any reserved bit of CR4 is set to 1.
- Any illegal combination of bits in CR0, such as (PG=1 and PE=0) or (NW=1 and CD=0).
- (Intel Pentium and Intel486™ processors only.) The value stored in the state dump base field is not a 32-KByte aligned address.

The contents of the model-specific registers are not affected by a return from SMM.

The SMM state map used by RSM supports resuming processor context for non-64-bit modes and 64-bit mode.

See Chapter 29, "System Management Mode," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about SMM and the behavior of the RSM instruction.

# Operation

```
ReturnFromSMM;

IF (IA-32e mode supported) or (CPUID DisplayFamily_DisplayModel = 06H_0CH )

THEN

ProcessorState ← Restore(SMMDump(IA-32e SMM STATE MAP));

Else

ProcessorState ← Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));
```

FI

## **Flags Affected**

All.

## **Protected Mode Exceptions**

#UD If an attempt is made to execute this instruction when the

processor is not in SMM. If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 52 /r RSQRTPS xmm1, xmm2/m128	RM	V/V	SSE	Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
VEX.128.0F.WIG 52 /r VRSQRTPS xmm1, xmm2/m128	RM	V/V	AVX	Computes the approximate reciprocals of the square roots of packed single-precision values in xmm2/mem and stores the results in xmm1.
VEX.256.0F.WIG 52 /r VRSQRTPS ymm1, ymm2/m256	RM	V/V	AVX	Computes the approximate reciprocals of the square roots of packed single-precision values in ymm2/mem and stores the results in ymm1.

## **Instruction Operand Encoding**

		monocino operane ai	ico cii ig	
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# **Description**

Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error| 
$$\leq 1.5 * 2^{-12}$$

The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a

source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

### Operation

#### RSQRTPS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC[31:0]))

DEST[63:32]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC1[63:32]))

DEST[95:64]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC1[95:64]))

DEST[127:96]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[127:96]))

DEST[VLMAX-1:128] (Unmodified)

#### VRSQRTPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC[31:0]))

DEST[63:32]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC1[63:32]))

DEST[95:64]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC1[95:64]))

DEST[127:96]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[127:96]))

DEST[VLMAX-1:128]  $\leftarrow$  0

#### VRSQRTPS (VEX.256 encoded version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC[31:0]))

DEST[63:32]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC1[63:32]))

DEST[95:64]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC1[95:64]))

DEST[127:96]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[127:96]))

DEST[159:128]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[159:128]))

DEST[191:160]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[191:160]))

DEST[223:192]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[223:192]))

DEST[255:224]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[255:224]))

#### INSTRUCTION SET REFERENCE, M-Z

## Intel C/C++ Compiler Intrinsic Equivalent

RSQRTPS: \_\_m128 \_mm\_rsqrt\_ps(\_\_m128 a) RSQRTPS: \_\_m256 \_mm256\_rsqrt\_ps (\_\_m256 a);

## **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4; additionally

#UD If VEX.vvvv != 1111B.

# RSQRTSS—Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 OF 52 /r RSQRTSS xmm1, xmm2/m32	RM	V/V	SSE	Computes the approximate reciprocal of the square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1.
VEX.NDS.LIG.F3.0F.WIG 52 /r VRSQRTSS xmm1, xmm2, xmm3/m32	RVM	V/V	AVX	Computes the approximate reciprocal of the square root of the low single precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## **Description**

Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the source operand (second operand) stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:

|Relative Error|  $\leq 1.5 * 2^{-12}$ 

The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an  $\infty$  of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a

source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

#### Operation

#### RSQRTSS (128-bit Legacy SSE version)

DEST[31:0] ← APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[VLMAX-1:32] (Unmodified)

#### VRSQRTSS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  APPROXIMATE(1/SQRT(SRC2[31:0])) DEST[127:32]  $\leftarrow$  SRC1[31:0] DEST[VLMAX-1:128]  $\leftarrow$  0

## Intel C/C++ Compiler Intrinsic Equivalent

RSQRTSS: \_\_m128 \_mm\_rsqrt\_ss(\_\_m128 a)

## SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 5.

# SAHF—Store AH into Flags

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
9E	SAHF	NP	Invalid*	Valid	Loads SF, ZF, AF, PF, and CF from AH into EFLAGS register.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

### **Description**

Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the AH register (bits 7, 6, 4, 2, and 0, respectively). Bits 1, 3, and 5 of register AH are ignored; the corresponding reserved bits (1, 3, and 5) in the EFLAGS register remain as shown in the "Operation" section below.

This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID.80000001H:ECX.LAHF-SAHF[bit 0] = 1.

# Operation

```
IF IA-64 Mode THEN IF CPUID.80000001H.ECX[0] = 1; THEN RFLAGS(SF:ZF:0:AF:0:PF:1:CF) \leftarrow AH; ELSE #UD; FI ELSE EFLAGS(SF:ZF:0:AF:0:PF:1:CF) \leftarrow AH; FI:
```

## Flags Affected

The SF, ZF, AF, PF, and CF flags are loaded with values from the AH register. Bits 1, 3, and 5 of the EFLAGS register are unaffected, with the values remaining 1, 0, and 0, respectively.

<sup>\*</sup> Valid in specific steppings. See Description section.

# **Protected Mode Exceptions**

None.

# **Real-Address Mode Exceptions**

None.

## **Virtual-8086 Mode Exceptions**

None.

# **Compatibility Mode Exceptions**

None.

# **64-Bit Mode Exceptions**

#UD If CPUID.80000001H.ECX[0] = 0.

If the LOCK prefix is used.

# SAL/SAR/SHL/SHR—Shift

Opcode***	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
D0 /4	SAL <i>r/m8</i> , 1	M1	Valid	Valid	Multiply <i>r/m8</i> by 2, once.
REX + D0 /4	SAL <i>r/m8**</i> , 1	M1	Valid	N.E.	Multiply <i>r/m8</i> by 2, once.
D2 /4	SAL <i>r/m8</i> , CL	MC	Valid	Valid	Multiply <i>r/m8</i> by 2, CL times.
REX + D2 /4	SAL <i>r/m8**</i> , CL	MC	Valid	N.E.	Multiply <i>r/m8</i> by 2, CL times.
CO /4 ib	SAL r/m8, imm8	MI	Valid	Valid	Multiply <i>r/m8</i> by 2, <i>imm8</i> times.
REX + CO /4 ib	SAL r/m8**, imm8	MI	Valid	N.E.	Multiply <i>r/m8</i> by 2, <i>imm8</i> times.
D1 /4	SAL <i>r/m16</i> , 1	M1	Valid	Valid	Multiply r/m16 by 2, once.
D3 /4	SAL r/m16, CL	MC	Valid	Valid	Multiply <i>r/m16</i> by 2, CL times.
C1 /4 ib	SAL r/m16, imm8	MI	Valid	Valid	Multiply <i>r/m16</i> by 2, <i>imm8</i> times.
D1 /4	SAL <i>r/m32</i> , 1	M1	Valid	Valid	Multiply <i>r/m32</i> by 2, once.
REX.W + D1 /4	SAL <i>r/m64</i> , 1	M1	Valid	N.E.	Multiply <i>r/m64</i> by 2, once.
D3 /4	SAL <i>r/m32</i> , CL	MC	Valid	Valid	Multiply <i>r/m32</i> by 2, CL times.
REX.W + D3 /4	SAL <i>r/m64</i> , CL	MC	Valid	N.E.	Multiply <i>r/m64</i> by 2, CL times.
C1 /4 ib	SAL r/m32, imm8	MI	Valid	Valid	Multiply <i>r/m32</i> by 2, <i>imm8</i> times.
REX.W + C1 /4 ib	SAL r/m64, imm8	MI	Valid	N.E.	Multiply <i>r/m64</i> by 2, <i>imm8</i> times.
D0 /7	SAR <i>r/m8</i> , 1	M1	Valid	Valid	Signed divide* <i>r/m8</i> by 2, once.
REX + D0 /7	SAR <i>r/m8**</i> , 1	M1	Valid	N.E.	Signed divide* <i>r/m8</i> by 2, once.
D2 /7	SAR <i>r/m8</i> , CL	MC	Valid	Valid	Signed divide* <i>r/m8</i> by 2, CL times.
REX + D2 /7	SAR <i>r/m8**</i> , CL	MC	Valid	N.E.	Signed divide* <i>r/m8</i> by 2, CL times.
CO /7 ib	SAR r/m8, imm8	MI	Valid	Valid	Signed divide* <i>r/m8</i> by 2, imm8 time.
REX + CO /7 ib	SAR r/m8**, imm8	MI	Valid	N.E.	Signed divide* r/m8 by 2, imm8 times.

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
D1 /7	SAR <i>r/m16</i> ,1	M1	Valid	Valid	Signed divide* r/m16 by 2, once.
D3 /7	SAR <i>r/m16</i> , CL	MC	Valid	Valid	Signed divide* r/m16 by 2, CL times.
C1 /7 ib	SAR r/m16, imm8	MI	Valid	Valid	Signed divide* r/m16 by 2, imm8 times.
D1 /7	SAR <i>r/m32</i> , 1	M1	Valid	Valid	Signed divide* <i>r/m32</i> by 2, once.
REX.W + D1 /7	SAR <i>r/m64</i> , 1	M1	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, once.
D3 /7	SAR <i>r/m32</i> , CL	MC	Valid	Valid	Signed divide* <i>r/m32</i> by 2, CL times.
REX.W + D3 /7	SAR <i>r/m64</i> , CL	MC	Valid	N.E.	Signed divide* <i>r/m64</i> by 2, CL times.
C1 /7 ib	SAR r/m32, imm8	MI	Valid	Valid	Signed divide* r/m32 by 2, imm8 times.
REX.W + C1 /7 ib	SAR r/m64, imm8	MI	Valid	N.E.	Signed divide* r/m64 by 2, imm8 times
D0 /4	SHL <i>r/m8</i> , 1	M1	Valid	Valid	Multiply <i>r/m8</i> by 2, once.
REX + D0 /4	SHL <i>r/m8**</i> , 1	M1	Valid	N.E.	Multiply <i>r/m8</i> by 2, once.
D2 /4	SHL r/m8, CL	MC	Valid	Valid	Multiply <i>r/m8</i> by 2, CL times.
REX + D2 /4	SHL r/m8**, CL	MC	Valid	N.E.	Multiply <i>r/m8</i> by 2, CL times.
CO /4 ib	SHL r/m8, imm8	MI	Valid	Valid	Multiply <i>r/m8</i> by 2, <i>imm8</i> times.
REX + CO /4 ib	SHL r/m8**, imm8	MI	Valid	N.E.	Multiply <i>r/m8</i> by 2, <i>imm8</i> times.
D1 /4	SHL <i>r/m16</i> ,1	M1	Valid	Valid	Multiply <i>r/m16</i> by 2, once.
D3 /4	SHL <i>r/m16</i> , CL	MC	Valid	Valid	Multiply <i>r/m16</i> by 2, CL times.
C1 /4 ib	SHL r/m16, imm8	MI	Valid	Valid	Multiply <i>r/m16</i> by 2, <i>imm8</i> times.
D1 /4	SHL <i>r/m32</i> ,1	M1	Valid	Valid	Multiply <i>r/m32</i> by 2, once.
REX.W + D1 /4	SHL <i>r/m64</i> ,1	M1	Valid	N.E.	Multiply <i>r/m64</i> by 2, once.
D3 /4	SHL r/m32, CL	MC	Valid	Valid	Multiply <i>r/m32</i> by 2, CL times.
REX.W + D3 /4	SHL <i>r/m64</i> , CL	MC	Valid	N.E.	Multiply <i>r/m64</i> by 2, CL times.

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
C1 /4 ib	SHL r/m32, imm8	MI	Valid	Valid	Multiply <i>r/m32</i> by 2, <i>imm8</i> times.
REX.W + C1 /4 ib	SHL r/m64, imm8	MI	Valid	N.E.	Multiply <i>r/m64</i> by 2, <i>imm8</i> times.
D0 /5	SHR <i>r/m8</i> ,1	M1	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, once.
REX + D0 /5	SHR <i>r/m8**</i> , 1	M1	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, once.
D2 /5	SHR r/m8, CL	MC	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, CL times.
REX + D2 /5	SHR <i>r/m8**</i> , CL	MC	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, CL times.
CO /5 ib	SHR r/m8, imm8	MI	Valid	Valid	Unsigned divide <i>r/m8</i> by 2, <i>imm8</i> times.
REX + CO /5 ib	SHR r/m8**, imm8	MI	Valid	N.E.	Unsigned divide <i>r/m8</i> by 2, <i>imm8</i> times.
D1 /5	SHR <i>r/m16</i> , 1	M1	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, once.
D3 /5	SHR <i>r/m16</i> , CL	MC	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, CL times
C1 /5 ib	SHR r/m16, imm8	MI	Valid	Valid	Unsigned divide <i>r/m16</i> by 2, <i>imm8</i> times.
D1 /5	SHR <i>r/m32</i> , 1	M1	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, once.
REX.W + D1 /5	SHR <i>r/m64</i> , 1	M1	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, once.
D3 /5	SHR <i>r/m32</i> , CL	MC	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, CL times.
REX.W + D3 /5	SHR <i>r/m64</i> , CL	MC	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, CL times.
C1 /5 ib	SHR r/m32, imm8	MI	Valid	Valid	Unsigned divide <i>r/m32</i> by 2, <i>imm8</i> times.
REX.W + C1 /5 ib	SHR r/m64, imm8	MI	Valid	N.E.	Unsigned divide <i>r/m64</i> by 2, <i>imm8</i> times.

#### NOTES:

- \* Not the same form of division as IDIV; rounding is toward negative infinity.
- \*\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
- \*\*\*See IA-32 Architecture Compatibility section below.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
M1	ModRM:r/m (r, w)	1	NA	NA
MC	ModRM:r/m (r, w)	CL	NA	NA
MI	ModRM:r/m (r, w)	imm8	NA	NA

#### **Description**

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64-bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1.

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2. For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2.

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4, the result is -2 with a remainder of -1. If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1. For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction's default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

## **IA-32 Architecture Compatibility**

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

## Operation

```
IF 64-Bit Mode and using REX.W THEN countMASK \leftarrow 3FH; ELSE countMASK \leftarrow 1FH; FI tempCOUNT \leftarrow (COUNT AND countMASK); tempDEST \leftarrow DEST; WHILE (tempCOUNT \neq 0) DO IF instruction is SAL or SHL THEN CF \leftarrow MSB(DEST);
```

```
ELSE (* Instruction is SAR or SHR *)
             CF \leftarrow LSB(DEST);
   FI:
   IF instruction is SAL or SHL
        THEN
             DEST \leftarrow DEST * 2;
        ELSE
             IF instruction is SAR
                  THEN
                       DEST ← DEST / 2; (* Signed divide, rounding toward negative infinity *)
                  ELSE (* Instruction is SHR *)
                       DEST ← DEST / 2; (* Unsigned divide *)
             FI;
   FI:
   tempCOUNT \leftarrow tempCOUNT - 1;
OD;
(* Determine overflow for the various instructions *)
IF (COUNT and countMASK) = 1
   THEN
        IF instruction is SAL or SHL
              THEN
                  OF \leftarrow MSB(DEST) XOR CF;
             ELSE
                  IF instruction is SAR
                       THEN
                            0F \leftarrow 0;
                       ELSE (* Instruction is SHR *)
                            OF \leftarrow MSB(tempDEST);
                  FI:
        FI;
   ELSE IF (COUNT AND countMASK) = 0
        THEN
             All flags unchanged;
        ELSE (* COUNT not 1 or 0 *)
             OF ← undefined:
   FI;
FI;
```

## **Flags Affected**

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit

shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0, the flags are not affected. For a non-zero count, the AF flag is undefined.

#### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

#UD If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

### INSTRUCTION SET REFERENCE, M-Z

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# SBB—Integer Subtraction with Borrow

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
1C ib	SBB AL, imm8	I	Valid	Valid	Subtract with borrow imm8 from AL.
1D <i>iw</i>	SBB AX, imm16	I	Valid	Valid	Subtract with borrow imm16 from AX.
1D <i>id</i>	SBB EAX, imm32	I	Valid	Valid	Subtract with borrow imm32 from EAX.
REX.W + 1D id	SBB RAX, imm32	I	Valid	N.E.	Subtract with borrow signextended <i>imm.32 to 64-bits</i> from RAX.
80 /3 ib	SBB r/m8, imm8	MI	Valid	Valid	Subtract with borrow imm8 from r/m8.
REX + 80 /3 ib	SBB r/m8*, imm8	MI	Valid	N.E.	Subtract with borrow <i>imm8</i> from <i>r/m8</i> .
81 /3 iw	SBB r/m16, imm16	MI	Valid	Valid	Subtract with borrow imm16 from r/m16.
81 /3 id	SBB r/m32, imm32	MI	Valid	Valid	Subtract with borrow imm32 from r/m32.
REX.W + 81 /3 id	SBB r/m64, imm32	MI	Valid	N.E.	Subtract with borrow signextended imm32 to 64-bits from r/m64.
83 /3 ib	SBB r/m16, imm8	MI	Valid	Valid	Subtract with borrow signextended imm8 from r/m16.
83 /3 ib	SBB r/m32, imm8	MI	Valid	Valid	Subtract with borrow signextended <i>imm8</i> from <i>r/m32</i> .
REX.W + 83 /3 ib	SBB r/m64, imm8	MI	Valid	N.E.	Subtract with borrow signextended imm8 from r/m64.
18 /r	SBB <i>r/m8, r8</i>	MR	Valid	Valid	Subtract with borrow <i>r8</i> from <i>r/m8</i> .
REX + 18 /r	SBB r/m8*, r8	MR	Valid	N.E.	Subtract with borrow <i>r8</i> from <i>r/m8</i> .
19 /r	SBB r/m16, r16	MR	Valid	Valid	Subtract with borrow <i>r16</i> from <i>r/m16</i> .
19 /r	SBB r/m32, r32	MR	Valid	Valid	Subtract with borrow <i>r32</i> from <i>r/m32.</i>
REX.W + 19 /r	SBB r/m64, r64	MR	Valid	N.E.	Subtract with borrow <i>r64</i> from <i>r/m64</i> .

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
1A /r	SBB <i>r8, r/m8</i>	RM	Valid	Valid	Subtract with borrow <i>r/m8</i> from <i>r8.</i>
REX + 1A /r	SBB r8*, r/m8*	RM	Valid	N.E.	Subtract with borrow <i>r/m8</i> from <i>r8.</i>
1B /r	SBB r16, r/m16	RM	Valid	Valid	Subtract with borrow <i>r/m16</i> from <i>r16</i> .
1B /r	SBB <i>r32, r/m32</i>	RM	Valid	Valid	Subtract with borrow <i>r/m32</i> from <i>r32</i> .
REX.W + 1B /r	SBB <i>r64, r/m64</i>	RM	Valid	N.E.	Subtract with borrow <i>r/m64</i> from <i>r64</i> .

#### NOTES:

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
1	AL/AX/EAX/RAX	imm8/16/32	NA	NA
MI	ModRM:r/m (w)	imm8/16/32	NA	NA
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## **Description**

Adds the source operand (second operand) and the carry (CF) flag, and subtracts the result from the destination operand (first operand). The result of the subtraction is stored in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a borrow from a previous subtraction.

When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

The SBB instruction is usually executed as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

### Operation

 $\mathsf{DEST} \leftarrow (\mathsf{DEST} - (\mathsf{SRC} + \mathsf{CF}));$ 

### Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#### INSTRUCTION SET REFERENCE, M-Z

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

## SCAS/SCASB/SCASW/SCASD—Scan String

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
AE	SCAS m8	NP	Valid	Valid	Compare AL with byte at ES:(E)DI or RDI, then set status flags.*
AF	SCAS m16	NP	Valid	Valid	Compare AX with word at ES:(E)DI or RDI, then set status flags.*
AF	SCAS m32	NP	Valid	Valid	Compare EAX with doubleword at ES(E)DI or RDI then set status flags.*
REX.W + AF	SCAS m64	NP	Valid	N.E.	Compare RAX with quadword at RDI or EDI then set status flags.
AE	SCASB	NP	Valid	Valid	Compare AL with byte at ES:(E)DI or RDI then set status flags.*
AF	SCASW	NP	Valid	Valid	Compare AX with word at ES:(E)DI or RDI then set status flags.*
AF	SCASD	NP	Valid	Valid	Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.*
REX.W + AF	SCASQ	NP	Valid	N.E.	Compare RAX with quadword at RDI or EDI then set status flags.

#### **NOTES:**

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

## **Description**

In non-64-bit modes and in default 64-bit mode: this instruction compares a byte, word, doubleword or quadword specified using a memory operand with the value in AL, AX, or EAX. It then sets status flags in EFLAGS recording the results. The memory operand address is read from ES:(E)DI register (depending on the address-size

<sup>\*</sup> In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.

attribute of the instruction and the current operational mode). Note that ES cannot be overridden with a segment override prefix.

At the assembly-code level, two forms of this instruction are allowed. The explicit-operand form and the no-operands form. The explicit-operand form (specified using the SCAS mnemonic) allows a memory operand to be specified explicitly. The memory operand must be a symbol that indicates the size and location of the operand value. The register operand is then automatically selected to match the size of the memory operand (AL register for byte comparisons, AX for word comparisons, EAX for doubleword comparisons). The explicit-operand form is provided to allow documentation. Note that the documentation provided by this form can be misleading. That is, the memory operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword) but it does not have to specify the correct location. The location is always specified by ES:(E)DI.

The no-operands form of the instruction uses a short form of SCAS. Again, ES:(E)DI is assumed to be the memory operand and AL, AX, or EAX is assumed to be the register operand. The size of operands is selected by the mnemonic: SCASB (byte comparison), SCASW (word comparison), or SCASD (doubleword comparison).

After the comparison, the (E)DI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the (E)DI register is incremented; if the DF flag is 1, the (E)DI register is decremented. The register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

SCAS, SCASB, SCASW, SCASD, and SCASQ can be preceded by the REP prefix for block comparisons of ECX bytes, words, doublewords, or quadwords. Often, however, these instructions will be used in a LOOP construct that takes some action based on the setting of status flags. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

In 64-bit mode, the instruction's default address size is 64-bits, 32-bit address size is supported using the prefix 67H. Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The 64-bit no-operand mnemonic is SCASQ. Address of the memory operand is specified in either RDI or EDI, and AL/AX/EAX/RAX may be used as the register operand. After a comparison, the destination register is incremented or decremented by the current operand size (depending on the value of the DF flag). See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

```
Non-64-bit Mode:

IF (Byte cmparison)

THEN

temp ← AL – SRC;

SetStatusFlags(temp);

THEN IF DF = 0
```

```
THEN (E)DI \leftarrow (E)DI + 1;
                    ELSE (E)DI \leftarrow (E)DI - 1; FI;
    ELSE IF (Word comparison)
         THEN
               temp \leftarrow AX – SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (E)DI \leftarrow (E)DI + 2;
                    ELSE (E)DI \leftarrow (E)DI - 2; FI;
         FI:
    ELSE IF (Doubleword comparison)
         THEN
               temp \leftarrow EAX - SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (E)DI \leftarrow (E)DI + 4;
                    ELSE (E)DI \leftarrow (E)DI - 4; FI;
         FI:
FI;
64-bit Mode:
IF (Byte cmparison)
    THEN
         temp \leftarrow AL – SRC;
         SetStatusFlags(temp);
               THEN IF DF = 0
                    THEN (R|E)DI \leftarrow (R|E)DI + 1;
                    ELSE (RIE)DI \leftarrow (RIE)DI - 1; FI;
    ELSE IF (Word comparison)
         THEN
               temp \leftarrow AX – SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (RIE)DI \leftarrow (RIE)DI + 2;
                    ELSE (R|E)DI \leftarrow (R|E)DI - 2; FI;
         FI:
    ELSE IF (Doubleword comparison)
         THEN
               temp \leftarrow EAX - SRC;
               SetStatusFlags(temp);
               IF DF = 0
                    THEN (RIE)DI \leftarrow (RIE)DI + 4;
                    ELSE (RIE)DI \leftarrow (RIE)DI - 4; FI;
```

```
FI; ELSE IF (Quadword comparison using REX.W ) THEN  temp \leftarrow RAX - SRC; \\ SetStatusFlags(temp); \\ IF DF = 0 \\ THEN (R|E)DI \leftarrow (R|E)DI + 8; \\ ELSE (R|E)DI \leftarrow (R|E)DI - 8; \\ FI; \\ FI; \\ FI; \\ FI; \\ \end{tabular}
```

## Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are set according to the temporary result of the comparison.

### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the limit of the

ES segment.

If the ES register contains a NULL segment selector.

If an illegal memory operand effective address in the ES

segment is given.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# SETcc—Set Byte on Condition

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 97	SETA r/m8	М	Valid	Valid	Set byte if above (CF=0 and ZF=0).
REX + 0F 97	SETA r/m8*	М	Valid	N.E.	Set byte if above (CF=0 and ZF=0).
0F 93	SETAE r/m8	М	Valid	Valid	Set byte if above or equal (CF=0).
REX + 0F 93	SETAE r/m8*	М	Valid	N.E.	Set byte if above or equal (CF=0).
0F 92	SETB r/m8	М	Valid	Valid	Set byte if below (CF=1).
REX + 0F 92	SETB r/m8*	М	Valid	N.E.	Set byte if below (CF=1).
0F 96	SETBE r/m8	М	Valid	Valid	Set byte if below or equal (CF=1 or ZF=1).
REX + 0F 96	SETBE r/m8*	М	Valid	N.E.	Set byte if below or equal (CF=1 or ZF=1).
0F 92	SETC r/m8	М	Valid	Valid	Set byte if carry (CF=1).
REX + 0F 92	SETC r/m8*	М	Valid	N.E.	Set byte if carry (CF=1).
0F 94	SETE r/m8	М	Valid	Valid	Set byte if equal (ZF=1).
REX + 0F 94	SETE r/m8*	М	Valid	N.E.	Set byte if equal (ZF=1).
OF 9F	SETG r/m8	М	Valid	Valid	Set byte if greater (ZF=0 and SF=0F).
REX + OF 9F	SETG r/m8*	М	Valid	N.E.	Set byte if greater (ZF=0 and SF=OF).
OF 9D	SETGE r/m8	М	Valid	Valid	Set byte if greater or equal (SF=0F).
REX + OF 9D	SETGE r/m8*	М	Valid	N.E.	Set byte if greater or equal (SF=OF).
0F 9C	SETL r/m8	М	Valid	Valid	Set byte if less (SF≠ OF).
REX + OF 9C	SETL r/m8*	М	Valid	N.E.	Set byte if less (SF≠ OF).
0F 9E	SETLE r/m8	М	Valid	Valid	Set byte if less or equal $(ZF=1 \text{ or } SF \neq OF)$ .
REX + 0F 9E	SETLE r/m8*	М	Valid	N.E.	Set byte if less or equal $(ZF=1 \text{ or } SF \neq OF)$ .
0F 96	SETNA r/m8	М	Valid	Valid	Set byte if not above (CF=1 or ZF=1).

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
REX + 0F 96	SETNA r/m8*	М	Valid	N.E.	Set byte if not above (CF=1 or ZF=1).
0F 92	SETNAE r/m8	М	Valid	Valid	Set byte if not above or equal (CF=1).
REX + 0F 92	SETNAE r/m8*	М	Valid	N.E.	Set byte if not above or equal (CF=1).
0F 93	SETNB r/m8	М	Valid	Valid	Set byte if not below (CF=0).
REX + 0F 93	SETNB r/m8*	М	Valid	N.E.	Set byte if not below (CF=0).
0F 97	SETNBE r/m8	М	Valid	Valid	Set byte if not below or equal (CF=0 and ZF=0).
REX + 0F 97	SETNBE r/m8*	М	Valid	N.E.	Set byte if not below or equal (CF=0 and ZF=0).
0F 93	SETNC r/m8	М	Valid	Valid	Set byte if not carry (CF=0).
REX + 0F 93	SETNC r/m8*	М	Valid	N.E.	Set byte if not carry (CF=0).
0F 95	SETNE r/m8	М	Valid	Valid	Set byte if not equal (ZF=0).
REX + 0F 95	SETNE r/m8*	М	Valid	N.E.	Set byte if not equal (ZF=0).
0F 9E	SETNG r/m8	М	Valid	Valid	Set byte if not greater (ZF=1 or SF $\neq$ OF)
REX + 0F 9E	SETNG r/m8*	М	Valid	N.E.	Set byte if not greater (ZF=1 or SF $\neq$ OF).
0F 9C	SETNGE r/m8	М	Valid	Valid	Set byte if not greater or equal (SF≠ OF).
REX + 0F 9C	SETNGE r/m8*	М	Valid	N.E.	Set byte if not greater or equal ( $SF \neq OF$ ).
0F 9D	SETNL r/m8	М	Valid	Valid	Set byte if not less (SF=OF).
REX + OF 9D	SETNL r/m8*	М	Valid	N.E.	Set byte if not less (SF=0F).
OF 9F	SETNLE r/m8	М	Valid	Valid	Set byte if not less or equal (ZF=0 and SF=OF).
REX + OF 9F	SETNLE r/m8*	М	Valid	N.E.	Set byte if not less or equal (ZF=0 and SF=OF).
0F 91	SETNO r/m8	М	Valid	Valid	Set byte if not overflow (OF=0).
REX + 0F 91	SETNO r/m8*	М	Valid	N.E.	Set byte if not overflow (OF=0).
0F 9B	SETNP r/m8	М	Valid	Valid	Set byte if not parity (PF=0).

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
REX + OF 9B	SETNP r/m8*	М	Valid	N.E.	Set byte if not parity (PF=0).
0F 99	SETNS r/m8	М	Valid	Valid	Set byte if not sign (SF=0).
REX + 0F 99	SETNS r/m8*	М	Valid	N.E.	Set byte if not sign (SF=0).
0F 95	SETNZ r/m8	М	Valid	Valid	Set byte if not zero (ZF=0).
REX + 0F 95	SETNZ r/m8*	М	Valid	N.E.	Set byte if not zero (ZF=0).
0F 90	SETO r/m8	М	Valid	Valid	Set byte if overflow (OF=1)
REX + 0F 90	SETO r/m8*	М	Valid	N.E.	Set byte if overflow (OF=1).
0F 9A	SETP r/m8	М	Valid	Valid	Set byte if parity (PF=1).
REX + OF 9A	SETP r/m8*	М	Valid	N.E.	Set byte if parity (PF=1).
OF 9A	SETPE r/m8	М	Valid	Valid	Set byte if parity even (PF=1).
REX + OF 9A	SETPE r/m8*	М	Valid	N.E.	Set byte if parity even (PF=1).
0F 9B	SETPO r/m8	М	Valid	Valid	Set byte if parity odd (PF=0).
REX + 0F 9B	SETPO r/m8*	М	Valid	N.E.	Set byte if parity odd (PF=0).
0F 98	SETS r/m8	М	Valid	Valid	Set byte if sign (SF=1).
REX + 0F 98	SETS r/m8*	М	Valid	N.E.	Set byte if sign (SF=1).
0F 94	SETZ r/m8	М	Valid	Valid	Set byte if zero (ZF=1).
REX + 0F 94	SETZ r/m8*	М	Valid	N.E.	Set byte if zero (ZF=1).

#### **NOTES:**

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

## **Description**

Sets the destination operand to 0 or 1 depending on the settings of the status flags (CF, SF, OF, ZF, and PF) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (cc) indicates the condition being tested for.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

The terms "above" and "below" are associated with the CF flag and refer to the relationship between two unsigned integer values. The terms "greater" and "less" are associated with the SF and OF flags and refer to the relationship between two signed integer values.

Many of the SETcc instruction opcodes have alternate mnemonics. For example, SETG (set byte if greater) and SETNLE (set if not less or equal) have the same opcode and test for the same condition: ZF equals 0 and SF equals OF. These alternate mnemonics are provided to make code more intelligible. Appendix B, "EFLAGS Condition Codes," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, shows the alternate mnemonics for various test conditions.

Some languages represent a logical one as an integer with all bits set. This representation can be obtained by choosing the logically opposite condition for the SETcc instruction, then decrementing the result. For example, to test for overflow, use the SETNO instruction, then decrement the result.

In IA-64 mode, the operand size is fixed at 8 bits. Use of REX prefix enable uniform addressing to additional byte registers. Otherwise, this instruction's operation is the same as in legacy mode and compatibility mode.

### Operation

```
 \begin{tabular}{ll} FF condition \\ THEN DEST \leftarrow 1; \\ ELSE DEST \leftarrow 0; \\ FI: \\ \end{tabular}
```

### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#### INSTRUCTION SET REFERENCE, M-Z

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

#### SFFNCF—Store Fence

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F AE /7	SFENCE	NP	Valid	Valid	Serializes store operations.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Performs a serializing operation on all store-to-memory instructions that were issued prior the SFENCE instruction. This serializing operation guarantees that every store instruction that precedes the SFENCE instruction in program order becomes globally visible before any store instruction that follows the SFENCE instruction. The SFENCE instruction is ordered with respect to store instructions, other SFENCE instructions, any LFENCE and MFENCE instructions, and any serializing instructions (such as the CPUID instruction). It is not ordered with respect to load instructions.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, write-combining, and write-collapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The SFENCE instruction provides a performance-efficient way of ensuring store ordering between routines that produce weakly-ordered results and routines that consume this data.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

Wait On Following Stores Until(preceding stores globally visible);

#### Intel C/C++ Compiler Intrinsic Equivalent

void \_mm\_sfence(void)

#### Exceptions (All Operating Modes)

#UD If CPUID.01H:EDX.SSE2[bit 26] = 0.

If the LOCK prefix is used.

## SGDT—Store Global Descriptor Table Register

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 /0	SGDT m	М	Valid	Valid	Store GDTR to m.

#### NOTES:

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

### Description

Stores the content of the global descriptor table register (GDTR) in the destination operand. The destination operand specifies a memory location.

In legacy or compatibility mode, the destination operand is a 6-byte memory location. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in bytes 3-5, and byte 6 is zero-filled. If the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes.

In IA-32e mode, the operand size is fixed at 8+2 bytes. The instruction stores an 8-byte base and a 2-byte limit.

SGDT is useful only by operating-system software. However, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, *Intel*® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

## **IA-32 Architecture Compatibility**

The 16-bit form of the SGDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386™ processors fill these bits with 0s.

## Operation

```
IF instruction is SGDT

IF OperandSize = 16

THEN

DEST[0:15] \leftarrow GDTR(Limit);
```

<sup>\*</sup> See IA-32 Architecture Compatibility section below.

```
\begin{array}{c} \mathsf{DEST}[16:39] \leftarrow \mathsf{GDTR}(\mathsf{Base}); \ (*\ 24\ \mathsf{bits}\ \mathsf{of}\ \mathsf{base}\ \mathsf{address}\ \mathsf{stored}\ *) \\ \mathsf{DEST}[40:47] \leftarrow \mathsf{O}; \\ \mathsf{ELSE}\ \mathsf{IF}\ (32\text{-bit}\ \mathsf{Operand}\ \mathsf{Size}) \\ \mathsf{DEST}[0:15] \leftarrow \mathsf{GDTR}(\mathsf{Limit}); \\ \mathsf{DEST}[16:47] \leftarrow \mathsf{GDTR}(\mathsf{Base}); \ (*\ \mathsf{Full}\ 32\text{-bit}\ \mathsf{base}\ \mathsf{address}\ \mathsf{stored}\ *) \\ \mathsf{FI}; \\ \mathsf{ELSE}\ (*\ \mathsf{64}\text{-bit}\ \mathsf{Operand}\ \mathsf{Size}\ *) \\ \mathsf{DEST}[0:15] \leftarrow \mathsf{GDTR}(\mathsf{Limit}); \\ \mathsf{DEST}[16:79] \leftarrow \mathsf{GDTR}(\mathsf{Base}); \ (*\ \mathsf{Full}\ \mathsf{64}\text{-bit}\ \mathsf{base}\ \mathsf{address}\ \mathsf{stored}\ *) \\ \mathsf{FI}; \\ \mathsf{FI}; \\ \mathsf{FI}: \end{array}
```

#### Flags Affected

None.

#### **Protected Mode Exceptions**

**#UD** If the destination operand is a register.

If the LOCK prefix is used.

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#### Real-Address Mode Exceptions

**#UD** If the destination operand is a register.

If the LOCK prefix is used.

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

#### Virtual-8086 Mode Exceptions

**#UD** If the destination operand is a register.

If the LOCK prefix is used.

#### INSTRUCTION SET REFERENCE, M-Z

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

**#UD** If the destination operand is a register.

If the LOCK prefix is used.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

CILI			D	CL:SA	- 4-
<b>NHII</b>	11—11	פוחווה	<b>Precision</b>	SDITT	I PTT

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF A4	SHLD r/m16, r16, imm8	MRI	Valid	Valid	Shift <i>r/m16</i> to left <i>imm8</i> places while shifting bits from <i>r16</i> in from the right.
0F A5	SHLD <i>r/m16, r16,</i> CL	MRC	Valid	Valid	Shift $r/m16$ to left CL places while shifting bits from $r16$ in from the right.
OF A4	SHLD r/m32, r32, imm8	MRI	Valid	Valid	Shift <i>r/m32</i> to left <i>imm8</i> places while shifting bits from <i>r32</i> in from the right.
REX.W + 0F A4	SHLD r/m64, r64, imm8	MRI	Valid	N.E.	Shift <i>r/m64</i> to left <i>imm8</i> places while shifting bits from <i>r64</i> in from the right.
OF A5	SHLD <i>r/m32, r32,</i> CL	MRC	Valid	Valid	Shift $r/m32$ to left CL places while shifting bits from $r32$ in from the right.
REX.W + OF A5	SHLD <i>r/m64, r64,</i> CL	MRC	Valid	N.E.	Shift <i>r/m64</i> to left CL places while shifting bits from <i>r64</i> in from the right.

## **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MRI	ModRM:r/m (w)	ModRM:reg (r)	imm8	NA
MRC	ModRM:r/m (w)	ModRM:reg (r)	CL	NA

## Description

The SHLD instruction is used for multi-precision shifts of 64 bits or more.

The instruction shifts the first operand (destination operand) to the left the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the right (starting with bit 0 of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or in the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode; only bits 0 through 4 of the count are used. This masks the count to a value between 0 and 31. If a count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

### Operation

```
IF (In 64-Bit Mode and REX.W = 1)
   THEN COUNT \leftarrow COUNT MOD 64:
   ELSE COUNT ← COUNT MOD 32:
FΙ
SIZE \leftarrow OperandSize;
IF COUNT = 0
   THEN
        No operation;
   FLSE
        IF COUNT > SIZE
             THEN (* Bad parameters *)
                  DEST is undefined:
                  CF, OF, SF, ZF, AF, PF are undefined;
             ELSE (* Perform the shift *)
                  CF \leftarrow BIT[DEST, SIZE - COUNT];
                  (* Last bit shifted out on exit *)
                  FOR i ← SIZE - 1 DOWN TO COUNT
                       DO
                            Bit(DEST, i) \leftarrow Bit(DEST, i - COUNT);
                       OD:
                  FOR i \leftarrow COUNT - 1 DOWN TO 0
                       DO
                            BIT[DEST, i] \leftarrow BIT[SRC, i - COUNT + SIZE];
                       OD:
        FI:
FI:
```

## **Flags Affected**

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF

flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.

## **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

#UD If the LOCK prefix is used.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

### INSTRUCTION SET REFERENCE, M-Z

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

SHRD—Doub	е Рге	cision	Shift	Right

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AC	SHRD r/m16, r16, imm8	MRI	Valid	Valid	Shift <i>r/m16</i> to right <i>imm8</i> places while shifting bits from <i>r16</i> in from the left.
OF AD	SHRD <i>r/m16, r16,</i> CL	MRC	Valid	Valid	Shift <i>r/m16</i> to right CL places while shifting bits from <i>r16</i> in from the left.
OF AC	SHRD r/m32, r32, imm8	MRI	Valid	Valid	Shift <i>r/m32</i> to right <i>imm8</i> places while shifting bits from <i>r32</i> in from the left.
REX.W + 0F AC	SHRD r/m64, r64, imm8	MRI	Valid	N.E.	Shift <i>r/m64</i> to right <i>imm8</i> places while shifting bits from <i>r64</i> in from the left.
OF AD	SHRD <i>r/m32, r32</i> , CL	MRC	Valid	Valid	Shift <i>r/m32</i> to right CL places while shifting bits from <i>r32</i> in from the left.
REX.W + OF AD	SHRD <i>r/m64, r64</i> , CL	MRC	Valid	N.E.	Shift <i>r/m64</i> to right CL places while shifting bits from <i>r64</i> in from the left.

## **Instruction Operand Encoding**

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MRI	ModRM:r/m (w)	ModRM:reg (r)	imm8	NA
MRC	ModRM:r/m (w)	ModRM:reg (r)	CL	NA

## **Description**

The SHRD instruction is useful for multi-precision shifts of 64 bits or more.

The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value between 0 and 31). If the count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0, flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

### Operation

```
IF (In 64-Bit Mode and REX.W = 1)
   THEN COUNT \leftarrow COUNT MOD 64:
   ELSE COUNT ← COUNT MOD 32:
FΙ
SIZE \leftarrow OperandSize;
IF COUNT = 0
   THEN
        No operation;
   FLSE
        IF COUNT > SIZE
             THEN (* Bad parameters *)
                  DEST is undefined:
                  CF, OF, SF, ZF, AF, PF are undefined:
             ELSE (* Perform the shift *)
                  CF ← BIT[DEST, COUNT - 1]; (* Last bit shifted out on exit *)
                  FOR i \leftarrow 0 TO SIZE - 1 - COUNT
                       DO
                            BIT[DEST, i] \leftarrow BIT[DEST, i + COUNT];
                       OD:
                  FOR i ← SIZE - COUNT TO SIZE - 1
                       DO
                            BIT[DEST,i] \leftarrow BIT[SRC, i + COUNT - SIZE];
                       OD:
        FI:
FI:
```

## **Flags Affected**

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0, the flags are not affected. If the count is greater than the operand size, the flags are undefined.

#### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

## SHUFPD—Shuffle Packed Double-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF C6 /r ib SHUFPD xmm1, xmm2/m128, imm8	RMI	V/V	SSE2	Shuffle packed double- precision floating-point values selected by imm8 from xmm1 and xmm2/m128 to xmm1.
VEX.NDS.128.66.0F.WIG C6 /r ib VSHUFPD xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Shuffle Packed double- precision floating-point values selected by imm8 from xmm2 and xmm3/mem.
VEX.NDS.256.66.0F.WIG C6 /r ib VSHUFPD ymm1, ymm2, ymm3/m256, imm8	RVMI	V/V	AVX	Shuffle Packed double- precision floating-point values selected by imm8 from ymm2 and ymm3/mem.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (г, w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

## Description

Moves either of the two packed double-precision floating-point values from destination operand (first operand) into the low quadword of the destination operand; moves either of the two packed double-precision floating-point values from the source operand into to the high quadword of the destination operand (see Figure 4-18). The select operand (third operand) determines which values are moved to the destination operand.

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are upmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.




Figure 4-18. SHUFPD Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

```
IF SELECT[0] = 0
    THEN DEST[63:0] ← DEST[63:0];
    ELSE DEST[63:0] ← DEST[127:64]; FI;

IF SELECT[1] = 0
    THEN DEST[127:64] ← SRC[63:0];
    ELSE DEST[127:64] ← SRC[127:64]; FI;

SHUFPD (128-bit Legacy SSE version)
```

```
IF IMM0[0] = 0

THEN DEST[63:0] \leftarrow SRC1[63:0]

ELSE DEST[63:0] \leftarrow SRC1[127:64] FI;

IF IMM0[1] = 0

THEN DEST[127:64] \leftarrow SRC2[63:0]
```

```
ELSE DEST[127:64] \leftarrow SRC2[127:64] FI; DEST[VLMAX-1:128] (Unmodified)
```

### VSHUFPD (VEX.128 encoded version)

```
IF IMM0[0] = 0

THEN DEST[63:0] \leftarrow SRC1[63:0]

ELSE DEST[63:0] \leftarrow SRC1[127:64] FI;

IF IMM0[1] = 0

THEN DEST[127:64] \leftarrow SRC2[63:0]

ELSE DEST[127:64] \leftarrow SRC2[127:64] FI;

DEST[VLMAX-1:128] \leftarrow 0
```

## VSHUFPD (VEX.256 encoded version)

```
IF IMM0[0] = 0
   THEN DEST[63:0] \leftarrow SRC1[63:0]
   ELSE DEST[63:0] \leftarrow SRC1[127:64] FI;

IF IMM0[1] = 0
   THEN DEST[127:64] \leftarrow SRC2[63:0]
   ELSE DEST[127:64] \leftarrow SRC2[127:64] FI;

IF IMM0[2] = 0
   THEN DEST[191:128] \leftarrow SRC1[191:128]
   ELSE DEST[191:128] \leftarrow SRC1[255:192] FI;

IF IMM0[3] = 0
   THEN DEST[255:192] \leftarrow SRC2[191:128]
   ELSE DEST[255:192] \leftarrow SRC2[255:192] FI;
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
SHUFPD: __m128d _mm_shuffle_pd(__m128d a, __m128d b, unsigned int imm8) 
VSHUFPD: __m256d _mm256_shuffle_pd (__m256d a, __m256d b, const int select);
```

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4.

## SHUFPS—Shuffle Packed Single-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF C6 /r ib SHUFPS xmm1, xmm2/m128, imm8	RMI	V/V	SSE	Shuffle packed single- precision floating-point values selected by <i>imm8</i> from <i>xmm1</i> and <i>xmm1/m128</i> to <i>xmm1</i> .
VEX.NDS.128.0F.WIG C6 /r ib VSHUFPS xmm1, xmm2, xmm3/m128, imm8	RVMI	V/V	AVX	Shuffle Packed single- precision floating-point values selected by imm8 from xmm2 and xmm3/mem.
VEX.NDS.256.0F.WIG C6 /r ib VSHUFPS ymm1, ymm2, ymm3/m256, imm8	RVMI	V/V	AVX	Shuffle Packed single- precision floating-point values selected by imm8 from ymm2 and ymm3/mem.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RMI	ModRM:reg (r, w)	ModRM:r/m (r)	imm8	NA
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

## **Description**

Moves two of the four packed single-precision floating-point values from the destination operand (first operand) into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-19). The select operand (third operand) determines which values are moved to the destination operand.

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

determines which values are moved to the destination operand.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.




Figure 4-19. SHUFPS Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8-bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

### Operation

#### CASE (SELECT[1:0]) OF

- 0: DEST[31:0]  $\leftarrow$  DEST[31:0];
- 1: DEST[31:0] ← DEST[63:32]:
- 2: DEST[31:0] ← DEST[95:64];
- 3: DEST[31:0]  $\leftarrow$  DEST[127:96];

#### ESAC:

#### CASE (SELECT[3:21) OF

- 0: DEST[63:32]  $\leftarrow$  DEST[31:0];
- 1: DEST[63:32]  $\leftarrow$  DEST[63:32];
- 2: DEST[63:32] ← DEST[95:64];
- 3: DEST[63:32] ← DEST[127:96]:

#### ESAC:

### CASE (SELECT[5:41) OF

- 0: DEST[95:64]  $\leftarrow$  SRC[31:0];
- 1: DEST[95:64]  $\leftarrow$  SRC[63:32];
- 2: DEST[95:64] ← SRC[95:64];
- 3: DEST[95:64] ← SRC[127:96];

#### ESAC:

#### CASE (SELECT[7:6]) OF

- 0: DEST[127:96]  $\leftarrow$  SRC[31:0];
- 1: DEST[127:96]  $\leftarrow$  SRC[63:32];
- 2: DEST[127:96] ← SRC[95:64];
- 3: DEST[127:96]  $\leftarrow$  SRC[127:96];

#### ESAC:

#### SHUFPS (128-bit Legacy SSE version)

```
DEST[31:0] \leftarrow Select4(SRC1[127:0], imm8[1:0]);
```

DEST[63:32]  $\leftarrow$  Select4(SRC1[127:0], imm8[3:2]);

DEST[95:64]  $\leftarrow$  Select4(SRC2[127:0], imm8[5:4]);

DEST[127:96]  $\leftarrow$  Select4(SRC2[127:0], imm8[7:6]);

DEST[VLMAX-1:128] (Unmodified)

#### VSHUFPS (VEX.128 encoded version)

```
DEST[31:0] \leftarrow Select4(SRC1[127:0], imm8[1:0]);
```

DEST[63:32]  $\leftarrow$  Select4(SRC1[127:0], imm8[3:2]);

DEST[95:64]  $\leftarrow$  Select4(SRC2[127:0], imm8[5:4]);

DEST[127:96]  $\leftarrow$  Select4(SRC2[127:0], imm8[7:6]);

DEST[VLMAX-1:128]  $\leftarrow$  0

#### VSHUFPS (VEX.256 encoded version)

```
DEST[31:0] \leftarrow Select4(SRC1[127:0], imm8[1:0]);
```

DEST[63:32]  $\leftarrow$  Select4(SRC1[127:0], imm8[3:2]);

DEST[95:64]  $\leftarrow$  Select4(SRC2[127:0], imm8[5:4]);

DEST[127:96]  $\leftarrow$  Select4(SRC2[127:0], imm8[7:6]);

DEST[159:128]  $\leftarrow$  Select4(SRC1[255:128], imm8[1:0]);

DEST[191:160]  $\leftarrow$  Select4(SRC1[255:128], imm8[3:2]);

DEST[223:192]  $\leftarrow$  Select4(SRC2[255:128], imm8[5:4]);

DEST[255:224]  $\leftarrow$  Select4(SRC2[255:128], imm8[7:6]);

#### Intel C/C++ Compiler Intrinsic Equivalent

SHUFPS: m128 mm shuffle ps( m128 a, m128 b, unsigned int imm8) VSHUFPS: \_\_m256 \_mm256\_shuffle\_ps (\_\_m256 a, \_\_m256 b, const int select);

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4.

# SIDT—Store Interrupt Descriptor Table Register

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 /1	SIDT m	М	Valid	Valid	Store IDTR to m.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

### **Description**

Stores the content the interrupt descriptor table register (IDTR) in the destination operand. The destination operand specifies a 6-byte memory location.

In non-64-bit modes, if the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in the third, fourth, and fifth byte, with the sixth byte filled with 0s.

In 64-bit mode, the operand size fixed at 8+2 bytes. The instruction stores 8-byte base and 2-byte limit values.

SIDT is only useful in operating-system software; however, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, *Intel*® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

# **IA-32 Architecture Compatibility**

The 16-bit form of SIDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel 486, and Intel 386 processors fill these bits with 0s.

### Operation

```
IF instruction is SIDT  
THEN  
IF OperandSize = 16  
THEN  
DEST[0:15] \leftarrow IDTR(Limit);  
DEST[16:39] \leftarrow IDTR(Base); (* 24 bits of base address stored; *)  
DEST[40:47] \leftarrow 0;
```

```
ELSE IF (32-bit Operand Size)
DEST[0:15] \leftarrow IDTR(Limit);
DEST[16:47] \leftarrow IDTR(Base); FI; (* Full 32-bit base address stored *)
ELSE (* 64-bit Operand Size *)
DEST[0:15] \leftarrow IDTR(Limit);
DEST[16:79] \leftarrow IDTR(Base); (* Full 64-bit base address stored *)
FI;
```

FI;

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

**#UD** If the destination operand is a register.

If the LOCK prefix is used.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# SLDT—Store Local Descriptor Table Register

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 00 /0	SLDT r/m16	М	Valid	Valid	Stores segment selector from LDTR in <i>r/m16</i> .
REX.W + 0F 00 /0	SLDT <i>r64/m16</i>	М	Valid	Valid	Stores segment selector from LDTR in <i>r64/m16</i> .

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	LDTR	NA	NA

#### Description

Stores the segment selector from the local descriptor table register (LDTR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the segment descriptor (located in the GDT) for the current LDT. This instruction can only be executed in protected mode.

Outside IA-32e mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared for the Pentium 4, Intel Xeon, and P6 family processors. They are undefined for Pentium, Intel486, and Intel386 processors. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In compatibility mode, when the destination operand is a 32-bit register, the 16-bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). The behavior of SLDT with a 64-bit register is to zero-extend the 16-bit selector and store it in the register. If the destination is memory and operand size is 64, SLDT will write the 16-bit selector to memory as a 16-bit quantity, regardless of the operand size

# Operation

 $DEST \leftarrow LDTR(SegmentSelector);$ 

#### Flags Affected

None.

### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#UD The SLDT instruction is not recognized in real-address mode.

If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#UD The SLDT instruction is not recognized in virtual-8086 mode.

If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

CNACL	C+	M I-!	C4-4	1 /
	—STOLE	Machine	<b>Status</b>	WOLU

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 /4	SMSW r/m16	М	Valid	Valid	Store machine status word to r/m16.
0F 01 /4	SMSW <i>r32/m16</i>	М	Valid	Valid	Store machine status word in low-order 16 bits of <i>r32/m16</i> ; high-order 16 bits of <i>r32</i> are undefined.
REX.W + 0F 01 /4	SMSW r64/m16	М	Valid	Valid	Store machine status word in low-order 16 bits of <i>r64/m16</i> ; high-order 16 bits of <i>r32</i> are undefined.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

## **Description**

Stores the machine status word (bits 0 through 15 of control register CR0) into the destination operand. The destination operand can be a general-purpose register or a memory location.

In non-64-bit modes, when the destination operand is a 32-bit register, the low-order 16 bits of register CR0 are copied into the low-order 16 bits of the register and the high-order 16 bits are undefined. When the destination operand is a memory location, the low-order 16 bits of register CR0 are written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, the behavior of the SMSW instruction is defined by the following examples:

- SMSW r16 operand size 16, store CR0[15:0] in r16
- SMSW r32 operand size 32, zero-extend CR0[31:0], and store in r32
- SMSW r64 operand size 64, zero-extend CR0[63:0], and store in r64
- SMSW m16 operand size 16, store CR0[15:0] in m16
- SMSW m16 operand size 32, store CR0[15:0] in m16 (not m32)
- SMSW m16 operands size 64, store CR0[15:0] in m16 (not m64)

SMSW is only useful in operating-system software. However, it is not a privileged instruction and can be used in application programs. The is provided for compatibility with the Intel 286 processor. Programs and procedures intended to run on the

Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel386 processors should use the MOV (control registers) instruction to load the machine status word.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3C*, for more information about the behavior of this instruction in VMX non-root operation.

#### Operation

```
DEST \leftarrow CR0[15:0];
(* Machine status word *)
```

### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#UD If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

#UD If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# SQRTPD—Compute Square Roots of Packed Double-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 51 /r SQRTPD xmm1, xmm2/m128	RM	V/V	SSE2	Computes square roots of the packed double-precision floating-point values in xmm2/m128 and stores the results in xmm1.
VEX.128.66.0F.WIG 51 /r VSQRTPD xmm1, xmm2/m128	RM	V/V	AVX	Computes Square Roots of the packed double-precision floating-point values in xmm2/m128 and stores the result in xmm1.
VEX.256.66.0F.WIG 51/r VSQRTPD ymm1, ymm2/m256	RM	V/V	AVX	Computes Square Roots of the packed double-precision floating-point values in ymm2/m256 and stores the result in ymm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# Description

Performs a SIMD computation of the square roots of the two packed double-precision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### Operation

#### SQRTPD (128-bit Legacy SSE version)

DEST[63:0]  $\leftarrow$  SQRT(SRC[63:0]) DEST[127:64]  $\leftarrow$  SQRT(SRC[127:64]) DEST[VLMAX-1:128] (Unmodified)

#### VSQRTPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SQRT(SRC[63:0]) DEST[127:64]  $\leftarrow$  SQRT(SRC[127:64]) DEST[VLMAX-1:128]  $\leftarrow$  0

#### VSQRTPD (VEX.256 encoded version)

DEST[63:0]  $\leftarrow$  SQRT(SRC[63:0]) DEST[127:64]  $\leftarrow$  SQRT(SRC[127:64]) DEST[191:128]  $\leftarrow$  SQRT(SRC[191:128]) DEST[255:192]  $\leftarrow$  SQRT(SRC[255:192])

#### Intel C/C++ Compiler Intrinsic Equivalent

SQRTPD:  $_{m128d _{mm\_sqrt\_pd}}$  (m128d a)

SQRTPD: \_\_m256d \_mm256\_sqrt\_pd (\_\_m256d a);

#### SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

# Other Exceptions

See Exceptions Type 2; additionally #UD If VEX.vvvv != 1111B.

# SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 51 /r SQRTPS xmm1, xmm2/m128	RM	V/V	SSE	Computes square roots of the packed single-precision floating-point values in xmm2/m128 and stores the results in xmm1.
VEX.128.0F.WIG 51 /r VSQRTPS xmm1, xmm2/m128	RM	V/V	AVX	Computes Square Roots of the packed single-precision floating-point values in xmm2/m128 and stores the result in xmm1.
VEX.256.0F.WIG 51/r VSQRTPS ymm1, ymm2/m256	RM	V/V	AVX	Computes Square Roots of the packed single-precision floating-point values in ymm2/m256 and stores the result in ymm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

# Description

Performs a SIMD computation of the square roots of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel @ 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

#### Operation

#### SQRTPS (128-bit Legacy SSE version)

 $\mathsf{DEST[31:0]} \leftarrow \mathsf{SQRT(SRC[31:0])}$ 

DEST[63:32]  $\leftarrow$  SQRT(SRC[63:32])

DEST[95:64]  $\leftarrow$  SQRT(SRC[95:64])

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SQRT}(\mathsf{SRC}[127:96])$ 

DEST[VLMAX-1:128] (Unmodified)

#### VSQRTPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SQRT(SRC[31:0])

DEST[63:32]  $\leftarrow$  SQRT(SRC[63:32])

DEST[95:64]  $\leftarrow$  SQRT(SRC[95:64])

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SQRT}(\mathsf{SRC}[127:96])$ 

DEST[VLMAX-1:128] ← 0

#### VSQRTPS (VEX.256 encoded version)

DEST[31:0]  $\leftarrow$  SQRT(SRC[31:0])

 $\mathsf{DEST}[63:32] \leftarrow \mathsf{SQRT}(\mathsf{SRC}[63:32])$ 

 $\mathsf{DEST}[95:64] \leftarrow \mathsf{SQRT}(\mathsf{SRC}[95:64])$ 

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SQRT}(\mathsf{SRC}[127:96])$ 

DEST[159:128]  $\leftarrow$  SQRT(SRC[159:128]) DEST[191:160]  $\leftarrow$  SQRT(SRC[191:160])

DEST[223:192]  $\leftarrow$  SQRT(SRC[131:100])

 $\mathsf{DEST}[255:224] \leftarrow \mathsf{SQRT}(\mathsf{SRC}[255:224])$ 

# Intel C/C++ Compiler Intrinsic Equivalent

SQRTPS: \_\_m128 \_mm\_sqrt\_ps(\_\_m128 a)

SQRTPS: \_\_m256 \_mm256\_sqrt\_ps (\_\_m256 a);

# SIMD Floating-Point Exceptions

Invalid, Precision, Denormal.

## INSTRUCTION SET REFERENCE, M-Z

# **Other Exceptions**

See Exceptions Type 2; additionally #UD If VEX.vvvv != 1111B.

# SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F2 OF 51 /r SQRTSD xmm1, xmm2/m64	RM	V/V	SSE2	Computes square root of the low double-precision floating-point value in xmm2/m64 and stores the results in xmm1.
VEX.NDS.LIG.F2.0F.WIG 51/ VSQRTSD xmm1,xmm2, xmm3/m64	RVM	V/V	AVX	Computes square root of the low double-precision floating point value in xmm3/m64 and stores the results in xmm2. Also, upper double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Computes the square root of the low double-precision floating-point value in the source operand (second operand) and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the *Intel*® 64 and *IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

### SQRTSD (128-bit Legacy SSE version)

DEST[63:0]  $\leftarrow$  SQRT(SRC[63:0]) DEST[VLMAX-1:64] (Unmodified)

#### VSQRTSD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SQRT(SRC2[63:0]) DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### Intel C/C++ Compiler Intrinsic Equivalent

SQRTSD: \_\_m128d \_mm\_sqrt\_sd (m128d a, m128d b)

## **SIMD Floating-Point Exceptions**

Invalid, Precision, Denormal.

#### Other Exceptions

See Exceptions Type 3.

# SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F 51 /r SQRTSS xmm1, xmm2/m32	RM	V/V	SSE	Computes square root of the low single-precision floating-point value in xmm2/m32 and stores the results in xmm1.
VEX.NDS.LIG.F3.0F.WIG 51 VSQRTSS xmm1, xmm2, xmm3/m32	RVM	V/V	AVX	Computes square root of the low single-precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Computes the square root of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

### SQRTSS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  SQRT(SRC2[31:0]) DEST[VLMAX-1:32] (Unmodified)

#### VSQRTSS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SQRT(SRC2[31:0]) DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

#### Intel C/C++ Compiler Intrinsic Equivalent

SQRTSS: \_\_m128 \_mm\_sqrt\_ss(\_\_m128 a)

### **SIMD Floating-Point Exceptions**

Invalid, Precision, Denormal.

#### Other Exceptions

See Exceptions Type 3.

# STC—Set Carry Flag

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
F9	STC	NP	Valid	Valid	Set CF flag.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

## **Description**

Sets the CF flag in the EFLAGS register.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

 $CF \leftarrow 1$ :

# **Flags Affected**

The CF flag is set. The OF, ZF, SF, AF, and PF flags are unaffected.

# **Exceptions (All Operating Modes)**

# STD—Set Direction Flag

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
FD	STD	NP	Valid	Valid	Set DF flag.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

# **Description**

Sets the DF flag in the EFLAGS register. When the DF flag is set to 1, string operations decrement the index registers (ESI and/or EDI).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

# Operation

 $DF \leftarrow 1$ ;

## Flags Affected

The DF flag is set. The CF, OF, ZF, SF, AF, and PF flags are unaffected.

# **Exceptions (All Operating Modes)**

# STI—Set Interrupt Flag

Opcode*	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
FB	STI	NP	Valid	Valid	Set interrupt flag; external, maskable interrupts enabled at the end of the next instruction.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

### **Description**

If protected-mode virtual interrupts are not enabled, STI sets the interrupt flag (IF) in the EFLAGS register. After the IF flag is set, the processor begins responding to external, maskable interrupts after the next instruction is executed. The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a procedure (or subroutine). For instance, if an STI instruction is followed by an RET instruction, the RET instruction is allowed to execute before external interrupts are recognized<sup>1</sup>. If the STI instruction is followed by a CLI instruction (which clears the IF flag), the effect of the STI instruction is negated.

The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and NMI interrupts. NMI interrupts (and SMIs) may be blocked for one macroinstruction following an STI.

When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; STI sets the VIF flag in the EFLAGS register, leaving IF unaffected.

Table 4-18 indicates the action of the STI instruction depending on the processor's mode of operation and the CPL/IOPL settings of the running program or procedure.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

In the following instruction sequence, interrupts may be recognized before RET executes: STI

211

STI

RFT

The STI instruction delays recognition of interrupts only if it is executed with EFLAGS.IF = 0. In a sequence of STI instructions, only the first instruction in the sequence is guaranteed to delay interrupts.

	Table 4-10. Decision Table for 511 Results								
PE	VM	IOPL	CPL	PVI	VIP	VME	STI Result		
0	Х	Х	Х	Х	Х	Х	IF = 1		
1	0	≥ CPL	Х	Х	Х	Х	IF = 1		
1	0	< CPL	3	1	0	Х	VIF = 1		
1	0	< CPL	< 3	Х	Х	Х	GP Fault		
1	0	< CPL	Х	0	Х	Х	GP Fault		
1	0	< CPL	Х	Х	1	Х	GP Fault		
1	1	3	Х	Х	Х	Х	IF = 1		
1	1	< 3	Х	Х	0	1	VIF = 1		
1	1	< 3	Х	Х	1	Х	GP Fault		
1	1	< 3	Χ	Х	Х	0	GP Fault		

Table 4-18. Decision Table for STI Results

#### NOTES:

X = This setting has no impact.

#### Operation

```
IF PE = 0 (* Executing in real-address mode *)
   THEN
        IF \leftarrow 1; (* Set Interrupt Flag *)
   ELSE (* Executing in protected mode or virtual-8086 mode *)
        IF VM = 0 (* Executing in protected mode*)
             THEN
                  IF IOPL ≥ CPL
                       THEN
                            IF \leftarrow 1; (* Set Interrupt Flag *)
                  ELSE
                       IF (IOPL < CPL) and (CPL = 3) and (VIP = 0)
                            THEN
                                 VIF ← 1; (* Set Virtual Interrupt Flag *)
                            ELSE
                                 #GP(0);
                       FI:
                  FI:
             ELSE (* Executing in Virtual-8086 mode *)
                  IF IOPL = 3
                       THEN
                            IF \leftarrow 1; (* Set Interrupt Flag *)
                  ELSE
                       IF ((IOPL < 3) and (VIP = 0) and (VME = 1))
                            THEN
```

```
\label{eq:VIF} VIF \leftarrow 1; \ (* \mbox{ Set Virtual Interrupt Flag *}) \\ \mbox{ELSE} \\ \mbox{$\#\text{GP}(0)$; (* Trap to virtual-8086 monitor *}) \\ \mbox{$F\text{I}$;} \\ \mbox{$F\text{I}$;
```

# **Flags Affected**

The IF flag is set to 1; or the VIF flag is set to 1.

## **Protected Mode Exceptions**

#GP(0) If the CPL is greater (has less privilege) than the IOPL of the

current program or procedure.

#UD If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# STMXCSR—Store MXCSR Register State

Opcode*/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF AE /3 STMXCSR <i>m32</i>	М	V/V	SSE	Store contents of MXCSR register to <i>m32</i> .
VEX.LZ.0F.WIG AE /3 VSTMXCSR <i>m32</i>	М	V/V	AVX	Store contents of MXCSR register to <i>m32</i> .

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

### **Description**

Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

VEX.L must be 0, otherwise instructions will #UD.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

## Operation

 $m32 \leftarrow MXCSR;$ 

# Intel C/C++ Compiler Intrinsic Equivalent

\_mm\_getcsr(void)

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

See Exceptions Type 5; additionally #UD If VEX.L= 1,

If VEX.vvvv != 1111B.

# STOS/STOSB/STOSW/STOSD/STOSQ—Store String

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
AA	STOS m8	NA	Valid	Valid	For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI.
АВ	STOS m16	NA	Valid	Valid	For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI.
AB	STOS m32	NA	Valid	Valid	For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI.
REX.W + AB	STOS m64	NA	Valid	N.E.	Store RAX at address RDI or EDI.
AA	STOSB	NA	Valid	Valid	For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI.
AB	STOSW	NA	Valid	Valid	For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI.
AB	STOSD	NA	Valid	Valid	For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI.
REX.W + AB	STOSQ	NA	Valid	N.E.	Store RAX at address RDI or EDI.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NA	NA	NA	NA	NA

# **Description**

In non-64-bit and default 64-bit mode; stores a byte, word, or doubleword from the AL, AX, or EAX register (respectively) into the destination operand. The destination operand is a memory location, the address of which is read from either the ES:EDI or ES:DI register (depending on the address-size attribute of the instruction and the

mode of operation). The ES segment cannot be overridden with a segment override prefix.

At the assembly-code level, two forms of the instruction are allowed: the "explicit-operands" form and the "no-operands" form. The explicit-operands form (specified with the STOS mnemonic) allows the destination operand to be specified explicitly. Here, the destination operand should be a symbol that indicates the size and location of the destination value. The source operand is then automatically selected to match the size of the destination operand (the AL register for byte operands, AX for word operands, EAX for doubleword operands). The explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct **type** (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct **location**. The location is always specified by the ES:(E)DI register. These must be loaded correctly before the store string instruction is executed.

The no-operands form provides "short forms" of the byte, word, doubleword, and quadword versions of the STOS instructions. Here also ES:(E)DI is assumed to be the destination operand and AL, AX, or EAX is assumed to be the source operand. The size of the destination and source operands is selected by the mnemonic: STOSB (byte read from register AL), STOSW (word from AX), STOSD (doubleword from EAX).

After the byte, word, or doubleword is transferred from the register to the memory location, the (E)DI register is incremented or decremented according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the register is incremented; if the DF flag is 1, the register is decremented (the register is incremented or decremented by 1 for byte operations, by 2 for word operations, by 4 for doubleword operations).

In 64-bit mode, the default address size is 64 bits, 32-bit address size is supported using the prefix 67H. Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The promoted no-operand mnemonic is STOSQ. STOSQ (and its explicit operands variant) store a quadword from the RAX register into the destination addressed by RDI or EDI. See the summary chart at the beginning of this section for encoding data and limits.

The STOS, STOSB, STOSW, STOSD, STOSQ instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because data needs to be moved into the AL, AX, or EAX register before it can be stored. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

# **Operation**

Non-64-bit Mode:

IF (Byte store)

```
THEN
          DEST \leftarrow AL;
               THEN IF DF = 0
                     THEN (E)DI \leftarrow (E)DI + 1;
                     ELSE (E)DI \leftarrow (E)DI - 1;
               FI;
    ELSE IF (Word store)
          THEN
               DEST \leftarrow AX;
                     THEN IF DF = 0
                           THEN (E)DI \leftarrow (E)DI + 2;
                           ELSE (E)DI \leftarrow (E)DI - 2;
                     FI;
          FI;
    ELSE IF (Doubleword store)
          THEN
               DEST \leftarrow EAX;
                     THEN IF DF = 0
                          THEN (E)DI \leftarrow (E)DI + 4;
                           ELSE (E)DI \leftarrow (E)DI - 4;
                     FI:
          FI;
FI;
64-bit Mode:
IF (Byte store)
    THEN
          DEST \leftarrow AL;
               THEN IF DF = 0
                     THEN (RIE)DI \leftarrow (RIE)DI + 1;
                     ELSE (R|E)DI \leftarrow (R|E)DI - 1;
               FI;
    ELSE IF (Word store)
          THEN
               DEST \leftarrow AX:
                     THEN IF DF = 0
                           THEN (RIE)DI \leftarrow (RIE)DI + 2;
                           ELSE (R|E)DI \leftarrow (R|E)DI - 2;
                     FI;
          FI;
    ELSE IF (Doubleword store)
          THEN
               DEST \leftarrow EAX:
```

```
THEN IF DF = 0
 THEN (R|E)DI \leftarrow (R|E)DI + 4;
 ELSE (R|E)DI \leftarrow (R|E)DI - 4;
 FI;
 FI;
 FI;
 ELSE IF (Quadword store using REX.W)
 THEN
 DEST \leftarrow RAX;
 THEN IF DF = 0
 THEN (R|E)DI \leftarrow (R|E)DI + 8;
 ELSE (R|E)DI \leftarrow (R|E)DI - 8;
 FI;
 FI;
```

### Flags Affected

None.

### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the limit of the

ES segment.

If the ES register contains a NULL segment selector.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the ES

seament limit.

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the ES

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# STR—Store Task Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 00 /1	STR r/m16	М	Valid	Valid	Stores segment selector from TR in <i>r/m16</i> .

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

#### Description

Stores the segment selector from the task register (TR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the task state segment (TSS) for the currently running task.

When the destination operand is a 32-bit register, the 16-bit segment selector is copied into the lower 16 bits of the register and the upper 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of operand size.

In 64-bit mode, operation is the same. The size of the memory operand is fixed at 16 bits. In register stores, the 2-byte TR is zero extended if stored to a 64-bit register.

The STR instruction is useful only in operating-system software. It can only be executed in protected mode.

#### Operation

 $DEST \leftarrow TR(SegmentSelector);$ 

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If the destination is a memory operand that is located in a non-

writable segment or if the effective address is outside the CS,

DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

seament limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used.

### **Real-Address Mode Exceptions**

#UD The STR instruction is not recognized in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD The STR instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#GP(0) If the memory address is in a non-canonical form. #SS(U) If the stack address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

# **SUB—Subtract**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
2C ib	SUB AL, imm8	1	Valid	Valid	Subtract imm8 from AL.
2D iw	SUB AX, imm16	1	Valid	Valid	Subtract imm16 from AX.
2D id	SUB EAX, imm32	1	Valid	Valid	Subtract <i>imm32</i> from EAX.
REX.W + 2D id	SUB RAX, imm32	I	Valid	N.E.	Subtract <i>imm32</i> sign- extended to 64-bits from RAX.
80 /5 ib	SUB r/m8, imm8	MI	Valid	Valid	Subtract imm8 from r/m8.
REX + 80 /5 ib	SUB r/m8*, imm8	MI	Valid	N.E.	Subtract imm8 from r/m8.
81 /5 iw	SUB r/m16, imm16	MI	Valid	Valid	Subtract <i>imm16</i> from r/m16.
81 /5 id	SUB r/m32, imm32	MI	Valid	Valid	Subtract <i>imm32</i> from r/m32.
REX.W + 81 /5 id	SUB r/m64, imm32	MI	Valid	N.E.	Subtract <i>imm32</i> sign- extended to 64-bits from <i>r/m64</i> .
83 /5 ib	SUB r/m16, imm8	MI	Valid	Valid	Subtract sign-extended imm8 from r/m16.
83 /5 ib	SUB r/m32, imm8	MI	Valid	Valid	Subtract sign-extended imm8 from r/m32.
REX.W + 83 /5 ib	SUB r/m64, imm8	MI	Valid	N.E.	Subtract sign-extended imm8 from r/m64.
28 /r	SUB r/m8, r8	MR	Valid	Valid	Subtract r8 from r/m8.
REX + 28 /r	SUB r/m8*, r8*	MR	Valid	N.E.	Subtract <i>r8</i> from <i>r/m8.</i>
29 /r	SUB r/m16, r16	MR	Valid	Valid	Subtract r16 from r/m16.
29 /r	SUB r/m32, r32	MR	Valid	Valid	Subtract r32 from r/m32.
REX.W + 29 /r	SUB r/m64, r32	MR	Valid	N.E.	Subtract <i>r64</i> from <i>r/m64.</i>
2A /r	SUB <i>r8, r/m8</i>	RM	Valid	Valid	Subtract <i>r/m8</i> from <i>r8.</i>
REX + 2A /r	SUB r8*, r/m8*	RM	Valid	N.E.	Subtract <i>r/m8</i> from <i>r8.</i>
2B /r	SUB <i>r16, r/</i> m16	RM	Valid	Valid	Subtract r/m16 from r16.
2B /r	SUB <i>r32, r/m32</i>	RM	Valid	Valid	Subtract r/m32 from r32.
REX.W + 2B /r	SUB <i>r64, r/m64</i>	RM	Valid	N.E.	Subtract <i>r/m64</i> from <i>r64.</i>

## **NOTES:**

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

		•		
Op/En	Operand 1	Operand 2	Operand 3	Operand 4
1	AL/AX/EAX/RAX	imm8/26/32	NA	NA
MI	ModRM:r/m (r, w)	imm8/26/32	NA	NA
MR	ModRM:r/m (r, w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA

#### Instruction Operand Encoding

#### Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

#### Operation

 $DEST \leftarrow (DEST - SRC);$ 

## Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

#### **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

# SUBPD—Subtract Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 5C /r SUBPD xmm1, xmm2/m128	RM	V/V	SSE2	Subtract packed double-precision floating-point values in <i>xmm2/m128</i> from <i>xmm1</i> .
VEX.NDS.128.66.0F.WIG 5C /r VSUBPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed double- precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1.
VEX.NDS.256.66.0F.WIG 5C /r VSUBPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Subtract packed double- precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs a SIMD subtract of the two packed double-precision floating-point values in the source operand (second operand) from the two packed double-precision floating-point values in the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

#### SUBPD (128-bit Legacy SSE version)

DEST[63:0] ← DEST[63:0] - SRC[63:0]
DEST[127:64] ← DEST[127:64] - SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

#### VSUBPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] - SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] - SRC2[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VSUBPD (VEX.256 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] - SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] - SRC2[127:64] DEST[191:128]  $\leftarrow$  SRC1[191:128] - SRC2[191:128] DEST[255:192]  $\leftarrow$  SRC1[255:192] - SRC2[255:192]

# Intel C/C++ Compiler Intrinsic Equivalent

SUBPD: \_\_m128d \_mm\_sub\_pd (m128d a, m128d b)

VSUBPD: \_\_m256d \_mm256\_sub\_pd (\_\_m256d a, \_\_m256d b);

# SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

#### Other Exceptions

See Exceptions Type 2.

# SUBPS—Subtract Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 5C /r SUBPS xmm1 xmm2/m128	RM	V/V	SSE	Subtract packed single- precision floating-point values in xmm2/mem from xmm1.
VEX.NDS.128.0F.WIG 5C /r VSUBPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Subtract packed single- precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1.
VEX.NDS.256.0F.WIG 5C /r VSUBPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Subtract packed single- precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Performs a SIMD subtract of the four packed single-precision floating-point values in the source operand (second operand) from the four packed single-precision floating-point values in the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

#### SUBPS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] - SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] - SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] - SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] - SRC2[127:96]

DEST[VLMAX-1:128] (Unmodified)

#### VSUBPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] - SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] - SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] - SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] - SRC2[127:96] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VSUBPS (VEX.256 encoded version)

 $\begin{aligned} & \mathsf{DEST}[31:0] \leftarrow \mathsf{SRC1}[31:0] - \mathsf{SRC2}[31:0] \\ & \mathsf{DEST}[63:32] \leftarrow \mathsf{SRC1}[63:32] - \mathsf{SRC2}[63:32] \\ & \mathsf{DEST}[95:64] \leftarrow \mathsf{SRC1}[95:64] - \mathsf{SRC2}[95:64] \\ & \mathsf{DEST}[127:96] \leftarrow \mathsf{SRC1}[127:96] - \mathsf{SRC2}[127:96] \\ & \mathsf{DEST}[159:128] \leftarrow \mathsf{SRC1}[159:128] - \mathsf{SRC2}[159:128] \\ & \mathsf{DEST}[191:160] \leftarrow \mathsf{SRC1}[191:160] - \mathsf{SRC2}[191:160] \\ & \mathsf{DEST}[223:192] \leftarrow \mathsf{SRC1}[223:192] - \mathsf{SRC2}[223:192] \\ & \mathsf{DEST}[255:224] \leftarrow \mathsf{SRC1}[255:224] - \mathsf{SRC2}[255:224]. \end{aligned}$ 

# Intel C/C++ Compiler Intrinsic Equivalent

SUBPS: \_\_m128 \_mm\_sub\_ps(\_\_m128 a, \_\_m128 b)

VSUBPS: \_\_m256 \_mm256\_sub\_ps (\_\_m256 a, \_\_m256 b);

# **SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal.

# **Other Exceptions**

See Exceptions Type 2.

# SUBSD—Subtract Scalar Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F2 OF 5C /r SUBSD xmm1, xmm2/m64	RM	V/V	SSE2	Subtracts the low double- precision floating-point values in xmm2/mem64 from xmm1.
VEX.NDS.LIG.F2.0F.WIG 5C /r VSUBSD xmm1,xmm2, xmm3/m64	RVM	V/V	AVX	Subtract the low double- precision floating-point value in xmm3/mem from xmm2 and store the result in xmm1.

# **Instruction Operand Encoding**

		•			_
Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA	
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA	

# **Description**

Subtracts the low double-precision floating-point value in the source operand (second operand) from the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

# Operation

SUBSD (128-bit Legacy SSE version)

 $\begin{aligned} & \mathsf{DEST}[63:0] \leftarrow \mathsf{DEST}[63:0] - \mathsf{SRC}[63:0] \\ & \mathsf{DEST}[\mathsf{VLMAX-1:64}] \text{ (Unmodified)} \end{aligned}$ 

#### VSUBSD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] - SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

SUBSD: \_\_m128d \_mm\_sub\_sd (m128d a, m128d b)

# **SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal.

# Other Exceptions

See Exceptions Type 3.

# SUBSS—Subtract Scalar Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
F3 0F 5C /r SUBSS xmm1, xmm2/m32	RM	V/V	SSE	Subtract the lower single- precision floating-point values in xmm2/m32 from xmm1.
VEX.NDS.LIG.F3.0F.WIG 5C /r VSUBSS xmm1,xmm2, xmm3/m32	RVM	V/V	AVX	Subtract the low single- precision floating-point value in xmm3/mem from xmm2 and store the result in xmm1.

# Instruction Operand Encoding

		•			_
Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA	
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA	

# **Description**

Subtracts the low single-precision floating-point value in the source operand (second operand) from the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel@64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX.128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

# Operation

SUBSS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  DEST[31:0] - SRC[31:0] DEST[VLMAX-1:32] (Unmodified)

#### VSUBSS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] - SRC2[31:0] DEST[127:32]  $\leftarrow$  SRC1[127:32] DEST[VLMAX-1:128]  $\leftarrow$  0

# Intel C/C++ Compiler Intrinsic Equivalent

SUBSS: \_\_m128 \_mm\_sub\_ss(\_\_m128 a, \_\_m128 b)

# **SIMD Floating-Point Exceptions**

Overflow, Underflow, Invalid, Precision, Denormal.

# Other Exceptions

See Exceptions Type 3.

# SWAPGS—Swap GS Base Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 /7	SWAPGS	NP	Valid	Invalid	Exchanges the current GS base register value with the value contained in MSR address C0000102H.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

SWAPGS exchanges the current GS base register value with the value contained in MSR address C0000102H (MSR\_KERNELGSbase). KernelGSbase is guaranteed to be canonical; so SWAPGS does not perform a canonical check. The SWAPGS instruction is a privileged instruction intended for use by system software.

When using SYSCALL to implement system calls, there is no kernel stack at the OS entry point. Neither is there a straightforward method to obtain a pointer to kernel structures from which the kernel stack pointer could be read. Thus, the kernel can't save general purpose registers or reference memory.

By design, SWAPGS does not require any general purpose registers or memory operands. No registers need to be saved before using the instruction. SWAPGS exchanges the CPL 0 data pointer from the KernelGSbase MSR with the GS base register. The kernel can then use the GS prefix on normal memory references to access kernel data structures. Similarly, when the OS kernel is entered using an interrupt or exception (where the kernel stack is already set up), SWAPGS can be used to quickly get a pointer to the kernel data structures.

The KernelGSbase MSR itself is only accessible using RDMSR/WRMSR instructions. Those instructions are only accessible at privilege level 0. WRMSR will cause a #GP(0) if the value to be written to KernelGSbase MSR is non-canonical.

See Table 4-19.

Table 4-19. SWAPGS Operation Parameters

Opcode		ModR/M Byt	e	Instruction		
	MOD	REG	R/M	Not 64-bit Mode	64-bit Mode	
OF 01	MOD ≠ 11	111	xxx	INVLPG	INVLPG	
	11	111	000	#UD	SWAPGS	
	11	111	≠000	#UD	#UD	

# Operation

```
IF CS.L \neq 1 (* Not in 64-Bit Mode *)

THEN

#UD; FI;

IF CPL \neq 0

THEN #GP(0); FI;

tmp \leftarrow GS(BASE);

GS(BASE) \leftarrow KERNELGSbase;

KERNELGSbase \leftarrow tmp;
```

# **Flags Affected**

None

# **Protected Mode Exceptions**

#UD If Mode  $\neq$  64-Bit.

# **Real-Address Mode Exceptions**

#UD If Mode  $\neq$  64-Bit.

# Virtual-8086 Mode Exceptions

#UD If Mode  $\neq$  64-Bit.

# **Compatibility Mode Exceptions**

#UD If Mode  $\neq$  64-Bit.

# **64-Bit Mode Exceptions**

#GP(0) If  $CPL \neq 0$ .

If the LOCK prefix is used.

# SYSCALL—Fast System Call

	•				
Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 05	SYSCALL	NP	Valid	Invalid	Fast call to privilege level 0 system procedures.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

SYSCALL saves the RIP of the instruction following SYSCALL to RCX and loads a new RIP from the IA32\_LSTAR (64-bit mode). Upon return, SYSRET copies the value saved in RCX to the RIP.

SYSCALL saves RFLAGS (lower 32 bit only) in R11. It then masks RFLAGS with an OS-defined value using the IA32\_FMASK (MSR C000\_0084). The actual mask value used by the OS is the complement of the value written to the IA32\_FMASK MSR. None of the bits in RFLAGS are automatically cleared (except for RF). SYSRET restores RFLAGS from R11 (the lower 32 bits only).

Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:

- The CS and SS base and limit remain the same for all processes, including the operating system (the base is 0H and the limit is 0FFFFFFFFH).
- The CS of the SYSCALL target has a privilege level of 0.
- The CS of the SYSRET target has a privilege level of 3.

SYSCALL/SYSRET do not check for violations of these assumptions.

# Operation

```
IF (CS.L \neq 1 ) or (IA32_EFER.LMA \neq 1) or (IA32_EFER.SCE \neq 1) (* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *) THEN #UD; FI; RCX \leftarrow RIP; RIP \leftarrow LSTAR_MSR; R11 \leftarrow EFLAGS; EFLAGS \leftarrow (EFLAGS MASKED BY IA32_FMASK); CPL \leftarrow 0; CS(SEL) \leftarrow IA32_STAR_MSR[47:32]; CS(DPL) \leftarrow 0; CS(BASE) \leftarrow 0;
```

$$\label{eq:csc} \begin{split} & \text{CS(LIMIT)} \leftarrow \text{0xFFFFF;} \\ & \text{CS(GRANULAR)} \leftarrow \text{1;} \\ & \text{SS(SEL)} \leftarrow \text{IA32\_STAR\_MSR[47:32]} + \text{8;} \\ & \text{SS(DPL)} \leftarrow \text{0;} \\ & \text{SS(BASE)} \leftarrow \text{0;} \\ & \text{SS(LIMIT)} \leftarrow \text{0xFFFFF;} \\ & \text{SS(GRANULAR)} \leftarrow \text{1;} \end{split}$$

# **Flags Affected**

All.

# **Protected Mode Exceptions**

#UD If Mode  $\neq$  64-bit.

#### **Real-Address Mode Exceptions**

#UD If Mode  $\neq$  64-bit.

# Virtual-8086 Mode Exceptions

#UD If Mode  $\neq$  64-bit.

# **Compatibility Mode Exceptions**

#UD If Mode  $\neq$  64-bit.

# **64-Bit Mode Exceptions**

#UD If IA32 EFER.SCE = 0.

If the LOCK prefix is used.

# SYSENTER—Fast System Call

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 34	SYSENTER	NP	Valid	Valid	Fast call to privilege level 0 system procedures.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The instruction is optimized to provide the maximum performance for system calls from user code running at privilege level 3 to operating system or executive procedures running at privilege level 0.

Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs:

- IA32\_SYSENTER\_CS Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment. This value is also used to compute the segment selector of the privilege level 0 stack segment.
- IA32\_SYSENTER\_EIP Contains the 32-bit offset into the privilege level 0 code segment to the first instruction of the selected operating procedure or routine.
- IA32\_SYSENTER\_ESP Contains the 32-bit stack pointer for the privilege level 0 stack.

These MSRs can be read from and written to using RDMSR/WRMSR. Register addresses are listed in Table 4-20. The addresses are defined to remain fixed for future Intel 64 and IA-32 processors.

Table 4-20. MSRs Used By the SYSENTER and SYSEXIT Instructions

MSR	Address
IA32_SYSENTER_CS	174H
IA32_SYSENTER_ESP	175H
IA32_SYSENTER_EIP	176H

When SYSENTER is executed, the processor:

- 1. Loads the segment selector from the IA32 SYSENTER CS into the CS register.
- 2. Loads the instruction pointer from the IA32 SYSENTER EIP into the EIP register.
- 3. Adds 8 to the value in IA32 SYSENTER CS and loads it into the SS register.

- 4. Loads the stack pointer from the IA32 SYSENTER ESP into the ESP register.
- 5. Switches to privilege level 0.
- 6. Clears the VM flag in the EFLAGS register, if the flag is set.
- 7. Begins executing the selected system procedure.

The processor does not save a return IP or other state information for the calling procedure.

The SYSENTER instruction always transfers program control to a protected-mode code segment with a DPL of 0. The instruction requires that the following conditions are met by the operating system:

- The segment descriptor for the selected system code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and nonconforming permissions.
- The segment descriptor for selected system stack segment selects a flat 32-bit stack segment of up to 4 GBytes, with read, write, accessed, and expand-up permissions.

The SYSENTER instruction can be invoked from all operating modes except real-address mode.

The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. When executing a SYSENTER instruction, the processor does not save state information for the user code, and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the stack.

To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 code and privilege level 0 operating system procedures, the following conventions must be followed:

- The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and stack segments must be contiguous in the global descriptor table. This convention allows the processor to compute the segment selectors from the value entered in the SYSENTER\_CS\_MSR MSR.
- The fast system call "stub" routines executed by user code (typically in shared libraries or DLLs) must save the required return IP and processor state information if a return to the calling procedure is required. Likewise, the operating system or executive procedures called with SYSENTER instructions must have access to and use this saved return and state information when returning to the user code.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set

```
THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; FI;
FI:
```

When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

# Operation

```
IF CRO.PE = 0 THEN \#GP(0); FI;
IF SYSENTER_CS_MSR[15:2] = 0 THEN \#GP(0); FI;
EFLAGS.VM \leftarrow 0;
                                                     (* ensures protected mode execution *)
EFLAGS.IF \leftarrow 0;
                                                     (* Mask interrupts *)
EFLAGS.RF \leftarrow 0;
CS.SEL ← SYSENTER_CS_MSR
                                                     (* Operating system provides CS *)
(* Set rest of CS to a fixed value *)
CS.SEL.RPL \leftarrow 0:
CS.BASE \leftarrow 0:
                                                     (* Flat segment *)
CS.ARbyte.G \leftarrow 1;
                                                     (* 4-KByte granularity *)
CS.ARbyte.S \leftarrow 1;
CS.ARbvte.TYPE \leftarrow 1011B:
                                                     (* Execute + Read, Accessed *)
CS.ARbvte.D \leftarrow 1:
                                                     (* 32-bit code segment*)
CS.ARbyte.DPL \leftarrow 0;
CS.ARbyte.P \leftarrow 1;
CS.LIMIT \leftarrow FFFFFH;
                                                     (* with 4-KByte granularity, implies a 4-GByte limit *)
CPL \leftarrow 0:
SS.SEL \leftarrow CS.SEL + 8;
(* Set rest of SS to a fixed value *)
SS.SEL.RPL \leftarrow 0;
SS.BASE \leftarrow 0;
                                                     (* Flat segment *)
SS.ARbyte.G \leftarrow 1;
                                                     (* 4-KByte granularity *)
SS.ARbyte.S \leftarrow 1;
                                                     (* Read/Write, Accessed *)
SS.ARbyte.TYPE \leftarrow 0011B;
SS.ARbyte.D \leftarrow 1;
                                                     (* 32-bit stack segment*)
SS.ARbyte.DPL \leftarrow 0;
SS.ARbyte.P \leftarrow 1;
SS.LIMIT \leftarrow FFFFFH;
                                                     (* with 4-KByte granularity, implies a 4-GByte limit *)
ESP \leftarrow SYSENTER \ ESP \ MSR;
```

EIP ← SYSENTER EIP MSR;

#### IA-32e Mode Operation

In IA-32e mode, SYSENTER executes a fast system calls from user code running at privilege level 3 (in compatibility mode or 64-bit mode) to 64-bit executive procedures running at privilege level 0. This instruction is a companion instruction to the SYSEXIT instruction.

In IA-32e mode, the IA32\_SYSENTER\_EIP and IA32\_SYSENTER\_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32\_SYSENTER\_CS must not contain a NULL selector.

When SYSENTER transfers control, the following fields are generated and bits set:

- Target code segment Reads non-NULL selector from IA32 SYSENTER CS.
- New CS attributes L-bit = 1 (go to 64-bit mode); CS base = 0, CS limit = FFFFFFFFH.
- Target instruction Reads 64-bit canonical address from IA32\_SYSENTER\_EIP.
- Stack segment Computed by adding 8 to the value from IA32 SYSENTER CS.
- Stack pointer Reads 64-bit canonical address from IA32\_SYSENTER\_ESP.
- New SS attributes SS base = 0, SS limit = FFFFFFFH.

#### Flags Affected

VM, IF, RF (see Operation above)

#### **Protected Mode Exceptions**

#GP(0) If IA32 SYSENTER CS[15:2] = 0.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If protected mode is not enabled.

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# INSTRUCTION SET REFERENCE, M-Z

# **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# SYSEXIT—Fast Return from Fast System Call

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 35	SYSEXIT	NP	Valid	Valid	Fast return to privilege level 3 user code.
REX.W + 0F 35	SYSEXIT	NP	Valid	Valid	Fast return to 64-bit mode privilege level 3 user code.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Executes a fast return to privilege level 3 user code. SYSEXIT is a companion instruction to the SYSENTER instruction. The instruction is optimized to provide the maximum performance for returns from system procedures executing at protections levels 0 to user procedures executing at protection level 3. It must be executed from code executing at privilege level 0.

Prior to executing SYSEXIT, software must specify the privilege level 3 code segment and code entry point, and the privilege level 3 stack segment and stack pointer by writing values into the following MSR and general-purpose registers:

- IA32\_SYSENTER\_CS Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment in which the processor is currently executing. This value is used to compute the segment selectors for the privilege level 3 code and stack segments.
- **EDX** Contains the 32-bit offset into the privilege level 3 code segment to the first instruction to be executed in the user code.
- **ECX** Contains the 32-bit stack pointer for the privilege level 3 stack.

The IA32\_SYSENTER\_CS MSR can be read from and written to using RDMSR/WRMSR. The register address is listed in Table 4-20. This address is defined to remain fixed for future Intel 64 and IA-32 processors.

When SYSEXIT is executed, the processor:

- 1. Adds 16 to the value in IA32\_SYSENTER\_CS and loads the sum into the CS selector register.
- 2. Loads the instruction pointer from the EDX register into the EIP register.
- 3. Adds 24 to the value in IA32\_SYSENTER\_CS and loads the sum into the SS selector register.
- 4. Loads the stack pointer from the ECX register into the ESP register.

- 5. Switches to privilege level 3.
- 6. Begins executing the user code at the EIP address.

See "SWAPGS—Swap GS Base Register" in this chapter for information about using the SYSENTER and SYSEXIT instructions as companion call and return instructions.

The SYSEXIT instruction always transfers program control to a protected-mode code segment with a DPL of 3. The instruction requires that the following conditions are met by the operating system:

- The segment descriptor for the selected user code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and nonconforming permissions.
- The segment descriptor for selected user stack segment selects a flat, 32-bit stack segment of up to 4 GBytes, with expand-up, read, write, and accessed permissions.

The SYSEXIT instruction can be invoked from all operating modes except real-address mode and virtual 8086 mode.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

```
IF CPUID SEP bit is set
   THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
   THEN
        SYSENTER/SYSEXIT_Not_Supported; FI;
   ELSE
        SYSENTER/SYSEXIT_Supported; FI;</pre>
```

FI:

When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

#### Operation

```
IF SYSENTER_CS_MSR[15:2] = 0 THEN #GP(0); FI;

IF CR0.PE = 0 THEN #GP(0); FI;

IF CPL \neq 0 THEN #GP(0); FI;

CS.SEL \leftarrow (SYSENTER_CS_MSR + 16); (* Segment selector for return CS *)

(* Set rest of CS to a fixed value *)

CS.SEL.RPL \leftarrow 3;

CS.BASE \leftarrow 0; (* Flat segment *)
```

```
CS.ARbyte.G \leftarrow 1;
                                                       (* 4-KByte granularity *)
CS.ARbyte.S \leftarrow 1;
CS.ARbyte.TYPE \leftarrow 1011B;
                                                       (* Execute, Read, Non-Conforming Code *)
                                                       (* 32-bit code segment*)
CS.ARbyte.D \leftarrow 1;
CS.ARbyte.DPL \leftarrow 3;
CS.ARbyte.P \leftarrow 1;
CS.LIMIT \leftarrow FFFFFH;
                                                       (* with 4-KByte granularity, implies a 4-GByte limit *)
CPL \leftarrow 3:
SS.SEL \leftarrow (SYSENTER\_CS\_MSR + 24);
                                                       (* Segment selector for return SS *)
(* Set rest of SS to a fixed value *);
SS.SEL.RPL \leftarrow 3:
SS.BASE \leftarrow 0:
                                                       (* Flat segment *)
SS.ARbyte.G \leftarrow1;
                                                       (* 4-KByte granularity *)
SS.ARbyte.S \leftarrow 1;
SS.ARbvte.TYPE \leftarrow 0011B:
                                                      (* Expand Up, Read/Write, Data *)
SS.ARbvte.D \leftarrow 1:
                                                       (* 32-bit stack segment*)
SS.ARbyte.DPL \leftarrow 3;
SS.ARbyte.P \leftarrow 1;
SS.LIMIT \leftarrow FFFFFH:
                                                       (* with 4-KByte granularity, implies a 4-GByte limit *)
ESP \leftarrow ECX:
EIP \leftarrow EDX:
```

#### IA-32e Mode Operation

In IA-32e mode, SYSEXIT executes a fast system calls from a 64-bit executive procedures running at privilege level 0 to user code running at privilege level 3 (in compatibility mode or 64-bit mode). This instruction is a companion instruction to the SYSENTER instruction.

In IA-32e mode, the IA32\_SYSENTER\_EIP and IA32\_SYSENTER\_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32\_SYSENTER\_CS must not contain a NULL selector.

When the SYSEXIT instruction transfers control to 64-bit mode user code using REX.W, the following fields are generated and bits set:

- Target code segment Computed by adding 32 to the value in the IA32\_SYSENTER\_CS.
- New CS attributes L-bit = 1 (go to 64-bit mode).
- Target instruction Reads 64-bit canonical address in RDX.
- Stack segment Computed by adding 8 to the value of CS selector.
- Stack pointer Update RSP using 64-bit canonical address in RCX.

When SYSEXIT transfers control to compatibility mode user code when the operand size attribute is 32 bits, the following fields are generated and bits set:

- Target code segment Computed by adding 16 to the value in IA32 SYSENTER CS.
- **New CS attributes** L-bit = 0 (go to compatibility mode).
- Target instruction Fetch the target instruction from 32-bit address in EDX.
- Stack segment Computed by adding 24 to the value in IA32\_SYSENTER\_CS.
- Stack pointer Update ESP from 32-bit address in ECX.

#### Flags Affected

None.

#### **Protected Mode Exceptions**

#GP(0) If IA32\_SYSENTER\_CS[15:2] = 0.

If CPL  $\neq$  0.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#GP If protected mode is not enabled.

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) Always.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#GP(0) If IA32\_SYSENTER\_CS = 0.

If  $CPL \neq 0$ .

If ECX or EDX contains a non-canonical address.

**#UD** If the LOCK prefix is used.

# SYSRET—Return From Fast System Call

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 07	SYSRET	NP	Valid	Invalid	Return to compatibility mode from fast system call
REX.W + 0F 07	SYSRET	NP	Valid	Invalid	Return to 64-bit mode from fast system call

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from the LSTAR (64-bit mode only). Upon return, SYSRET copies the value saved in RCX to the RIP.

In a return to 64-bit mode using Osize 64, SYSRET sets the CS selector value to MSR IA32\_STAR[63:48] +16. The SS is set to IA32\_STAR[63:48] + 8.

SYSRET transfer control to compatibility mode using Osize 32. The CS selector value is set to MSR IA32 STAR[63:48]. The SS is set to IA32 STAR[63:48] + 8.

It is the responsibility of the OS to keep descriptors in the GDT/LDT that correspond to selectors loaded by SYSCALL/SYSRET consistent with the base, limit and attribute values forced by the these instructions.

Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:

- CS and SS base and limit remain the same for all processes, including the operating system.
- CS of the SYSCALL target has a privilege level of 0.
- CS of the SYSRET target has a privilege level of 3.

SYSCALL/SYSRET do not check for violations of these assumptions.

# Operation

```
IF (CS.L \neq 1) or (IA32_EFER.LMA \neq 1) or (IA32_EFER.SCE \neq 1) (* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *) THEN #UD; FI; IF (CPL \neq 0) THEN #GP(0); FI; IF (RCX \neq CANONICAL_ADDRESS)
```

```
THEN #GP(0); FI;
IF (OPERAND SIZE = 64)
   THEN (* Return to 64-Bit Mode *)
        EFLAGS \leftarrow R11;
        CPL \leftarrow 0x3;
        CS(SEL) \leftarrow IA32\_STAR[63:48] + 16;
        CS(PL) \leftarrow 0x3;
        SS(SEL) \leftarrow IA32\_STAR[63:48] + 8;
        SS(PL) \leftarrow 0x3;
        RIP \leftarrow RCX;
   ELSE (* Return to Compatibility Mode *)
        EFLAGS \leftarrow R11:
        CPL \leftarrow 0x3;
        CS(SEL) \leftarrow IA32\_STAR[63:48];
        CS(PL) \leftarrow 0x3;
        SS(SEL) \leftarrow IA32\_STAR[63:48] + 8;
        SS(PL) \leftarrow 0x3;
        EIP \leftarrow ECX;
FI;
Flags Affected
VM, IF, RF.
Protected Mode Exceptions
#UD
                         If Mode \neq 64-Bit.
Real-Address Mode Exceptions
#UD
                         If Mode \neq 64-Bit.
Virtual-8086 Mode Exceptions
#UD
                         If Mode \neq 64-Bit.
Compatibility Mode Exceptions
#UD
                         If Mode \neq 64-Bit.
64-Bit Mode Exceptions
#UD
                         If IA32 EFER.SCE bit = 0.
                         If the LOCK prefix is used.
                         If CPL \neq 0.
#GP(0)
                         If ECX contains a non-canonical address.
```

# **TEST—Logical Compare**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
A8 <i>ib</i>	TEST AL, imm8	I	Valid	Valid	AND <i>imm8</i> with AL; set SF, ZF, PF according to result.
A9 iw	TEST AX, imm16	I	Valid	Valid	AND <i>imm16</i> with AX; set SF, ZF, PF according to result.
A9 id	TEST EAX, imm32	I	Valid	Valid	AND <i>imm32</i> with EAX; set SF, ZF, PF according to result.
REX.W + A9 id	TEST RAX, imm32	I	Valid	N.E.	AND <i>imm32</i> sign-extended to 64-bits with RAX; set SF, ZF, PF according to result.
F6 /0 ib	TEST r/m8, imm8	MI	Valid	Valid	AND <i>imm8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
REX + F6 /0 ib	TEST r/m8*, imm8	MI	Valid	N.E.	AND <i>imm8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
F7 /0 iw	TEST r/m16, imm16	MI	Valid	Valid	AND <i>imm16</i> with <i>r/m16</i> ; set SF, ZF, PF according to result.
F7 /0 id	TEST r/m32, imm32	MI	Valid	Valid	AND <i>imm32</i> with <i>r/m32</i> ; set SF, ZF, PF according to result.
REX.W + F7 /0 id	TEST r/m64, imm32	MI	Valid	N.E.	AND <i>imm32</i> sign-extended to 64-bits with <i>r/m64</i> ; set SF, ZF, PF according to result.
84 /r	TEST r/m8, r8	MR	Valid	Valid	AND <i>r8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
REX + 84 /r	TEST r/m8*, r8*	MR	Valid	N.E.	AND <i>r8</i> with <i>r/m8</i> ; set SF, ZF, PF according to result.
85 /r	TEST r/m16, r16	MR	Valid	Valid	AND <i>r16</i> with <i>r/m16</i> ; set SF, ZF, PF according to result.
85 /r	TEST r/m32, r32	MR	Valid	Valid	AND <i>r32</i> with <i>r/m32</i> ; set SF, ZF, PF according to result.
REX.W + 85 /r	TEST r/m64, r64	MR	Valid	N.E.	AND <i>r64</i> with <i>r/m64</i> ; set SF, ZF, PF according to result.

#### NOTES:

\* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction	0	perand	Ī	Encodina
	_	P		

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
1	AL/AX/EAX/RAX	imm8/16/32	NA	NA
MI	ModRM:r/m (r)	imm8/16/32	NA	NA
MR	ModRM:r/m (r)	ModRM:reg (r)	NA	NA

#### **Description**

Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

# Operation

```
TEMP \leftarrow SRC1 AND SRC2;

SF \leftarrow MSB(TEMP);

IF TEMP = 0

THEN ZF \leftarrow 1;

ELSE ZF \leftarrow 0;

FI:

PF \leftarrow BitwiseXNOR(TEMP[0:7]);

CF \leftarrow 0;

OF \leftarrow 0;

(* AF is undefined *)
```

# **Flags Affected**

The OF and CF flags are set to 0. The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

# **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

# Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 2E /r UCOMISD xmm1, xmm2/m64	RM	V/V	SSE2	Compares (unordered) the low double-precision floating-point values in xmm1 and xmm2/m64 and set the EFLAGS accordingly.
VEX.LIG.66.0F.WIG 2E /r VUCOMISD xmm1, xmm2/m64	RM	V/V	AVX	Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (г)	ModRM:r/m (r)	NA	NA

# **Description**

Performs and unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

#### Operation

```
\label{eq:result} \begin{split} &\text{RESULT} \leftarrow \text{UnorderedCompare}(\text{SRC1[63:0]} <> \text{SRC2[63:0]}) \, \{\\ &(\text{* Set EFLAGS *}) \\ &\text{CASE (RESULT) OF} \\ &\text{UNORDERED:} & \text{ZF, PF, CF} \leftarrow 111;\\ &\text{GREATER\_THAN:} & \text{ZF, PF, CF} \leftarrow 000;\\ &\text{LESS\_THAN:} & \text{ZF, PF, CF} \leftarrow 001;\\ &\text{EQUAL:} & \text{ZF, PF, CF} \leftarrow 100;\\ &\text{ESAC;} \\ &\text{OF, AF, SF} \leftarrow 0; \\ \\ \hline \\ &\text{Intel C/C++} \ \text{Compiler Intrinsic Equivalent} \end{split}
```

```
int _mm_ucomieq_sd(__m128d a, __m128d b)
int _mm_ucomilt_sd(__m128d a, __m128d b)
int _mm_ucomile_sd(__m128d a, __m128d b)
int _mm_ucomigt_sd(__m128d a, __m128d b)
int _mm_ucomige_sd(__m128d a, __m128d b)
int _mm_ucomineq_sd(__m128d a, __m128d b)
```

# SIMD Floating-Point Exceptions

Invalid (if SNaN operands), Denormal.

# **Other Exceptions**

```
See Exceptions Type 3; additionally #UD If VEX.vvvv != 1111B.
```

# UCOMISS—Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 2E /r UCOMISS xmm1, xmm2/m32	RM	V/V	SSE	Compare lower single-precision floating-point value in xmm1 register with lower single-precision floating-point value in xmm2/mem and set the status flags accordingly.
VEX.LIG.0F.WIG 2E /r VUCOMISS xmm1, xmm2/m32	RM	V/V	AVX	Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (г)	ModRM:r/m (r)	NA	NA

#### **Description**

Performs and unordered compare of the single-precision floating-point values in the low doublewords of the source operand 1 (first operand) and the source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). In The OF, SF and AF flags in the EFLAGS register are set to 0. The unordered result is returned if either source operand is a NaN (QNaN or SNaN).

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 32 bit memory location.

The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (#I) only when a source operand is an SNaN. The COMISS instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

#### Operation

```
\label{eq:result} \begin{split} & \text{RESULT} \leftarrow \text{UnorderedCompare}(\text{SRC1[31:0]} <> \text{SRC2[31:0]}) \, \{\\ & (* \, \text{Set EFLAGS }^*) \\ & \text{CASE (RESULT) OF} \\ & \text{UNORDERED:} & \text{ZF,PF,CF} \leftarrow 111; \\ & \text{GREATER\_THAN:} & \text{ZF,PF,CF} \leftarrow 000; \\ & \text{LESS\_THAN:} & \text{ZF,PF,CF} \leftarrow 001; \\ & \text{EQUAL:} & \text{ZF,PF,CF} \leftarrow 100; \\ & \text{ESAC;} \\ & \text{OF,AF,SF} \leftarrow 0; \end{split}
```

# Intel C/C++ Compiler Intrinsic Equivalent

```
int _mm_ucomieq_ss(__m128 a, __m128 b)
int _mm_ucomilt_ss(__m128 a, __m128 b)
int _mm_ucomile_ss(__m128 a, __m128 b)
int _mm_ucomigt_ss(__m128 a, __m128 b)
int _mm_ucomige_ss(__m128 a, __m128 b)
int _mm_ucomineq_ss(__m128 a, __m128 b)
```

# SIMD Floating-Point Exceptions

Invalid (if SNaN operands), Denormal.

# **Other Exceptions**

```
See Exceptions Type 3; additionally #UD If VEX.vvvv != 1111B.
```

#### **UD2—Undefined Instruction**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF OB	UD2	NP	Valid	Valid	Raise invalid opcode exception.

#### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

# **Description**

Generates an invalid opcode exception. This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcode for this instruction is reserved for this purpose.

Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory.

Even though it is the execution of the UD2 instruction that causes the invalid opcode exception, the instruction pointer saved by delivery of the exception references the UD2 instruction (and not the following instruction).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

#### Operation

**#UD** (\* Generates invalid opcode exception \*);

#### Flags Affected

None.

# **Exceptions (All Operating Modes)**

**#UD** Raises an invalid opcode exception in all operating modes.

# UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 15 /r UNPCKHPD xmm1, xmm2/m128	RM	V/V	SSE2	Unpacks and Interleaves double-precision floating-point values from high quadwords of xmm1 and xmm2/m128.
VEX.NDS.128.66.0F.WIG 15 /r VUNPCKHPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Unpacks and Interleaves double precision floating-point values from high quadwords of xmm2 and xmm3/m128.
VEX.NDS.256.66.0F.WIG 15 /r VUNPCKHPD ymm1,ymm2, ymm3/m256	RVM	V/V	AVX	Unpacks and Interleaves double precision floating-point values from high quadwords of ymm2 and ymm3/m256.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs an interleaved unpack of the high double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-20.




Figure 4-20. UNPCKHPD Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

# Operation

# UNPCKHPD (128-bit Legacy SSE version)

DEST[63:0] ← SRC1[127:64]
DEST[127:64] ← SRC2[127:64]
DEST[VLMAX-1:128] (Unmodified)

#### VUNPCKHPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[127:64] DEST[127:64]  $\leftarrow$  SRC2[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

# VUNPCKHPD (VEX.256 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[127:64]

DEST[127:64] ← SRC2[127:64] DEST[191:128]←SRC1[255:192] DEST[255:192]←SRC2[255:192]

# Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPD: \_\_m128d \_mm\_unpackhi\_pd(\_\_m128d a, \_\_m128d b)

UNPCKHPD: \_\_m256d \_mm256\_unpackhi\_pd(\_\_m256d a, \_\_m256d b)

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4.

# UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 15 /r UNPCKHPS xmm1, xmm2/m128	RM	V/V	SSE	Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm1 and xmm2/mem into xmm1.
VEX.NDS.128.0F.WIG 15 /r VUNPCKHPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Unpacks and Interleaves single-precision floating-point values from high quadwords of xmm2 and xmm3/m128.
VEX.NDS.256.0F.WIG 15 /r VUNPCKHPS ymm1,ymm2,ymm3/m256	RVM	V/V	AVX	Unpacks and Interleaves single-precision floating-point values from high quadwords of ymm2 and ymm3/m256.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Performs an interleaved unpack of the high-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-21. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-21. UNPCKHPS Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

# Operation

#### UNPCKHPS (128-bit Legacy SSE version)

 $\mathsf{DEST}[31:0] \leftarrow \mathsf{SRC1}[95:64]$ 

 $\mathsf{DEST}[63:32] \leftarrow \mathsf{SRC2}[95:64]$ 

DEST[95:64]  $\leftarrow$  SRC1[127:96]

DEST[127:96]  $\leftarrow$  SRC2[127:96]

DEST[VLMAX-1:128] (Unmodified)

## VUNPCKHPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[95:64]

DEST[63:32]  $\leftarrow$  SRC2[95:64]

 $\mathsf{DEST}[95:64] \leftarrow \mathsf{SRC1}[127:96]$ 

 $DEST[127:96] \leftarrow SRC2[127:96]$ 

DEST[VLMAX-1:128]  $\leftarrow$  0

#### VUNPCKHPS (VEX.256 encoded version)

```
DEST[31:0] \leftarrow SRC1[95:64]

DEST[63:32] \leftarrow SRC2[95:64]

DEST[95:64] \leftarrow SRC1[127:96]

DEST[127:96] \leftarrow SRC2[127:96]

DEST[159:128] \leftarrow SRC1[223:192]

DEST[191:160] \leftarrow SRC2[223:192]

DEST[223:192] \leftarrow SRC1[255:224]
```

DEST[255:224] ← SRC2[255:224]

# Intel C/C++ Compiler Intrinsic Equivalent

```
UNPCKHPS: __m128 _mm_unpackhi_ps(__m128 a, __m128 b)
```

UNPCKHPS: \_\_m256 \_mm256\_unpackhi\_ps (\_\_m256 a, \_\_m256 b);

## **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

See Exceptions Type 4.

# UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 14 /r UNPCKLPD xmm1, xmm2/m128	RM	V/V	SSE2	Unpacks and Interleaves double-precision floating-point values from low quadwords of xmm1 and xmm2/m128.
VEX.NDS.128.66.0F.WIG 14 /r VUNPCKLPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Unpacks and Interleaves double precision floating-point values low high quadwords of xmm2 and xmm3/m128.
VEX.NDS.256.66.0F.WIG 14 /r VUNPCKLPD ymm1,ymm2, ymm3/m256	RVM	V/V	AVX	Unpacks and Interleaves double precision floating-point values low high quadwords of ymm2 and ymm3/m256.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs an interleaved unpack of the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-22. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-22. UNPCKLPD Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

## Operation

## UNPCKLPD (128-bit Legacy SSE version)

DEST[63:0] ← SRC1[63:0]
DEST[127:64] ← SRC2[63:0]
DEST[VLMAX-1:128] (Unmodified)

## VUNPCKLPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] DEST[127:64]  $\leftarrow$  SRC2[63:0] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VUNPCKLPD (VEX.256 encoded version)

 $\mathsf{DEST}[63:0] \leftarrow \mathsf{SRC1}[63:0]$ 

DEST[127:64]  $\leftarrow$  SRC2[63:0] DEST[191:128]  $\leftarrow$  SRC1[191:128] DEST[255:192]  $\leftarrow$  SRC2[191:128]

## Intel C/C++ Compiler Intrinsic Equivalent

UNPCKHPD: \_\_m128d \_mm\_unpacklo\_pd(\_\_m128d a, \_\_m128d b)

UNPCKLPD: \_\_m256d \_mm256\_unpacklo\_pd(\_\_m256d a, \_\_m256d b)

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 4.

# UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 14 /r UNPCKLPS xmm1, xmm2/m128	RM	V/V	SSE	Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm1 and xmm2/mem into xmm1.
VEX.NDS.128.0F.WIG 14 /r VUNPCKLPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Unpacks and Interleaves single-precision floating-point values from low quadwords of xmm2 and xmm3/m128.
VEX.NDS.256.0F.WIG 14 /r VUNPCKLPS ymm1,ymm2,ymm3/m256	RVM	V/V	AVX	Unpacks and Interleaves single-precision floating-point values from low quadwords of ymm2 and ymm3/m256.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# Description

Performs an interleaved unpack of the low-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-23. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.




Figure 4-23. UNPCKLPS Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (255:128) of the corresponding YMM register destination are zeroed.

## Operation

#### UNPCKLPS (128-bit Legacy SSE version)

 $\mathsf{DEST[31:0]} \leftarrow \mathsf{SRC1[31:0]}$ 

DEST[63:32] ← SRC2[31:0]

DEST[95:64] ← SRC1[63:32]

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SRC2}[63:32]$ 

DEST[VLMAX-1:128] (Unmodified)

#### VUNPCKLPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0]

DEST[63:32] ← SRC2[31:0]

DEST[95:64]  $\leftarrow$  SRC1[63:32]

 $\mathsf{DEST}[127:96] \leftarrow \mathsf{SRC2}[63:32]$ 

#### INSTRUCTION SET REFERENCE, M-Z

DEST[VLMAX-1:128]  $\leftarrow$  0 UNPCKLPS (VEX.256 encoded version) DEST[31:0]  $\leftarrow$  SRC1[31:0] DEST[63:32]  $\leftarrow$  SRC2[31:0] DEST[95:64]  $\leftarrow$  SRC1[63:32] DEST[127:96]  $\leftarrow$  SRC2[63:32] DEST[159:128]  $\leftarrow$  SRC1[159:128] DEST[191:160]  $\leftarrow$  SRC2[159:128] DEST[223:192]  $\leftarrow$  SRC1[191:160] DEST[255:224]  $\leftarrow$  SRC2[191:160]

## Intel C/C++ Compiler Intrinsic Equivalent

UNPCKLPS: \_\_m128 \_mm\_unpacklo\_ps(\_\_m128 a, \_\_m128 b)

UNPCKLPS: \_\_m256 \_mm256\_unpacklo\_ps (\_\_m256 a, \_\_m256 b);

## **SIMD Floating-Point Exceptions**

None.

#### Other Exceptions

See Exceptions Type 4.

## VBROADCAST—Load with Broadcast

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
VEX.128.66.0F38.W0 18 /r VBROADCASTSS xmm1, m32	RM	I/V	AVX	Broadcast single-precision floating-point element in mem to four locations in xmm1.
VEX.256.66.0F38.W0 18 /r VBROADCASTSS ymm1, m32	RM	V/V	AVX	Broadcast single-precision floating-point element in mem to eight locations in ymm1.
VEX.256.66.0F38.W0 19 /r VBROADCASTSD ymm1, m64	RM	V/V	AVX	Broadcast double-precision floating-point element in mem to four locations in ymm1.
VEX.256.66.0F38.W0 1A /r VBROADCASTF128 ymm1, m128	RM	V/V	AVX	Broadcast 128 bits of floating-point data in mem to low and high 128-bits in ymm1.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA	

## **Description**

Load floating point values from the source operand (second operand) and broadcast to all elements of the destination operand (first operand).

The destination operand is a YMM register. The source operand is either a 32-bit, 64-bit, or 128-bit memory location. Register source encodings are reserved and will #UD.

VBROADCASTSD and VBROADCASTF128 are only supported as 256-bit wide versions. VBROADCASTSS is supported in both 128-bit and 256-bit wide versions.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

If VBROADCASTSD or VBROADCASTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.




Figure 4-24. VBROADCASTSS Operation (VEX.256 encoded version)




Figure 4-25. VBROADCASTSS Operation (128-bit version)




Figure 4-26. VBROADCASTSD Operation




Figure 4-27. VBROADCASTF128 Operation

# Operation

## VBROADCASTSS (128 bit version)

temp  $\leftarrow$  SRC[31:0] DEST[31:0]  $\leftarrow$  temp DEST[63:32]  $\leftarrow$  temp DEST[95:64]  $\leftarrow$  temp DEST[127:96]  $\leftarrow$  temp DEST[VLMAX-1:128]  $\leftarrow$  0

## VBROADCASTSS (VEX.256 encoded version)

temp  $\leftarrow$  SRC[31:0] DEST[31:0]  $\leftarrow$  temp DEST[63:32]  $\leftarrow$  temp DEST[95:64]  $\leftarrow$  temp DEST[127:96]  $\leftarrow$  temp DEST[159:128]  $\leftarrow$  temp DEST[191:160]  $\leftarrow$  temp DEST[223:192]  $\leftarrow$  temp DEST[255:224]  $\leftarrow$  temp

#### VBROADCASTSD (VEX.256 encoded version)

temp  $\leftarrow$  SRC[63:0] DEST[63:0]  $\leftarrow$  temp DEST[127:64]  $\leftarrow$  temp DEST[191:128]  $\leftarrow$  temp DEST[255:192]  $\leftarrow$  temp

#### VBROADCASTF128

temp  $\leftarrow$  SRC[127:0] DEST[127:0]  $\leftarrow$  temp DEST[VLMAX-1:128]  $\leftarrow$  temp

## Intel C/C++ Compiler Intrinsic Equivalent

VBROADCASTSS: m128 mm broadcast ss(float \*a);

VBROADCASTSS: \_\_m256 \_mm256\_broadcast\_ss(float \*a);

VBROADCASTSD: \_\_m256d \_mm256\_broadcast\_sd(double \*a);

VBROADCASTF128: \_\_m256 \_mm256\_broadcast\_ps(\_\_m128 \* a);

VBROADCASTF128: \_\_m256d \_mm256\_broadcast\_pd(\_\_m128d \* a);

#### Flags Affected

None.

#### Other Exceptions

See Exceptions Type 6; additionally

#UD If VEX.L = 0 for VBROADCASTSD

If VEX.L = 0 for VBROADCASTF128

If VEX.W = 1.

## VCVTPH2PS—Convert 16-bit FP Values to Single-Precision FP Values

Opcode/ Instruction	Op/ En	64/32 -bit Mode	CPUID Feature Flag	Description
VEX.256.66.0F38.W0 13 /r VCVTPH2PS ymm1, xmm2/m128	RM	V/V	F16C	Convert eight packed half precision (16-bit) floating-point values in xmm2/m128 to packed single-precision floating-point value in ymm1.
VEX.128.66.0F38.W0 13 /r VCVTPH2PS xmm1, xmm2/m64	RM	V/V	F16C	Convert four packed half precision (16-bit) floating-point values in xmm2/m64 to packed single-precision floating-point value in xmm1.

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## **Description**

Converts four/eight packed half precision (16-bits) floating-point values in the loworder 64/128 bits of an XMM/YMM register or 64/128-bit memory location to four/eight packed single-precision floating-point values and writes the converted values into the destination XMM/YMM register.

If case of a denormal operand, the correct normal result is returned. MXCSR.DAZ is ignored and is treated as if it 0. No denormal exception is reported on MXCSR.

128-bit version: The source operand is a XMM register or 64-bit memory location. The destination operand is a XMM register. The upper bits (255:128) of the corresponding destination YMM register are zeroed.

256-bit version: The source operand is a XMM register or 128-bit memory location. The destination operand is a YMM register.

The diagram below illustrates how data is converted from four packed half precision (in 64 bits) to four single precision (in 128 bits) FP values.

Note: VEX.vvvv is reserved (must be 1111b).




Figure 4-28. VCVTPH2PS (128-bit Version)

## Operation

```
vCvt_h2s(SRC1[15:0])
{
RETURN Cvt_Half_Precision_To_Single_Precision(SRC1[15:0]);
}
```

#### VCVTPH2PS (VEX.256 encoded version)

```
DEST[31:0] \leftarrowvCvt_h2s(SRC1[15:0]);

DEST[63:32] \leftarrowvCvt_h2s(SRC1[31:16]);

DEST[95:64] \leftarrowvCvt_h2s(SRC1[47:32]);

DEST[127:96] \leftarrowvCvt_h2s(SRC1[63:48]);

DEST[159:128] \leftarrowvCvt_h2s(SRC1[79:64]);

DEST[191:160] \leftarrowvCvt_h2s(SRC1[95:80]);

DEST[223:192] \leftarrowvCvt_h2s(SRC1[111:96]);

DEST[255:224] \leftarrowvCvt_h2s(SRC1[127:112]);
```

## VCVTPH2PS (VEX.128 encoded version)

```
DEST[31:0] \leftarrowvCvt_h2s(SRC1[15:0]);
DEST[63:32] \leftarrowvCvt_h2s(SRC1[31:16]);
DEST[95:64] \leftarrowvCvt_h2s(SRC1[47:32]);
DEST[127:96] \leftarrowvCvt_h2s(SRC1[63:48]);
DEST[VLMAX-1:128] \leftarrow0
```

# **Flags Affected**

None

## Intel C/C++ Compiler Intrinsic Equivalent

```
__m128 _mm_cvtph_ps ( __m128i m1);
__m256 _mm256_cvtph_ps ( __m128i m1)
```

# **SIMD Floating-Point Exceptions**

Invalid

# **Other Exceptions**

Exceptions Type 11 (do not report #AC); additionally #UD If VEX.W=1.

# VCVTPS2PH—Convert Single-Precision FP value to 16-bit FP value

Opcode/ Instruction	Op/ En	64/32 -bit Mode	CPUID Feature Flag	Description
VEX.256.66.0F3A.W0 1D /r ib VCVTPS2PH xmm1/m128, ymm2, imm8	MR	V/V	F16C	Convert eight packed single-precision floating-point value in ymm2 to packed half-precision (16-bit) floating-point value in xmm1/mem. Imm8 provides rounding controls.
VEX.128.66.0F3A.W0.1D /r ib VCVTPS2PH xmm1/m64, xmm2, imm8	MR	V/V	F16C	Convert four packed single-precision floating-point value in xmm2 to packed half-precision (16-bit) floating-point value in xmm1/mem. Imm8 provides rounding controls.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (г)	NA	NA

# Description

Convert four or eight packed single-precision floating values in first source operand to four or eight packed half-precision (16-bit) floating-point values. The rounding mode is specified using the immediate field (imm8).

Underflow results (i.e. tiny results) are converted to denormals. MXCSR.FTZ is ignored. If a source element is denormal relative to input format with DM masked and at least one of PM or UM unmasked; a SIMD exception will be raised with DE, UE and PE set.

128-bit version: The source operand is a XMM register. The destination operand is a XMM register or 64-bit memory location. If destination operand is a register then the upper bits (255:64) of corresponding YMM register are zeroed.

256-bit version: The source operand is a YMM register. The destination operand is a XMM register or 128-bit memory location. If the destination operand is a register, the upper bits (255:128) of the corresponding YMM register are zeroed.

Note: VEX.vvvv is reserved (must be 1111b).

The diagram below illustrates how data is converted from four packed single precision (in 128 bits) to four half precision (in 64 bits) FP values.




Figure 4-29. VCVTPS2PH (128-bit Version)

The immediate byte defines several bit fields that controls rounding operation. The effect and encoding of RC field are listed in Table 4-21.

Table 4-21. Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions

Bits	Field Name/value	Description	Comment
Imm[1:0]	RC=00B	Round to nearest even	If Imm[2] = 0
	RC=01B	Round down	
	RC=10B	Round up	
	RC=11B	Truncate	
Imm[2]	MS1=0	Use imm[1:0] for round- ing	Ignore MXCSR.RC
	MS1=1	Use MXCSR.RC for rounding	
Imm[7:3]	Ignored	Ignored by processor	

# Operation

```
vCvt_s2h(SRC1[31:0])

{

IF Imm[2] = 0

THEN // using Imm[1:0] for rounding control, see Table 4-21

RETURN Cvt_Single_Precision_To_Half_Precision_FP_Imm(SRC1[31:0]);

ELSE // using MXCSR.RC for rounding control

RETURN Cvt_Single_Precision_To_Half_Precision_FP_Mxcsr(SRC1[31:0]);

FI:
```

```
}
```

#### VCVTPS2PH (VEX.256 encoded version)

```
DEST[15:0] \leftarrow vCvt_s2h(SRC1[31:0]);

DEST[31:16] \leftarrow vCvt_s2h(SRC1[63:32]);

DEST[47:32] \leftarrow vCvt_s2h(SRC1[95:64]);

DEST[63:48] \leftarrow vCvt_s2h(SRC1[127:96]);

DEST[79:64] \leftarrow vCvt_s2h(SRC1[159:128]);

DEST[95:80] \leftarrow vCvt_s2h(SRC1[191:160]);

DEST[111:96] \leftarrow vCvt_s2h(SRC1[223:192]);

DEST[127:112] \leftarrow vCvt_s2h(SRC1[255:224]);

DEST[255:128] \leftarrow 0
```

#### VCVTPS2PH (VEX.128 encoded version)

```
DEST[15:0] \leftarrow vCvt_s2h(SRC1[31:0]);
DEST[31:16] \leftarrow vCvt_s2h(SRC1[63:32]);
DEST[47:32] \leftarrow vCvt_s2h(SRC1[95:64]);
DEST[63:48] \leftarrow vCvt_s2h(SRC1[127:96]);
DEST[VLMAX-1:64] \leftarrow0
```

## **Flags Affected**

None

## Intel C/C++ Compiler Intrinsic Equivalent

```
__m128i _mm_cvtps_ph ( __m128 m1, const int imm);
__m128i _mm256_cvtps_ph(__m256 m1, const int imm);
```

# **SIMD Floating-Point Exceptions**

Invalid, Underflow, Overflow, Precision, Denormal (if MXCSR.DAZ=0);

# Other Exceptions

```
Exceptions Type 11 (do not report #AC); additionally #UD If VEX.W=1.
```

# VERR/VERW—Verify a Segment for Reading or Writing

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 00 /4	VERR r/m16	М	Valid	Valid	Set ZF=1 if segment specified with r/m16 can be read.
0F 00 /5	VERW r/m16	М	Valid	Valid	Set ZF=1 if segment specified with <i>r/m16</i> can be written.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

#### Description

Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16-bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable (VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.

To set the ZF flag, the following conditions must be met:

- The segment selector is not NULL.
- The selector must denote a descriptor within the bounds of the descriptor table (GDT or LDT).
- The selector must denote the descriptor of a code or data segment (not that of a system segment or gate).
- For the VERR instruction, the segment must be readable.
- For the VERW instruction, the segment must be a writable data segment.
- If the segment is not a conforming code segment, the segment's DPL must be greater than or equal to (have less or the same privilege as) both the CPL and the segment selector's RPL.

The validation performed is the same as is performed when a segment selector is loaded into the DS, ES, FS, or GS register, and the indicated access (read or write) is performed. The segment selector's value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.

This instruction's operation is the same in non-64-bit modes and 64-bit mode. The operand size is fixed at 16 bits.

#### Operation

```
\begin{split} & \text{IF SRC(Offset)} > (\text{GDTR(Limit)} \text{ or (LDTR(Limit))} \\ & \text{THEN ZF} \leftarrow 0; \text{ FI}; \\ & \text{Read segment descriptor;} \\ & \text{IF SegmentDescriptor(DescriptorType)} = 0 \text{ (* System segment *)} \\ & \text{ or (SegmentDescriptor(Type)} \neq \text{conforming code segment)} \\ & \text{and (CPL} > \text{DPL)} \text{ or (RPL} > \text{DPL)} \\ & \text{THEN} \\ & \text{ZF} \leftarrow 0; \\ & \text{ELSE} \\ & \text{IF ((Instruction} = \text{VERR)} \text{ and (Segment readable))} \\ & \text{ or ((Instruction} = \text{VERW)}) \text{ and (Segment writable))} \\ & \text{THEN} \\ & \text{ZF} \leftarrow 1; \\ & \text{FI;} \\ & \text{FI;} \end{split}
```

## **Flags Affected**

The ZF flag is set to 1 if the segment is accessible and readable (VERR) or writable (VERW); otherwise, it is set to 0.

#### **Protected Mode Exceptions**

The only exceptions generated for these instructions are those related to illegal addressing of the source operand.

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it

contains a NULL segment selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

#### **Real-Address Mode Exceptions**

#UD The VERR and VERW instructions are not recognized in real-

address mode.

If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#UD The VERR and VERW instructions are not recognized in virtual-

8086 mode.

If the LOCK prefix is used.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used.

# VEXTRACTF128 — Extract Packed Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
VEX.256.66.0F3A.W0 19 /r ib VEXTRACTF128 xmm1/m128, ymm2, imm8	MR	V/V	AVX	Extract 128 bits of packed floating-point values from ymm2 and store results in xmm1/mem.

## Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (w)	ModRM:reg (r)	NA	NA

#### **Description**

Extracts 128-bits of packed floating-point values from the source operand (second operand) at an 128-bit offset from imm8[0] into the destination operand (first operand). The destination may be either an XMM register or an 128-bit memory location.

VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

The high 7 bits of the immediate are ignored.

If VEXTRACTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an #UD exception.

## Operation

#### VEXTRACTF128 (memory destination form)

CASE (imm8[0]) OF

 $0: DEST[127:0] \leftarrow SRC1[127:0]$ 

1: DEST[127:0] ← SRC1[255:128]

ESAC.

#### VEXTRACTF128 (register destination form)

CASE (imm8[0]) OF

 $0: DEST[127:0] \leftarrow SRC1[127:0]$ 

1: DEST[127:0] ← SRC1[255:128]

ESAC.

DEST[VLMAX-1:128]  $\leftarrow$  0

#### Intel C/C++ Compiler Intrinsic Equivalent

VEXTRACTF128: \_\_m128 \_mm256\_extractf128\_ps (\_\_m256 a, int offset);

VEXTRACTF128: \_\_m128d \_mm256\_extractf128\_pd (\_\_m256d a, int offset);

\_\_m128i\_mm256\_extractf128\_si256(\_\_m256i a, int offset); VEXTRACTF128:

# **SIMD Floating-Point Exceptions**

None

# **Other Exceptions**

See Exceptions Type 6; additionally #UD

If VEX.L= 0

If VEX.W=1.

# VINSERTF128 — Insert Packed Floating-Point Values

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
VEX.NDS.256.66.0F3A.W0 18 /r ib VINSERTF128 ymm1, ymm2, xmm3/m128, imm8	RVM	V/V	AVX	Insert a single precision floating-point value selected by imm8 from xmm2/m32 into xmm1 at the specified destination element specified by imm8 and zero out destination elements in xmm1 as indicated in imm8.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

#### **Description**

Performs an insertion of 128-bits of packed floating-point values from the second source operand (third operand) into an the destination operand (first operand) at an 128-bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location.

The high 7 bits of the immediate are ignored.

# Operation

```
TEMP[255:0] \leftarrow SRC1[255:0]
CASE (imm8[0]) OF
0: TEMP[127:0] \leftarrow SRC2[127:0]
1: TEMP[255:128] \leftarrow SRC2[127:0]
ESAC
DEST \leftarrow TEMP
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
INSERTF128: __m256 _mm256_insertf128_ps (__m256 a, __m128 b, int offset);

INSERTF128: __m256d _mm256_insertf128_pd (__m256d a, __m128d b, int offset);

INSERTF128: __m256i _mm256_insertf128_si256 (__m256i a, __m128i b, int offset);
```

# **SIMD Floating-Point Exceptions**

None

# **Other Exceptions**

See Exceptions Type 6; additionally #UD If VEX.W = 1.

# VMASKMOV—Conditional SIMD Packed Loads and Stores

Opcode/ Instruction	Op/ En	64/32-bit Mode	CPUID Feature Flag	Description
VEX.NDS.128.66.0F38.W0 2C /r VMASKMOVPS xmm1, xmm2, m128	RVM	V/V	AVX	Conditionally load packed single-precision values from m128 using mask in xmm2 and store in xmm1.
VEX.NDS.256.66.0F38.W0 2C /r VMASKMOVPS ymm1, ymm2, m256	RVM	V/V	AVX	Conditionally load packed single-precision values from m256 using mask in ymm2 and store in ymm1.
VEX.NDS.128.66.0F38.W0 2D /r VMASKMOVPD xmm1, xmm2, m128	RVM	V/V	AVX	Conditionally load packed double-precision values from m128 using mask in xmm2 and store in xmm1.
VEX.NDS.256.66.0F38.W0 2D /r VMASKMOVPD ymm1, ymm2, m256	RVM	V/V	AVX	Conditionally load packed double-precision values from m256 using mask in ymm2 and store in ymm1.
VEX.NDS.128.66.0F38.W0 2E /r VMASKMOVPS m128, xmm1, xmm2	MVR	V/V	AVX	Conditionally store packed single-precision values from xmm2 using mask in xmm1.
VEX.NDS.256.66.0F38.W0 2E /r VMASKMOVPS m256, ymm1, ymm2	MVR	V/V	AVX	Conditionally store packed single-precision values from ymm2 using mask in ymm1.
VEX.NDS.128.66.0F38.W0 2F /r VMASKMOVPD m128, xmm1, xmm2	MVR	V/V	AVX	Conditionally store packed double-precision values from xmm2 using mask in xmm1.
VEX.NDS.256.66.0F38.W0 2F /r VMASKMOVPD m256, ymm1, ymm2	MVR	V/V	AVX	Conditionally store packed double-precision values from ymm2 using mask in ymm1.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
MVR	ModRM:r/m (w)	VEX.νννν (r)	ModRM:reg (r)	NA

#### **Description**

Conditionally moves packed data elements from the second source operand into the corresponding data element of the destination operand, depending on the mask bits associated with each data element. The mask bits are specified in the first source operand.

The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask is 1, the corresponding data element is copied from the second source operand to the destination operand. If the mask is 0, the corresponding data element is set to zero in the load form of these instructions, and unmodified in the store form.

The second source operand is a memory address for the load form of these instruction. The destination operand is a memory address for the store form of these instructions. The other operands are both XMM registers (for VEX.128 version) or YMM registers (for VEX.256 version).

Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to referencing any memory location if the corresponding mask bit for that memory location is 0. For example, no faults will be detected if the mask bits are all zero.

Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to these instructions.

Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1s.

VMASKMOV should not be used to access memory mapped I/O and un-cached memory as the access and the ordering of the individual loads or stores it does is implementation specific.

In cases where mask bits indicate data should not be loaded or stored paging A and D bits will be set in an implementation dependent way. However, A and D bits are always set for pages where data is actually loaded/stored.

Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm\_field, and the destination register is encoded in reg\_field.

Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in reg\_field, and the destination memory location is encoded in rm\_field.

## Operation

#### VMASKMOVPS -128-bit load

 $\begin{aligned} & \mathsf{DEST}[31:0] \leftarrow \mathsf{IF} \ (\mathsf{SRC1}[31]) \ \mathsf{Load\_32} \ (\mathsf{mem}) \ \mathsf{ELSE} \ 0 \\ & \mathsf{DEST}[63:32] \leftarrow \mathsf{IF} \ (\mathsf{SRC1}[63]) \ \mathsf{Load\_32} \ (\mathsf{mem} + 4) \ \mathsf{ELSE} \ 0 \\ & \mathsf{DEST}[95:64] \leftarrow \mathsf{IF} \ (\mathsf{SRC1}[95]) \ \mathsf{Load\_32} \ (\mathsf{mem} + 8) \ \mathsf{ELSE} \ 0 \\ & \mathsf{DEST}[127:97] \leftarrow \mathsf{IF} \ (\mathsf{SRC1}[127]) \ \mathsf{Load\_32} \ (\mathsf{mem} + 12) \ \mathsf{ELSE} \ 0 \\ & \mathsf{DEST}[\mathsf{VLMAX-1:128}] \leftarrow 0 \\ & \mathsf{DEST}[31:0] \leftarrow \mathsf{IF} \ (\mathsf{SRC1}[31]) \ \mathsf{Load\_32} \ (\mathsf{mem}) \ \mathsf{ELSE} \ 0 \end{aligned}$ 

 $\begin{aligned} \mathsf{DEST}[63:32] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[63]) \ \mathsf{Load\_32}(\mathsf{mem} + 4) \ \mathsf{ELSE} \ \mathsf{O} \\ \mathsf{DEST}[95:64] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[95]) \ \mathsf{Load\_32}(\mathsf{mem} + 8) \ \mathsf{ELSE} \ \mathsf{O} \\ \mathsf{DEST}[127:96] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[127]) \ \mathsf{Load\_32}(\mathsf{mem} + 12) \ \mathsf{ELSE} \ \mathsf{O} \\ \mathsf{DEST}[159:128] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[159]) \ \mathsf{Load\_32}(\mathsf{mem} + 16) \ \mathsf{ELSE} \ \mathsf{O} \\ \mathsf{DEST}[191:160] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[191]) \ \mathsf{Load\_32}(\mathsf{mem} + 20) \ \mathsf{ELSE} \ \mathsf{O} \\ \mathsf{DEST}[223:192] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[223]) \ \mathsf{Load\_32}(\mathsf{mem} + 24) \ \mathsf{ELSE} \ \mathsf{O} \\ \mathsf{DEST}[255:224] &\leftarrow \mathsf{IF} \ (\mathsf{SRC1}[255]) \ \mathsf{Load\_32}(\mathsf{mem} + 28) \ \mathsf{ELSE} \ \mathsf{O} \end{aligned}$ 

#### VMASKMOVPD - 128-bit load

DEST[63:0]  $\leftarrow$  IF (SRC1[63]) Load\_64(mem) ELSE 0 DEST[127:64]  $\leftarrow$  IF (SRC1[127]) Load\_64(mem + 16) ELSE 0 DEST[VLMAX-1:128]  $\leftarrow$  0

#### VMASKMOVPD - 256-bit load

DEST[63:0]  $\leftarrow$  IF (SRC1[63]) Load\_64(mem) ELSE 0 DEST[127:64]  $\leftarrow$  IF (SRC1[127]) Load\_64(mem + 8) ELSE 0 DEST[195:128]  $\leftarrow$  IF (SRC1[191]) Load\_64(mem + 16) ELSE 0 DEST[255:196]  $\leftarrow$  IF (SRC1[255]) Load\_64(mem + 24) ELSE 0

#### VMASKMOVPS - 128-bit store

IF (SRC1[31]) DEST[31:0] ← SRC2[31:0]

IF (SRC1[63]) DEST[63:32] ← SRC2[63:32]

IF (SRC1[95]) DEST[95:64] ← SRC2[95:64]

IF (SRC1[127]) DEST[127:96] ← SRC2[127:96]

#### VMASKMOVPS - 256-bit store

IF (SRC1[31]) DEST[31:0] ← SRC2[31:0]

IF (SRC1[63]) DEST[63:32] ← SRC2[63:32]

IF (SRC1[95]) DEST[95:64] ← SRC2[95:64]

IF (SRC1[127]) DEST[127:96] ← SRC2[127:96]

IF (SRC1[159]) DEST[159:128] ← SRC2[159:128]

IF (SRC1[191]) DEST[191:160] ← SRC2[191:160]

IF (SRC1[223]) DEST[223:192] ← SRC2[223:192]

IF (SRC1[255]) DEST[255:224] ← SRC2[255:224]

#### VMASKMOVPD - 128-bit store

IF (SRC1[63]) DEST[63:0]  $\leftarrow$  SRC2[63:0] IF (SRC1[127]) DEST[127:64]  $\leftarrow$  SRC2[127:64]

#### VMASKMOVPD - 256-bit store

IF (SRC1[63]) DEST[63:0]  $\leftarrow$  SRC2[63:0] IF (SRC1[127]) DEST[127:64]  $\leftarrow$  SRC2[127:64]

#### VMASKMOVPS - 256-bit load

```
IF (SRC1[191]) DEST[191:128] \leftarrow SRC2[191:128] IF (SRC1[255]) DEST[255:192] \leftarrow SRC2[255:192]
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
__m256 _mm256_maskload_ps(float const *a, __m256i mask)

void _mm256_maskstore_ps(float *a, __m256i mask, __m256 b)

__m256d _mm256_maskload_pd(double *a, __m256i mask);

void _mm256_maskstore_pd(double *a, __m256i mask, __m256d b);

__m128 _mm128_maskload_ps(float const *a, __m128i mask)

void _mm128_maskstore_ps(float *a, __m128i mask, __m128 b)

__m128d _mm128_maskload_pd(double *a, __m128i mask);

void _mm128_maskstore_pd(double *a, __m128i mask, __m128d b);
```

#### SIMD Floating-Point Exceptions

None

## Other Exceptions

```
See Exceptions Type 6 (No AC# reported for any mask bit combinations); additionally #UD If VEX.W = 1.
```

# VPERMILPD — Permute Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.128.66.0F38.W0 0D /r VPERMILPD xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Permute double-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1.
VEX.NDS.256.66.0F38.W0 0D /r VPERMILPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Permute double-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1.
VEX.128.66.0F3A.W0 05 /r ib VPERMILPD xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Permute double-precision floating-point values in xmm2/mem using controls from imm8.
VEX.256.66.0F3A.W0 05 /r ib VPERMILPD ymm1, ymm2/m256, imm8	RMI	V/V	AVX	Permute double-precision floating-point values in ymm2/mem using controls from imm8.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

# **Description**

Permute double-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of the second source operand (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.




Figure 4-30. VPERMILPD operation

There is one control byte per destination double-precision element. Each control byte is aligned with the low 8 bits of the corresponding double-precision destination element. Each control byte contains a 1-bit select field (see Figure 4-31) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.




Figure 4-31. VPERMILPD Shuffle Control

#### (immediate control version)

Permute double-precision floating-point values in the first source operand (second operand) using two, 1-bit control fields in the low 2 bits of the 8-bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register.

Note: For the VEX.128.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Note: For the VEX.256.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

## Operation

#### VPERMILPD (256-bit immediate version)

```
IF (imm8[0] = 0) THEN DEST[63:0]←SRC1[63:0]

IF (imm8[0] = 1) THEN DEST[63:0]←SRC1[127:64]

IF (imm8[1] = 0) THEN DEST[127:64]←SRC1[63:0]

IF (imm8[1] = 1) THEN DEST[127:64]←SRC1[127:64]

IF (imm8[2] = 0) THEN DEST[191:128]←SRC1[191:128]

IF (imm8[2] = 1) THEN DEST[191:128]←SRC1[255:192]

IF (imm8[3] = 0) THEN DEST[255:192]←SRC1[191:128]

IF (imm8[3] = 1) THEN DEST[255:192]←SRC1[255:192]
```

#### VPERMILPD (128-bit immediate version)

```
IF (imm8[0] = 0) THEN DEST[63:0] \leftarrow SRC1[63:0] IF (imm8[0] = 1) THEN DEST[63:0] \leftarrow SRC1[127:64] IF (imm8[1] = 0) THEN DEST[127:64] \leftarrow SRC1[127:64] \leftarrow SRC1[127:64] \leftarrow SRC1[127:64] DEST[VLMAX-1:128] \leftarrow 0
```

#### VPERMILPD (256-bit variable version)

```
IF (SRC2[1] = 0) THEN DEST[63:0]←SRC1[63:0]

IF (SRC2[1] = 1) THEN DEST[63:0]←SRC1[127:64]

IF (SRC2[65] = 0) THEN DEST[127:64]←SRC1[63:0]

IF (SRC2[65] = 1) THEN DEST[127:64]←SRC1[127:64]

IF (SRC2[129] = 0) THEN DEST[191:128]←SRC1[191:128]

IF (SRC2[129] = 1) THEN DEST[191:128]←SRC1[255:192]

IF (SRC2[193] = 0) THEN DEST[255:192]←SRC1[191:128]

IF (SRC2[193] = 1) THEN DEST[255:192]←SRC1[255:192]
```

#### VPERMILPD (128-bit variable version)

```
IF (SRC2[1] = 0) THEN DEST[63:0] \leftarrow SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] \leftarrow SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] \leftarrow SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] \leftarrow SRC1[127:64]
DEST[VLMAX-1:128] \leftarrow 0
```

#### Intel C/C++ Compiler Intrinsic Equivalent

```
VPERMILPD: __m128d _mm_permute_pd (__m128d a, int control)

VPERMILPD: __m256d _mm256_permute_pd (__m256d a, int control)
```

VPERMILPD: \_\_m128d \_mm\_permutevar\_pd (\_\_m128d a, \_\_m128i control);

VPERMILPD: \_\_m256d \_mm256\_permutevar\_pd (\_\_m256d a, \_\_m256i control);

# **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 6; additionally #UD If VEX.W = 1

# **VPERMILPS** — Permute Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.128.66.0F38.W0 OC /r VPERMILPS xmm1, xmm2, xmm3/m128	RVM	V/V	AVX	Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1.
VEX.128.66.0F3A.W0 04 /r ib VPERMILPS xmm1, xmm2/m128, imm8	RMI	V/V	AVX	Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm1.
VEX.NDS.256.66.0F38.W0 OC /r VPERMILPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1.
VEX.256.66.0F3A.W0 04 /r ib VPERMILPS ymm1, ymm2/m256, imm8	RMI	V/V	AVX	Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA
RMI	ModRM:reg (w)	ModRM:r/m (r)	imm8	NA

## **Description**

(variable control version)

Permute single-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of corresponding elements the shuffle control (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.




Figure 4-32. VPERMILPS Operation

There is one control byte per destination single-precision element. Each control byte is aligned with the low 8 bits of the corresponding single-precision destination element. Each control byte contains a 2-bit select field (see Figure 4-33) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.




Figure 4-33. VPERMILPS Shuffle Control

#### (immediate control version)

Permute single-precision floating-point values in the first source operand (second operand) using four 2-bit control fields in the 8-bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register. This is similar to a wider version of PSHUFD, just operating on single-precision floating-point values.

Note: For the VEX.128.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

Note: For the VEX.256.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will #UD.

## Operation

```
Select4(SRC, control) {
CASE (control[1:0]) OF
   0: TMP ← SRC[31:0];

 TMP ← SRC[63:32];

   2: TMP ← SRC[95:64];
   3: TMP ← SRC[127:96];
ESAC:
RETURN TMP
}
VPERMILPS (256-bit immediate version)
DEST[31:0] \leftarrow Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \leftarrow Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \leftarrow Select4(SRC1[127:0], imm8[5:4]);
DEST[127:96] \leftarrow Select4(SRC1[127:0], imm8[7:6]);
DEST[159:128] \leftarrow Select4(SRC1[255:128], imm8[1:0]);
DEST[191:160] \leftarrow Select4(SRC1[255:128], imm8[3:2]);
DEST[223:192] \leftarrow Select4(SRC1[255:128], imm8[5:4]);
DEST[255:224] \leftarrow Select4(SRC1[255:128], imm8[7:6]);
VPERMILPS (128-bit immediate version)
DEST[31:0] \leftarrow Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \leftarrow Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \leftarrow Select4(SRC1[127:0], imm8[5:4]);
DEST[127:96] \leftarrow Select4(SRC1[127:0], imm8[7:6]);
DEST[VLMAX-1:128] \leftarrow 0
VPERMILPS (256-bit variable version)
DEST[31:0] \leftarrow Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] \leftarrow Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] \leftarrow Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] \leftarrow Select4(SRC1[127:0], SRC2[97:96]);
DEST[159:128] \leftarrow Select4(SRC1[255:128], SRC2[129:128]);
DEST[191:160] \leftarrow Select4(SRC1[255:128], SRC2[161:160]);
DEST[223:192] \leftarrow Select4(SRC1[255:128], SRC2[193:192]);
DEST[255:224] \leftarrow Select4(SRC1[255:128], SRC2[225:224]);
```

#### VPERMILPS (128-bit variable version)

```
\begin{split} & \mathsf{DEST[31:0]} \leftarrow \mathsf{Select4}(\mathsf{SRC1[127:0]}, \mathsf{SRC2[1:0]}); \\ & \mathsf{DEST[63:32]} \leftarrow \mathsf{Select4}(\mathsf{SRC1[127:0]}, \mathsf{SRC2[33:32]}); \\ & \mathsf{DEST[95:64]} \leftarrow \mathsf{Select4}(\mathsf{SRC1[127:0]}, \mathsf{SRC2[65:64]}); \\ & \mathsf{DEST[127:96]} \leftarrow \mathsf{Select4}(\mathsf{SRC1[127:0]}, \mathsf{SRC2[97:96]}); \\ & \mathsf{DEST[VLMAX-1:128]} \leftarrow 0 \end{split}
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
        VPERM1LPS:
        __m128 _mm_permute_ps (__m128 a, int control);

        VPERM1LPS:
        __m256 _mm256_permute_ps (__m256 a, int control);

        VPERM1LPS:
        __m128 _mm_permutevar_ps (__m128 a, __m128i control);

        VPERM1LPS:
        __m256 _mm256_permutevar_ps (__m256 a, __m256i control);
```

#### SIMD Floating-Point Exceptions

None.

## **Other Exceptions**

See Exceptions Type 6; additionally #UD If VEX.W = 1.

# VPERM2F128 — Permute Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.NDS.256.66.0F3A.W0 06 /r ib VPERM2F128 ymm1, ymm2, ymm3/m256, imm8	RVMI	V/V	AVX	Permute 128-bit floating- point fields in ymm2 and ymm3/mem using controls from imm8 and store result in ymm1.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RVMI	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	imm8

## **Description**

Permute 128 bit floating-point-containing fields from the first source operand (second operand) and second source operand (third operand) using bits in the 8-bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.




Figure 4-34. VPERM2F128 Operation

Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed.

VEX.L must be 1, otherwise the instruction will #UD.

## Operation

```
VPERM2F128
CASE IMM8[1:0] of
0: DEST[127:0] \leftarrow SRC1[127:0]
1: DEST[127:0] ← SRC1[255:128]
2: DEST[127:0] ← SRC2[127:0]
3: DEST[127:0] ← SRC2[255:128]
ESAC
CASE IMM8[5:4] of
0: DEST[255:128] \leftarrow SRC1[127:0]
1: DEST[255:128] ← SRC1[255:128]
2: DEST[255:128] \leftarrow SRC2[127:0]
3: DEST[255:128] ← SRC2[255:128]
ESAC
IF (imm8[3])
DEST[127:0] \leftarrow 0
FΙ
IF (imm8[7])
DEST[VLMAX-1:128] \leftarrow 0
FΙ
```

## Intel C/C++ Compiler Intrinsic Equivalent

```
      VPERM2F128:
      __m256 _mm256_permute2f128_ps (__m256 a, __m256 b, int control)

      VPERM2F128:
      __m256d _mm256_permute2f128_pd (__m256d a, __m256d b, int control)

      VPERM2F128:
      __m256i _mm256_permute2f128_si256 (__m256i a, __m256i b, int control)
```

# SIMD Floating-Point Exceptions

None.

# Other Exceptions

```
See Exceptions Type 6; additionally #UD If VEX.L = 0
```

If VEX.W = 1.

#### VTESTPD/VTESTPS—Packed Bit Test

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.128.66.0F38.W0 0E /r VTESTPS xmm1, xmm2/m128	RM	V/V	AVX	Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources.
VEX.256.66.0F38.W0 0E /r VTESTPS ymm1, ymm2/m256	RM	V/V	AVX	Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources.
VEX.128.66.0F38.W0 0F /r VTESTPD xmm1, xmm2/m128	RM	V/V	AVX	Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources.
VEX.256.66.0F38.W0 0F /r VTESTPD ymm1, ymm2/m256	RM	V/V	AVX	Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
RM	ModRM:reg (r)	ModRM:r/m (r)	NA	NA	

## **Description**

VTESTPS performs a bitwise comparison of all the sign bits of the packed single-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND of the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause #UD.

VTESTPD performs a bitwise comparison of all the sign bits of the double-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause #UD.

The first source register is specified by the ModR/M reg field.

128-bit version: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.

VEX.256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD.

#### Operation

```
VTESTPS (128-bit version)
TEMP[127:0] \leftarrow SRC[127:0] AND DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
                  THEN ZF \leftarrow 1:
                  ELSE ZF \leftarrow 0:
TEMP[127:0] \leftarrow SRC[127:0] AND NOT DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
                  THEN CF \leftarrow 1:
                  ELSE CF \leftarrow 0:
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow O:
VTESTPS (VEX.256 encoded version)
TEMP[255:0] ← SRC[255:0] AND DEST[255:0]
|F(TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = TEMP[160] = TEMP[191] = TEMP[224] = TEMP[160] = TEMP[191] = TEMP
TEMP[255] = 0
                  THEN ZF \leftarrow 1:
                  ELSE ZF \leftarrow 0:
TEMP[255:0] \leftarrow SRC[255:0] AND NOT DEST[255:0]
|F(TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = TEMP[160] = TEMP[191] = TEMP[224] = TEMP[160] = TEMP[191] = TEMP
TEMP[255] = 0
                  THEN CF \leftarrow 1:
                  ELSE CF \leftarrow 0;
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow O;
VTESTPD (128-bit version)
TEMP[127:0] \leftarrow SRC[127:0] AND DEST[127:0]
IF (TEMP[63] = TEMP[127] = 0)
                  THEN ZF \leftarrow 1:
```

```
ELSE ZF \leftarrow 0;
TEMP[127:0] ← SRC[127:0] AND NOT DEST[127:0]
IF (TEMP[63] = TEMP[127] = 0)
   THEN CF \leftarrow1;
   ELSE CF \leftarrow 0;
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow O;
VTESTPD (VEX.256 encoded version)
TEMP[255:0] ← SRC[255:0] AND DEST[255:0]
IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)
   THEN ZF \leftarrow1;
   ELSE ZF \leftarrow 0:
TEMP[255:0] \leftarrow SRC[255:0] AND NOT DEST[255:0]
IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)
   THEN CF \leftarrow1;
   ELSE CF \leftarrow 0;
DEST (unmodified)
AF \leftarrow OF \leftarrow PF \leftarrow SF \leftarrow O:
Intel C/C++ Compiler Intrinsic Equivalent
VTESTPS
   int _mm256_testz_ps (__m256 s1, __m256 s2);
   int _mm256_testc_ps (__m256 s1, __m256 s2);
   int mm256 testnzc ps ( m256 s1, m128 s2);
   int _mm_testz_ps (__m128 s1, __m128 s2);
   int _mm_testc_ps (__m128 s1, __m128 s2);
   int mm testnzc ps ( m128 s1, m128 s2);
VTESTPD
   int _mm256_testz_pd (__m256d s1, __m256d s2);
   int mm256 testc pd ( m256d s1, m256d s2);
   int _mm256_testnzc_pd (__m256d s1, __m256d s2);
```

```
int _mm_testz_pd (__m128d s1, __m128d s2);
int _mm_testc_pd (__m128d s1, __m128d s2);
int _mm_testnzc_pd (__m128d s1, __m128d s2);
```

## Flags Affected

The OF, AF, PF, SF flags are cleared and the ZF, CF flags are set according to the operation.

## **SIMD Floating-Point Exceptions**

None.

## Other Exceptions

```
See Exceptions Type 4; additionally
```

#UD If VEX.vvvv != 1111B.

If VEX.W = 1 for VTESTPS or VTESTPD.

# **VZEROALL—Zero All YMM Registers**

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
VEX.256.0F.WIG 77 VZEROALL	NP	V/V	AVX	Zero all YMM registers.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

## **Description**

The instruction zeros contents of all XMM or YMM registers.

Note: VEX.vvvv is reserved and must be 1111b, otherwise instructions will #UD. In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

## Operation

#### VZEROALL (VEX.256 encoded version)

IF (64-bit mode)

YMM0[VLMAX-1:0]  $\leftarrow$  0

YMM1[VLMAX-1:0]  $\leftarrow$  0

YMM2[VLMAX-1:0] ← 0

YMM3[VLMAX-1:0]  $\leftarrow$  0

 $YMM4[VLMAX-1:0] \leftarrow 0$ 

YMM5[VLMAX-1:0]  $\leftarrow$  0

YMM6[VLMAX-1:0] ← 0

YMM7[VLMAX-1:0]  $\leftarrow$  0

YMM8[VLMAX-1:0]  $\leftarrow$  0

YMM9[VLMAX-1:0]  $\leftarrow$  0

YMM10[VLMAX-1:0] ← 0

YMM11[VLMAX-1:0]  $\leftarrow$  0

YMM12[VLMAX-1:0]  $\leftarrow$  0

YMM13[VLMAX-1:0]  $\leftarrow$  0

 $YMM14[VLMAX-1:0] \leftarrow 0$ 

YMM15[VLMAX-1:0]  $\leftarrow$  0

**ELSE** 

 $YMM0[VLMAX-1:0] \leftarrow 0$ 

YMM1[VLMAX-1:0]  $\leftarrow$  0

YMM2[VLMAX-1:0]  $\leftarrow$  0

## INSTRUCTION SET REFERENCE, M-Z

YMM3[VLMAX-1:0]  $\leftarrow$ YMM4[VLMAX-1:0]  $\leftarrow$ YMM5[VLMAX-1:0]  $\leftarrow$ YMM6[VLMAX-1:0]  $\leftarrow$ YMM7[VLMAX-1:0]  $\leftarrow$ YMM8-15: Unmodified

# Intel C/C++ Compiler Intrinsic Equivalent

VZEROALL: \_mm256\_zeroall()

# **SIMD Floating-Point Exceptions**

None.

# Other Exceptions

See Exceptions Type 8.

# **VZEROUPPER—Zero Upper Bits of YMM Registers**

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
vex.128.0f.wig 77 Vzeroupper	NP	V/V	AVX	Zero upper 128 bits of all YMM registers.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

## **Description**

The instruction zeros the bits in position 128 and higher of all YMM registers. The lower 128-bits of the registers (the corresponding XMM registers) are unmodified.

This instruction is recommended when transitioning between AVX and legacy SSE code - it will eliminate performance penalties caused by false dependencies.

Note: VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD. In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

## Operation

#### **VZEROUPPER**

```
IF (64-bit mode)
   YMM0[VLMAX-1:128] \leftarrow 0
   YMM1[VLMAX-1:128] ← 0
   YMM2[VLMAX-1:128] \leftarrow 0
   YMM3[VLMAX-1:128] \leftarrow 0
   YMM4[VLMAX-1:128] \leftarrow 0
   YMM5[VLMAX-1:128] ← 0
   YMM6[VLMAX-1:128] \leftarrow 0
   YMM7[VLMAX-1:128] \leftarrow 0
   YMM8[VLMAX-1:128] \leftarrow 0
   YMM9[VLMAX-1:128] \leftarrow 0
   YMM10[VLMAX-1:128] ← 0
   YMM11[VLMAX-1:128] ← 0
   YMM12[VLMAX-1:128] \leftarrow 0
   YMM13[VLMAX-1:128] ← 0
   YMM14[VLMAX-1:128] ← 0
   YMM15[VLMAX-1:128] ← 0
ELSE
```

#### INSTRUCTION SET REFERENCE, M-Z

```
YMM0[VLMAX-1:128] ← 0

YMM1[VLMAX-1:128] ← 0

YMM2[VLMAX-1:128] ← 0

YMM3[VLMAX-1:128] ← 0

YMM4[VLMAX-1:128] ← 0

YMM5[VLMAX-1:128] ← 0

YMM6[VLMAX-1:128] ← 0

YMM7[VLMAX-1:128] ← 0

YMM7[VLMAX-1:128] ← 0

YMM8-15: unmodified
```

# Intel C/C++ Compiler Intrinsic Equivalent

VZEROUPPER: \_mm256\_zeroupper()

## **SIMD Floating-Point Exceptions**

None.

# **Other Exceptions**

See Exceptions Type 8.

#### WAIT/FWAIT—Wait

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
9B	WAIT	NP	Valid	Valid	Check pending unmasked floating-point exceptions.
9B	FWAIT	NP	Valid	Valid	Check pending unmasked floating-point exceptions.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction ensures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction's results. See the section titled "Floating-Point Exception Synchronization" in Chapter 8 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 1*, for more information on using the WAIT/FWAIT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

CheckForPendingUnmaskedFloatingPointExceptions;

#### **FPU Flags Affected**

The C0, C1, C2, and C3 flags are undefined.

## Floating-Point Exceptions

None.

#### **Protected Mode Exceptions**

#NM If CR0.MP[bit 1] = 1 and CR0.TS[bit 3] = 1.

**#UD** If the LOCK prefix is used.

#### INSTRUCTION SET REFERENCE, M-Z

# **Real-Address Mode Exceptions**

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

## WBINVD—Write Back and Invalidate Cache

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 09	WBINVD	NP	Valid	Valid	Write back and flush Internal caches; initiate writing-back and flushing of external caches.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### **Description**

Writes back all modified cache lines in the processor's internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a special-function bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.

After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies. As a consequence, the use of the WBINVD instruction can have an impact on logical processor interrupt/event response time.

The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 10 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

In situations where cache coherency with main memory is not a concern, software can use the INVD instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## **IA-32 Architecture Compatibility**

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

## Operation

WriteBack(InternalCaches);

#### INSTRUCTION SET REFERENCE, M-Z

Flush(InternalCaches); SignalWriteBack(ExternalCaches); SignalFlush(ExternalCaches); Continue; (\* Continue execution \*)

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

**#UD** If the LOCK prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) WBINVD cannot be executed at the virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# WRFSBASE/WRGSBASE—Write FS/GS Segment Base

Opcode/ Instruction	Op/ En	64/32 -bit Mode	CPUID Feature Flag	Description
F3 OF AE /2 WRFSBASE r32	M	V/I	FSGSBASE	Load the FS base address with the 32-bit value in the source register.
REX.W + F3 OF AE /2 WRFSBASE r64	M	V/I	FSGSBASE	Load the FS base address with the 64-bit value in the source register.
F3 OF AE /3 WRGSBASE r32	M	V/I	FSGSBASE	Load the GS base address with the 32-bit value in the source register.
REX.W + F3 OF AE /3 WRGSBASE r64	M	V/I	FSGSBASE	Load the GS base address with the 64-bit value in the source register.

## **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

# Description

Loads the FS or GS segment base address with the general-purpose register indicated by the modR/M:r/m field.

The source operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source register are ignored and upper 32 bits of the base address (for FS or GS) are cleared.

This instruction is supported only in 64-bit mode.

## Operation

FS/GS segment base address  $\leftarrow$  SRC;

# **Flags Affected**

None

## C/C++ Compiler Intrinsic Equivalent

WRFSBASE: void writefsbase u32( unsigned int );

#### INSTRUCTION SET REFERENCE, M-Z

WRFSBASE: \_\_writefsbase\_u64( unsigned \_\_int64 );
WRGSBASE: void \_writegsbase\_u32( unsigned int );
WRGSBASE: \_\_writegsbase\_u64( unsigned \_\_int64 );

#### **Protected Mode Exceptions**

**#UD** The WRFSBASE and WRGSBASE instructions are not recognized

in protected mode.

#### **Real-Address Mode Exceptions**

#UD The WRFSBASE and WRGSBASE instructions are not recognized

in real-address mode.

#### Virtual-8086 Mode Exceptions

#UD The WRFSBASE and WRGSBASE instructions are not recognized

in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

**#UD** The WRFSBASE and WRGSBASE instructions are not recognized

in compatibility mode.

## **64-Bit Mode Exceptions**

**#UD** If the LOCK prefix is used.

If CR4.FSGSBASE[bit 16] = 0.

If CPUID.07H.0H:EBX.FSGSBASE[bit 0] = 0

#GP(0) If the source register contains a non-canonical address.

# WRMSR—Write to Model Specific Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 30	WRMSR	NP	Valid	Valid	Write the value in EDX:EAX to MSR specified by ECX.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an MSR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.

When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see "Translation Lookaside Buffers (TLBs)" in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Chapter 34, "Model-Specific Registers (MSRs)", in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3C*, lists all MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The WRMSR instruction is a serializing instruction (see "Serializing Instructions" in Chapter 8 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3A*). Note that WRMSR to the IA32\_TSC\_DEADLINE MSR (MSR index 6E0H) and the X2APIC MSRs (MSR indices 802H to 83FH) are not serializing.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

#### IA-32 Architecture Compatibility

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.

#### Operation

 $MSR[ECX] \leftarrow EDX:EAX;$ 

#### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If the value in ECX specifies a reserved or unimplemented MSR

address.

If the value in EDX:EAX sets bits that are reserved in the MSR

specified by ECX.

**#UD** If the LOCK prefix is used.

## **Real-Address Mode Exceptions**

#GP If the value in ECX specifies a reserved or unimplemented MSR

address.

If the value in EDX: EAX sets bits that are reserved in the MSR

specified by ECX.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

XADD—Exchange and Add
-----------------------

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F C0 /r	XADD r/m8, r8	MR	Valid	Valid	Exchange <i>r8</i> and <i>r/m8</i> ; load sum into <i>r/m8</i> .
REX + 0F C0 /r	XADD r/m8*, r8*	MR	Valid	N.E.	Exchange <i>r8</i> and <i>r/m8</i> ; load sum into <i>r/m8</i> .
0F C1 /r	XADD r/m16, r16	MR	Valid	Valid	Exchange r16 and r/m16; load sum into r/m16.
0F C1 /r	XADD r/m32, r32	MR	Valid	Valid	Exchange <i>r32</i> and <i>r/m32</i> ; load sum into <i>r/m32</i> .
REX.W + 0F C1 /r	XADD r/m64, r64	MR	Valid	N.E.	Exchange <i>r64</i> and <i>r/m64</i> ; load sum into <i>r/m64</i> .

#### **NOTES:**

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
MR	ModRM:r/m (r, w)	ModRM:reg (r)	NA	NA

#### **Description**

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

## IA-32 Architecture Compatibility

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

#### Operation

TEMP  $\leftarrow$  SRC + DEST; SRC  $\leftarrow$  DEST; DEST  $\leftarrow$  TEMP;

#### Flags Affected

The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.

## **Protected Mode Exceptions**

#GP(0) If the destination is located in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### **Real-Address Mode Exceptions**

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

seament limit.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

# XCHG—Exchange Register/Memory with Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
90+ <i>rw</i>	XCHG AX, r16	0	Valid	Valid	Exchange <i>r16</i> with AX.
90+ <i>rw</i>	XCHG <i>r16</i> , AX	0	Valid	Valid	Exchange AX with <i>r16.</i>
90+ <i>rd</i>	XCHG EAX, <i>r32</i>	0	Valid	Valid	Exchange <i>r32</i> with EAX.
REX.W + 90+rd	XCHG RAX, r64	0	Valid	N.E.	Exchange <i>r64</i> with RAX.
90+ <i>rd</i>	XCHG <i>r32</i> , EAX	0	Valid	Valid	Exchange EAX with <i>r32.</i>
REX.W + 90+rd	XCHG <i>r64</i> , RAX	0	Valid	N.E.	Exchange RAX with <i>r64.</i>
86 /r	XCHG r/m8, r8	MR	Valid	Valid	Exchange <i>r8</i> (byte register) with byte from <i>r/m8.</i>
REX + 86 /r	XCHG r/m8*, r8*	MR	Valid	N.E.	Exchange <i>r8</i> (byte register) with byte from <i>r/m8</i> .
86 /r	XCHG r8, r/m8	RM	Valid	Valid	Exchange byte from <i>r/m8</i> with <i>r8</i> (byte register).
REX + 86 /r	XCHG r8*, r/m8*	RM	Valid	N.E.	Exchange byte from <i>r/m8</i> with <i>r8</i> (byte register).
87 /r	XCHG <i>r/m16, r16</i>	MR	Valid	Valid	Exchange <i>r16</i> with word from <i>r/m16.</i>
87 /r	XCHG <i>r16, r/m16</i>	RM	Valid	Valid	Exchange word from <i>r/m16</i> with <i>r16</i> .
87 /r	XCHG <i>r/m32, r32</i>	MR	Valid	Valid	Exchange <i>r32</i> with doubleword from <i>r/m32</i> .
REX.W + 87 /r	XCHG r/m64, r64	MR	Valid	N.E.	Exchange <i>r64</i> with quadword from <i>r/m64.</i>
87 /r	XCHG <i>r32, r/m32</i>	RM	Valid	Valid	Exchange doubleword from r/m32 with r32.
REX.W + 87 /r	XCHG <i>r64, r/m64</i>	RM	Valid	N.E.	Exchange quadword from r/m64 with r64.

#### NOTES:

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
0	AX/EAX/RAX (r, w)	opcode + rd (r, w)	NA	NA
0	opcode + rd (r, w)	AX/EAX/RAX (r, w)	NA	NA
MR	ModRM:r/m (r, w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (w)	ModRM:r/m (r)	NA	NA

## Instruction Operand Encoding

#### **Description**

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)

This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 8 of the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3A*, for more information on bus locking.)

The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit operands.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

TEMP  $\leftarrow$  DEST; DEST  $\leftarrow$  SRC; SRC  $\leftarrow$  TEMP;

## Flags Affected

None.

# **Protected Mode Exceptions**

#GP(0) If either operand is in a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#### INSTRUCTION SET REFERENCE, M-Z

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## XGETBV—Get Value of Extended Control Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 D0	XGETBV	NP	Valid	Valid	Reads an XCR specified by ECX into EDX:EAX.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Reads the contents of the extended control register (XCR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the XCR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the XCR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

Specifying a reserved or unimplemented XCR in ECX causes a general protection exception.

Currently, only XCR0 (the XFEATURE\_ENABLED\_MASK register) is supported. Thus, all other values of ECX are reserved and will cause a #GP(0).

#### Operation

 $EDX:EAX \leftarrow XCR[ECX];$ 

#### Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If an invalid XCR is specified in ECX. #UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

## **Real-Address Mode Exceptions**

#GP If an invalid XCR is specified in ECX. #UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

## **Virtual-8086 Mode Exceptions**

Same exceptions as in protected mode.

## **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

## **64-Bit Mode Exceptions**

Same exceptions as in protected mode.

# XLAT/XLATB—Table Look-up Translation

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
D7	XLAT m8	NP	Valid	Valid	Set AL to memory byte DS:[(E)BX + unsigned AL].
D7	XLATB	NP	Valid	Valid	Set AL to memory byte DS:[(E)BX + unsigned AL].
REX.W + D7	XLATB	NP	Valid	N.E.	Set AL to memory byte [RBX + unsigned AL].

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
NP	NA	NA	NA	NA

#### Description

Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS:EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). (The DS segment may be overridden with a segment override prefix.)

At the assembly-code level, two forms of this instruction are allowed: the "explicit-operand" form and the "no-operand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS:(E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS:(E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

IF AddressSize = 16

```
THEN  AL \leftarrow (DS:BX + ZeroExtend(AL)); \\ ELSE IF (AddressSize = 32) \\ AL \leftarrow (DS:EBX + ZeroExtend(AL)); FI; \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ FI; \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (AddressSize = 64) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (ADDRess + AL) \\ AL \leftarrow (RBX + ZeroExtend(AL)); \\ ELSE (ADDRess + AL) \\ AL \leftarrow (RBX + AL) \\ AL \leftarrow (RBX + AL)
```

## Flags Affected

None.

## **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#UD If the LOCK prefix is used.

# **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

**#UD** If the LOCK prefix is used.

# **XOR—Logical Exclusive OR**

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
34 <i>ib</i>	XOR AL, i <i>mm8</i>	1	Valid	Valid	AL XOR imm8.
35 iw	XOR AX, imm16	1	Valid	Valid	AX XOR imm16.
35 id	XOR EAX, imm32	1	Valid	Valid	EAX XOR imm32.
REX.W + 35 id	XOR RAX, imm32	I	Valid	N.E.	RAX XOR imm32 (sign-extended).
80 /6 ib	XOR r/m8, imm8	MI	Valid	Valid	r/m8 XOR imm8.
REX + 80 /6 ib	XOR r/m8*, imm8	MI	Valid	N.E.	r/m8 XOR imm8.
81 /6 iw	XOR r/m16, imm16	MI	Valid	Valid	r/m16 XOR imm16.
81 /6 id	XOR r/m32, imm32	MI	Valid	Valid	r/m32 XOR imm32.
REX.W + 81 /6 id	XOR r/m64, imm32	MI	Valid	N.E.	r/m64 XOR imm32 (sign- extended).
83 /6 ib	XOR r/m16, imm8	MI	Valid	Valid	r/m16 XOR imm8 (sign- extended).
83 /6 ib	XOR r/m32, imm8	MI	Valid	Valid	r/m32 XOR imm8 (sign- extended).
REX.W + 83 /6 ib	XOR r/m64, imm8	MI	Valid	N.E.	r/m64 XOR imm8 (sign- extended).
30 /r	XOR r/m8, r8	MR	Valid	Valid	r/m8 XOR r8.
REX + 30 /r	XOR r/m8*, r8*	MR	Valid	N.E.	r/m8 XOR r8.
31 /r	XOR r/m16, r16	MR	Valid	Valid	r/m16 XOR r16.
31 /r	XOR r/m32, r32	MR	Valid	Valid	r/m32 XOR r32.
REX.W + 31 /r	XOR r/m64, r64	MR	Valid	N.E.	r/m64 XOR r64.
32 /r	XOR <i>r8, r/m8</i>	RM	Valid	Valid	r8 XOR r/m8.
REX + 32 /r	XOR <i>r8*, r/m8*</i>	RM	Valid	N.E.	r8 XOR r/m8.
33 /r	XOR <i>r16, r/m16</i>	RM	Valid	Valid	r16 XOR r/m16.
33 /r	XOR <i>r32, r/m32</i>	RM	Valid	Valid	r32 XOR r/m32.
REX.W + 33 /r	XOR <i>r64, r/m64</i>	RM	Valid	N.E.	r64 XOR r/m64.

#### NOTES:

<sup>\*</sup> In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
I	AL/AX/EAX/RAX	imm8/16/32	NA	NA
MI	ModRM:r/m (r, w)	imm8/16/32	NA	NA
MR	ModRM:r/m (r, w)	ModRM:reg (r)	NA	NA
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA

## Instruction Operand Encoding

## Description

Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

#### Operation

DEST  $\leftarrow$  DEST XOR SRC:

# Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

## **Protected Mode Exceptions**

#GP(0) If the destination operand points to a non-writable segment.

If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment

selector.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

#UD If the LOCK prefix is used but the destination is not a memory

operand.

#### Real-Address Mode Exceptions

#GP If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS If a memory operand effective address is outside the SS

segment limit.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

## Virtual-8086 Mode Exceptions

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

#PF(fault-code) If a page fault occurs.

#AC(0) If alignment checking is enabled and an unaligned memory

reference is made while the current privilege level is 3.

**#UD** If the LOCK prefix is used but the destination is not a memory

operand.

# XORPD—Bitwise Logical XOR for Double-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
66 OF 57 /r XORPD xmm1, xmm2/m128	RM	V/V	SSE2	Bitwise exclusive-OR of xmm2/m128 and xmm1.
VEX.NDS.128.66.0F.WIG 57 /r VXORPD xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and xmm3/mem.
VEX.NDS.256.66.0F.WIG 57 /r VXORPD ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and ymm3/mem.

#### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

## Description

Performs a bitwise logical exclusive-OR of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

#### XORPD (128-bit Legacy SSE version)

DEST[63:0]  $\leftarrow$  DEST[63:0] BITWISE XOR SRC[63:0] DEST[127:64]  $\leftarrow$  DEST[127:64] BITWISE XOR SRC[127:64] DEST[VLMAX-1:128] (Unmodified)

#### VXORPD (VEX.128 encoded version)

DEST[63:0]  $\leftarrow$  SRC1[63:0] BITWISE XOR SRC2[63:0] DEST[127:64]  $\leftarrow$  SRC1[127:64] BITWISE XOR SRC2[127:64] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VXORPD (VEX.256 encoded version)

DEST[63:0] ← SRC1[63:0] BITWISE XOR SRC2[63:0] DEST[127:64] ← SRC1[127:64] BITWISE XOR SRC2[127:64] DEST[191:128] ← SRC1[191:128] BITWISE XOR SRC2[191:128] DEST[255:192] ← SRC1[255:192] BITWISE XOR SRC2[255:192]

## Intel C/C++ Compiler Intrinsic Equivalent

XORPD: \_\_m128d \_mm\_xor\_pd(\_\_m128d a, \_\_m128d b)

VXORPD: \_\_m256d \_mm256\_xor\_pd (\_\_m256d a, \_\_m256d b);

# SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4.

# XORPS—Bitwise Logical XOR for Single-Precision Floating-Point Values

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF 57 /r XORPS xmm1, xmm2/m128	RM	V/V	SSE	Bitwise exclusive-OR of xmm2/m128 and xmm1.
VEX.NDS.128.0F.WIG 57 /r VXORPS xmm1,xmm2, xmm3/m128	RVM	V/V	AVX	Return the bitwise logical XOR of packed single-precision floating-point values in xmm2 and xmm3/mem.
VEX.NDS.256.0F.WIG 57 /r VXORPS ymm1, ymm2, ymm3/m256	RVM	V/V	AVX	Return the bitwise logical XOR of packed single-precision floating-point values in ymm2 and ymm3/mem.

# **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
RM	ModRM:reg (r, w)	ModRM:r/m (r)	NA	NA
RVM	ModRM:reg (w)	VEX.νννν (r)	ModRM:r/m (r)	NA

# **Description**

Performs a bitwise logical exclusive-OR of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

#### Operation

#### XORPS (128-bit Legacy SSE version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] BITWISE XOR SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] BITWISE XOR SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] BITWISE XOR SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] BITWISE XOR SRC2[127:96] DEST[VLMAX-1:128] (Unmodified)

#### VXORPS (VEX.128 encoded version)

DEST[31:0]  $\leftarrow$  SRC1[31:0] BITWISE XOR SRC2[31:0] DEST[63:32]  $\leftarrow$  SRC1[63:32] BITWISE XOR SRC2[63:32] DEST[95:64]  $\leftarrow$  SRC1[95:64] BITWISE XOR SRC2[95:64] DEST[127:96]  $\leftarrow$  SRC1[127:96] BITWISE XOR SRC2[127:96] DEST[VLMAX-1:128]  $\leftarrow$  0

#### VXORPS (VEX.256 encoded version)

DEST[31:0] ← SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] ← SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] ← SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] ← SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[159:128] ← SRC1[159:128] BITWISE XOR SRC2[159:128]
DEST[191:160] ← SRC1[191:160] BITWISE XOR SRC2[191:160]
DEST[223:192] ← SRC1[223:192] BITWISE XOR SRC2[223:192]
DEST[255:224] ← SRC1[255:224] BITWISE XOR SRC2[255:224].

#### Intel C/C++ Compiler Intrinsic Equivalent

XORPS: \_\_m128 \_mm\_xor\_ps(\_\_m128 a, \_\_m128 b)

VXORPS: \_\_m256 \_mm256\_xor\_ps (\_\_m256 a, \_\_m256 b);

# SIMD Floating-Point Exceptions

None.

# Other Exceptions

See Exceptions Type 4.

#### XRSTOR—Restore Processor Extended States

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AE /5	XRSTOR mem	М	Valid	Valid	Restore processor extended states from <i>memory</i> . The states are specified by EDX:EAX
REX.W+ OF AE /5	XRSTOR64 mem	М	Valid	N.E.	Restore processor extended states from <i>memory</i> . The states are specified by EDX:EAX

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

# **Description**

Performs a full or partial restore of the enabled processor states using the state information stored in the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit restore mask.

The format of the XSAVE/XRSTOR area is shown in Table 4-22. The memory layout of the XSAVE/XRSTOR area may have holes between save areas written by the processor as a result of the processor not supporting certain processor extended states or system software not supporting certain processor extended states. There is no relationship between the order of XCR0 bits and the order of the state layout. States corresponding to higher and lower XCR0 bits may be intermingled in the layout.

Table 4	Table 4-22. deficial cayout of ASAVCIANSTON Save Area						
Save Areas	Offset (Byte)	Size (Bytes)					
FPU/SSE SaveArea <sup>1</sup>	0	512					
Header	512	64					
Reserved (Ext_Save_Area_2)	CPUID.(EAX=0DH, ECX=2):EBX	CPUID.(EAX=0DH, ECX=2):EAX					
Reserved(Ext_Save_A rea_4) <sup>2</sup>	CPUID.(EAX=0DH, ECX=4):EBX	CPUID.(EAX=0DH, ECX=4):EAX					
Reserved(Ext_Save_A rea_3)	CPUID.(EAX=0DH, ECX=3):EBX	CPUID.(EAX=0DH, ECX=3):EAX					
Reserved()							

Table 4-22. General Layout of XSAVE/XRSTOR Save Area

#### NOTES:

- 1. Bytes 464:511 are available for software use. XRSTOR ignores the value contained in bytes 464:511 of an XSAVE SAVE image.
- 2. State corresponding to higher and lower XCRO bits may be intermingled in layout.

XRSTOR operates on each subset of the processor state or a processor extended state in one of three ways (depending on the corresponding bit in XCR0 (XFEATURE\_ENABLED\_MASK register), the restore mask EDX:EAX, and the save mask XSAVE.HEADER.XSTATE BV in memory):

- Updates the processor state component using the state information stored in the respective save area (see Table 4-22) of the source operand, if the corresponding bit in XCRO, EDX:EAX, and XSAVE.HEADER.XSTATE\_BV are all 1.
- Writes certain registers in the processor state component using processorsupplied values (see Table 4-24) without using state information stored in respective save area of the memory region, if the corresponding bit in XCR0 and EDX:EAX are both 1, but the corresponding bit in XSAVE.HEADER.XSTATE\_BV is 0.
- The processor state component is unchanged, if the corresponding bit in XCR0 or EDX:EAX is 0.

The format of the header section (XSAVE.HEADER) of the XSAVE/XRSTOR area is shown in Table 4-23.

15 8 7 0 **Byte Offset** Byte Offset from from Header XSAVE/XRSTOR Area Rsrvd (Must be 0) XSTATE BV 0 512 Reserved Rsrvd (Must be 0) 16 528 544 32 Reserved Reserved Reserved Reserved 48 560

Table 4-23. XSAVE.HEADER Layout

If a processor state component is not enabled in XCR0 but the corresponding save mask bit in XSAVE.HEADER.XSTATE\_BV is 1, an attempt to execute XRSTOR will cause a #GP(0) exception. Software may specify all 1's in the implicit restore mask EDX:EAX, so that all the enabled processors states in XCR0 are restored from state information stored in memory or from processor supplied values. When using all 1's as the restore mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as source operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX=0D, ECX=0):EBX. While it's legal to set any bit in the EDX:EAX mask to 1, it is strongly recommended to set only the bits that are required to save/restore specific states.

An attempt to restore processor states with writing 1s to reserved bits in certain registers (see Table 4-25) will cause a #GP(0) exception.

Because bit 63 of XCR0 is reserved for future bit vector expansion, it will not be used for any future processor state feature, and XRSTOR will ignore bit 63 of EDX:EAX (EDX[31]).

	• • • • • • • • • • • • • • • • • • • •
Processor State Component	Processor Supplied Register Values
x87 FPU State	FCW $\leftarrow$ 037FH; FTW $\leftarrow$ 0FFFFH; FSW $\leftarrow$ 0H; FPU CS $\leftarrow$ 0H; FPU DS $\leftarrow$ 0H; FPU IP $\leftarrow$ 0H; FPU DP $\leftarrow$ 0; ST0-ST7 $\leftarrow$ 0;
SSE State <sup>1</sup>	If 64-bit Mode: XMM0-XMM15 $\leftarrow$ 0H; Else XMM0-XMM7 $\leftarrow$ 0H

Table 4-24. Processor Supplied Init Values XRSTOR May Use

#### NOTES:

 MXCSR state is not updated by processor supplied values. MXCSR state can only be updated by XRSTOR from state information stored in XSAVE/XRSTOR area.

Table 4-25. Reserved Bit Checking and XRSTOR

Processor State Component	Reserved Bit Checking
X87 FPU State	None
SSE State	Reserved bits of MXCSR

A source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) will result in a general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

# Operation

```
/* The alignment of the x87 and SSE fields in the XSAVE area is the same as in FXSAVE area*/
RS_{TMP\_MASK[62:0]} \leftarrow (EDX[30:0] << 32) OR EAX[31:0];
ST TMP MASK[62:0] \leftarrow SRCMEM.HEADER.XSTATE BV[62:0];
IF ( ((XCR0[62:0] XOR 7FFFFFFF FFFFFFFH ) AND ST TMP MASK[62:0] ) )
   THEN
        #GP(0)
ELSE
   FOR i = 0, 62 STEP 1
        IF ( RS_TMP_MASK[i] and XCRO[i] )
            THEN
                IF (ST_TMP_MASK[i])
                     CASE(i)OF
                     0: Processor state[x87 FPU] ← SRCMEM. FPUSSESave Area[FPU];
                     1: Processor state[SSE] ← SRCMEM. FPUSSESave Area[SSE];
                         // MXCSR is loaded as part of the SSE state
                     DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
                         Processor state[i] ← SRCMEM. Ext Save Area[i];
                     ESAC;
                ELSE
                     Processor extended state[i] ← Processor supplied values; (see Table 4-24)
                     CASE (i) OF

    MXCSR ← SRCMEM. FPUSSESave Area[SSE];

                     ESAC:
                FI:
        FI;
   NEXT;
FI;
```

#### Flags Affected

None.

# **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS seament limit.

If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

If a bit in XCR0 is 0 and the corresponding bit in HEADER.XSTATE\_BV field of the source operand is 1.

If bytes 23:8 of HEADER is not zero.

If attempting to write any reserved bits of the MXCSR register

with 1.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0.
If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#AC If this exception is disabled a general protection exception

(#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

#### Real-Address Mode Exceptions

#GP If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

If any part of the operand lies outside the effective address

space from 0 to FFFFH.

If a bit in XCR0 is 0 and the corresponding bit in HEADER.XSTATE\_BV field of the source operand is 1.

If bytes 23:8 of HEADER is not zero.

If attempting to write any reserved bits of the MXCSR register

with 1.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#### Virtual-8086 Mode Exceptions

Same exceptions as in Protected Mode

#### Compatibility Mode Exceptions

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#GP(0) If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

If a bit in XCR0 is 0 and the corresponding bit in

XSAVE.HEADER.XSTATE\_BV is 1. If bytes 23:8 of HEADER is not zero.

If attempting to write any reserved bits of the MXCSR register

with 1.

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#AC If this exception is disabled a general protection exception

(#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment

check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

#### XSAVE—Save Processor Extended States

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
OF AE /4	XSAVE mem	М	Valid	Valid	Save processor extended states to <i>memory</i> . The states are specified by EDX:EAX
REX.W+ OF AE /4	XSAVE64 mem	М	Valid	N.E.	Save processor extended states to <i>memory</i> . The states are specified by EDX:EAX

### **Instruction Operand Encoding**

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

# Description

Performs a full or partial save of the enabled processor state components to a memory address specified in the destination operand. A full or partial save of the processor states is specified by an implicit mask operand via the register pair, EDX:EAX. The destination operand is a memory location that must be 64-byte aligned.

The implicit 64-bit mask operand in EDX:EAX specifies the subset of enabled processor state components to save into the XSAVE/XRSTOR save area. The XSAVE/XRSTOR save area comprises of individual save area for each processor state components and a header section, see Table 4-22. Each component save area is written if both the corresponding bits in the save mask operand and in XCR0 (the XFEATURE\_ENABLED\_MASK register) are 1. A processor state component save area is not updated if either one of the corresponding bits in the mask operand or in XCR0 is 0. If the mask operand (EDX:EAX) contains all 1's, all enabled processor state components in XCR0 are written to the respective component save area.

The bit assignment used for the EDX:EAX register pair matches XCR0 (see chapter 2 of Vol. 3B). For the XSAVE instruction, software can specify "1" in any bit position of EDX:EAX, irrespective of whether the corresponding bit position in XCR0 is valid for the processor. The bit vector in EDX:EAX is "anded" with XCR0 to determine which save area will be written. While it's legal to set any bit in the EDX:EAX mask to 1, it is strongly recommended to set only the bits that are required to save/restore specific states. When specifying 1 in any bit position of EDX:EAX mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as destination operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX=0D, ECX=0):EBX.

The content layout of the XSAVE/XRSTOR save area is architecturally defined to be extendable and enumerated via the sub-leaves of CPUID.0DH leaf. The extendable framework of the XSAVE/XRSTOR layout is depicted by Table 4-22. The layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save areas. The XSAVE/XRSTOR save area is not compacted if some features are not saved or are not supported by the processor and/or by system software.

The layout of the register fields of first 512 bytes of the XSAVE/XRSTOR is the same as the FXSAVE/FXRSTOR area (refer to "FXSAVE—Save x87 FPU, MMX Technology, and SSE State" on page 458). But XSAVE/XRSTOR organizes the 512 byte area as x87 FPU states (including FPU operation states, x87/MMX data registers), MXCSR (including MXCSR\_MASK), and XMM registers.

Bytes 464:511 are available for software use. The processor does not write to bytes 464:511 when executing XSAVE.

The processor writes 1 or 0 to each HEADER.XSTATE\_BV[i] bit field of an enabled processor state component in a manner that is consistent to XRSTOR's interaction with HEADER.XSTATE\_BV (see the operation section of XRSTOR instruction). If a processor implementation discern that a processor state component is in its initialized state (according to Table 4-24) it may modify the corresponding bit in the HEADER.XSTATE\_BV as '0'.

A destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (#GP) exception being generated. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

# Operation

```
TMP_MASK[62:0] ← ( (EDX[30:0] << 32 ) OR EAX[31:0] ) AND XCR0[62:0];

FOR i = 0, 62 STEP 1

IF ( TMP_MASK[i] = 1) THEN

THEN

CASE ( i ) of

0: DEST.FPUSSESAVE_Area[x87 FPU] ← processor state[x87 FPU];

1: DEST.FPUSSESAVE_Area[SSE] ← processor state[SSE];

// SSE state include MXCSR

DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf 0DH

DEST.Ext_Save_Area[ i ] ← processor state[i];

ESAC:

DEST.HEADER.XSTATE_BV[i] ← INIT_FUNCTION[i];

FI;

NEXT:
```

# Flags Affected

None.

### **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#AC If this exception is disabled a general protection exception

(#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

# **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

If any part of the operand lies outside the effective address

space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

### Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#GP(0) If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#AC If this exception is disabled a general protection exception

(#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (#AC) is enabled (and the CPL is 3), signaling of #AC is not guaranteed and may vary with implementation, as follows. In all implementations where #AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all

other misalignments (4-, 8-, or 16-byte misalignments).

# XSAVEOPT—Save Processor Extended States Optimized

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
OF AE /6 XSAVEOPT mem	М	V/V	XSAVEOPT	Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible.
REX.W + OF AE /6 XSAVEOPT64 mem	М	V/V	XSAVEOPT	Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible.

### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (w)	NA	NA	NA

### **Description**

XSAVEOPT performs a full or partial save of the enabled processor state components to a memory address specified in the destination operand. A full or partial save of the processor states is specified by an implicit mask operand via the register pair, EDX:EAX. The destination operand is a memory location that must be 64-byte aligned. The hardware may optimize the manner in which data is saved. The performance of this instruction will be equal or better than using the XSAVE instruction.

The implicit 64-bit mask operand in EDX:EAX specifies the subset of enabled processor state components to save into the XSAVE/XRSTOR save area. The XSAVE/XRSTOR save area comprises of individual save area for each processor state components and a header section, see Table 4-22.

The bit assignment used for the EDX:EAX register pair matches XCR0 (the XFEATURE\_ENABLED\_MASK register). For the XSAVEOPT instruction, software can specify "1" in any bit position of EDX:EAX, irrespective of whether the corresponding bit position in XCR0 is valid for the processor. The bit vector in EDX:EAX is "anded" with XCR0 to determine which save area will be written. While it's legal to set any bit in the EDX:EAX mask to 1, it is strongly recommended to set only the bits that are required to save/restore specific states. When specifying 1 in any bit position of EDX:EAX mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as destination operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX=0D, ECX=0):EBX.

The content layout of the XSAVE/XRSTOR save area is architecturally defined to be extendable and enumerated via the sub-leaves of CPUID.0DH leaf. The extendable

framework of the XSAVE/XRSTOR layout is depicted by Table 4-22. The layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save areas. The XSAVE/XRSTOR save area is not compacted if some features are not saved or are not supported by the processor and/or by system software.

The layout of the register fields of first 512 bytes of the XSAVE/XRSTOR is the same as the FXSAVE/FXRSTOR area. But XSAVE/XRSTOR organizes the 512 byte area as x87 FPU states (including FPU operation states, x87/MMX data registers), MXCSR (including MXCSR\_MASK), and XMM registers.

The processor writes 1 or 0 to each.HEADER.XSTATE\_BV[i] bit field of an enabled processor state component in a manner that is consistent to XRSTOR's interaction with HEADER.XSTATE\_BV.

The state updated to the XSAVE/XRSTOR area may be optimized as follows:

 If the state is in its initialized form, the corresponding XSTATE\_BV bit may be set to 0, and the corresponding processor state component that is indicated as initialized will not be saved to memory.

A processor state component save area is not updated if either one of the corresponding bits in the mask operand or in XCR0 is 0. The processor state component that is updated to the save area is computed by bit-wise AND of the mask operand (EDX:EAX) with XCR0.

HEADER.XSTATE\_BV is updated to reflect the data that is actually written to the save area. A "1" bit in the header indicates the contents of the save area corresponding to that bit are valid. A "0" bit in the header indicates that the state corresponding to that bit is in its initialized form. The memory image corresponding to a "0" bit may or may not contain the correct (initialized) value since only the header bit (and not the save area contents) is updated when the header bit value is 0. XRSTOR will ensure the correct value is placed in the register state regardless of the value of the save area when the header bit is zero.

### XSAVEOPT Usage Guidelines

When using the XSAVEOPT facility, software must be aware of the following guidelines:

- The processor uses a tracking mechanism to determine which state components will be written to memory by the XSAVEOPT instruction. The mechanism includes three sub-conditions that are recorded internally each time XRSTOR is executed and evaluated on the invocation of the next XSAVEOPT. If a change is detected in any one of these sub-conditions, XSAVEOPT will behave exactly as XSAVE. The three sub-conditions are:
  - current CPL of the logical processor
  - indication whether or not the logical processor is in VMX non-root operation
  - linear address of the XSAVE/XRSTOR area

- 2. Upon allocation of a new XSAVE/XRSTOR area and before an XSAVE or XSAVEOPT instruction is used, the save area header (HEADER.XSTATE) must be initialized to zeroes for proper operation.
- 3. XSAVEOPT is designed primarily for use in context switch operations. The values stored by the XSAVEOPT instruction depend on the values previously stored in a given XSAVE area.
- 4. Manual modifications to the XSAVE area between an XRSTOR instruction and the matching XSAVEOPT may result in data corruption.
- 5. For optimization to be performed properly, the XRSTOR XSAVEOPT pair must use the same segment when referencing the XSAVE area and the base of that segment must be unchanged between the two operations.
- 6. Software should avoid executing XSAVEOPT into a buffer from which it hadn't previously executed a XRSTOR. For newly allocated buffers, software can execute XRSTOR with the linear address of the buffer and a restore mask of EDX:EAX = 0. Executing XRSTOR(0:0) doesn't restore any state, but ensures expected operation of the XSAVEOPT instruction.
- 7. The XSAVE area can be moved or even paged, but the contents at the linear address of the save area at an XSAVEOPT must be the same as that when the previous XRSTOR was performed.

A destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (#GP) exception being generated. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

# Operation

```
TMP_MASK[62:0] (EDX[30:0] << 32 ) OR EAX[31:0] ) AND XCR0[62:0];
FOR i = 0, 62 STEP 1
   IF (TMP\_MASK[i] = 1)
   THEN
       If not HW_CAN_OPTIMIZE_SAVE
       THEN
           CASE(i) of
                0: DEST.FPUSSESAVE_Area[x87 FPU] processor state[x87 FPU];
                1: DEST.FPUSSESAVE_Area[SSE] processor state[SSE];
                    // SSE state include MXCSR
                2: DEST.EXT_SAVE_Area2[YMM] processor state[YMM];
                DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
                    DEST.Ext Save Area[i] processor state[i]:
           ESAC:
       FI:
       DEST.HEADER.XSTATE_BV[i] INIT_FUNCTION[i];
   FI:
NEXT:
```

#### Flags Affected

None.

# **Protected Mode Exceptions**

#GP(0) If a memory operand effective address is outside the CS, DS,

ES, FS, or GS segment limit.

If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

#SS(0) If a memory operand effective address is outside the SS

segment limit.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CPUID.(EAX=0DH, ECX=01H):EAX.XSAVEOPT[bit 0] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

### **Real-Address Mode Exceptions**

#GP If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

If any part of the operand lies outside the effective address

space from 0 to FFFFH.

#NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CPUID.(EAX=0DH, ECX=01H):EAX.XSAVEOPT[bit 0] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

# Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

# **64-Bit Mode Exceptions**

#SS(0) If a memory address referencing the SS segment is in a non-

canonical form.

#### INSTRUCTION SET REFERENCE, M-Z

#GP(0) If the memory address is in a non-canonical form.

If a memory operand is not aligned on a 64-byte boundary,

regardless of segment.

#PF(fault-code) If a page fault occurs. #NM If CR0.TS[bit 3] = 1.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CPUID.(EAX=0DH, ECX=01H):EAX.XSAVEOPT[bit 0] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

# XSETBV—Set Extended Control Register

Opcode	Instruction	Op/ En	64-Bit Mode	Compat/ Leg Mode	Description
0F 01 D1	XSETBV	NP	Valid	Valid	Write the value in EDX:EAX to the XCR specified by ECX.

### Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4	
NP	NA	NA	NA	NA	

### **Description**

Writes the contents of registers EDX:EAX into the 64-bit extended control register (XCR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected XCR and the contents of the EAX register are copied to low-order 32 bits of the XCR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an XCR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) is generated. Specifying a reserved or unimplemented XCR in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to reserved bits in an XCR.

Currently, only XCR0 (the XFEATURE\_ENABLED\_MASK register) is supported. Thus, all other values of ECX are reserved and will cause a #GP(0). Note that bit 0 of XCR0 (corresponding to x87 state) must be set to 1; the instruction will cause a #GP(0) if an attempt is made to clear this bit. Additionally, bit 1 of XCR0 (corresponding to AVX state) and bit 2 of XCR0 (corresponding to SSE state) must be set to 1 when using AVX registers; the instruction will cause a #GP(0) if an attempt is made to set XCR0[2:1] = 10.

# Operation

 $XCR[ECX] \leftarrow EDX:EAX;$ 

#### Flags Affected

None.

# **Protected Mode Exceptions**

#GP(0) If the current privilege level is not 0.

If an invalid XCR is specified in ECX.

If the value in EDX:EAX sets bits that are reserved in the XCR

specified by ECX.

If an attempt is made to clear bit 0 of XCR0. If an attempt is made to set XCR0[2:1] = 10.

#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#### **Real-Address Mode Exceptions**

#GP If an invalid XCR is specified in ECX.

If the value in EDX:EAX sets bits that are reserved in the XCR

specified by ECX.

If an attempt is made to clear bit 0 of XCR0. If an attempt is made to set XCR0[2:1] = 10.

#UD If CPUID.01H: ECX.XSAVE[bit 26] = 0.

If CR4.OSXSAVE[bit 18] = 0. If the LOCK prefix is used.

If 66H, F3H or F2H prefix is used.

#### Virtual-8086 Mode Exceptions

#GP(0) The XSETBV instruction is not recognized in virtual-8086 mode.

#### **Compatibility Mode Exceptions**

Same exceptions as in protected mode.

#### 64-Bit Mode Exceptions

Same exceptions as in protected mode.