# Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual 

## Volume 2B: <br> Instruction Set Reference, M-Z


#### Abstract

NOTE: The Inte ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual consists of seven volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-L, Order Number 253666; Instruction Set Reference M-Z, Order Number 253667; Instruction Set Reference, Order Number 326018; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019. Refer to all seven volumes when evaluating your design needs.


INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.
The Intel ${ }^{\circledR} 64$ architecture processors may contain design defects or errors known as errata. Current characterized errata are available on request.
Intel ${ }^{\circledR}$ Hyper-Threading Technology requires a computer system with an Intel ${ }^{\circledR}$ processor supporting HyperThreading Technology and an Intel ${ }^{\circledR}$ HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. For more information, see http://www.intel.com/technology/hyperthread/index.htm; including details on which processors support Intel HT Technology.
Intel ${ }^{\circledR}$ Virtualization Technology requires a computer system with an enabled Intel ${ }^{\circledR}$ processor, BIOS, virtual machine monitor (VMM) and for some uses, certain platform software enabled for it. Functionality, performance or other benefits will_vary depending on hardware and software configurations. Intel ${ }^{\circledR}$ Virtualization Technology-enabled BIOS and VMM applications are currently in development.
64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel ${ }^{\circledR} 64$ architecture. Processors will not operate (including 32-bit operation) without an Intel ${ }^{\circledR} 64$ architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.
Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers Execute Disable Bit functionality.
InteI, Pentium, Intel Xeon, Intel NetBurst, Intel Core, Intel Core Solo, Intel Core Duo, Intel Core 2 Duo, Intel Core 2 Extreme, Intel Pentium D, Itanium, Intel SpeedStep, MMX, Intel Atom, and VTune are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or by visiting Intel's website at http://www.intel.com

Copyright © 1997-2011 Intel Corporation

CHAPTER 4 INSTRUCTION SET REFERENCE, M-Z

### 4.1 IMM8 CONTROL BYTE OPERATION FOR PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM

The notations introduced in this section are referenced in the reference pages of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM. The operation of the immediate control byte is common to these four string text processing instructions of SSE4.2. This section describes the common operations.

### 4.1.1 General Description

The operation of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM is defined by the combination of the respective opcode and the interpretation of an immediate control byte that is part of the instruction encoding.
The opcode controls the relationship of input bytes/words to each other (determines whether the inputs terminated strings or whether lengths are expressed explicitly) as well as the desired output (index or mask).
The Imm8 Control Byte for PCMPESTRM/PCMPESTRI/PCMPISTRM/PCMPISTRI encodes a significant amount of programmable control over the functionality of those instructions. Some functionality is unique to each instruction while some is common across some or all of the four instructions. This section describes functionality which is common across the four instructions.

The arithmetic flags (ZF, CF, SF, OF, AF, PF) are set as a result of these instructions. However, the meanings of the flags have been overloaded from their typical meanings in order to provide additional information regarding the relationships of the two inputs.

PCMPxSTRx instructions perform arithmetic comparisons between all possible pairs of bytes or words, one from each packed input source operand. The boolean results of those comparisons are then aggregated in order to produce meaningful results. The Imm8 Control Byte is used to affect the interpretation of individual input elements as well as control the arithmetic comparisons used and the specific aggregation scheme.
Specifically, the Imm8 Control Byte consists of bit fields that control the following attributes:

- Source data format - Byte/word data element granularity, signed or unsigned elements
- Aggregation operation - Encodes the mode of per-element comparison operation and the aggregation of per-element comparisons into an intermediate result
- Polarity - Specifies intermediate processing to be performed on the intermediate result
- Output selection - Specifies final operation to produce the output (depending on index or mask) from the intermediate result


### 4.1.2 Source Data Format

Table 4-1. Source Data Format

| Imm8[1:0] | Meaning | Description |
| :--- | :--- | :--- |
| 00b | Unsigned bytes | Both 128-bit sources are treated as packed, unsigned <br> bytes. |
| 01b | Unsigned words | Both 128-bit sources are treated as packed, unsigned <br> words. |
| 10b | Signed bytes | Both 128-bit sources are treated as packed, signed bytes. |
| 11b | Signed words | Both 128-bit sources are treated as packed, signed words. |

If the Imm8 Control Byte has bit[0] cleared, each source contains 16 packed bytes. If the bit is set each source contains 8 packed words. If the Imm8 Control Byte has bit[1] cleared, each input contains unsigned data. If the bit is set each source contains signed data.

### 4.1.3 Aggregation Operation

Table 4-2. Aggregation Operation

| Imm8[3:2] | Mode | Comparison |
| :--- | :--- | :--- |
| 00b | Equal any | The arithmetic comparison is "equal." |
| 01b | Ranges | Arithmetic comparison is "greater than or equal" between <br> even indexed bytes/words of reg and each byte/word of <br> reg/mem. <br> Arithmetic comparison is "less than or equal" between odd <br> indexed bytes/words of reg and each byte/word of reg/mem. <br> (reg/mem[m] >= reg[n] for $n=$ even, reg/mem[m] < reg[n] <br> for $n=$ odd) |
| 10b | Equal each | The arithmetic comparison is "equal." <br> 11b |
| Equal ordered | The arithmetic comparison is "equal." |  |

All 256 (64) possible comparisons are always performed. The individual Boolean results of those comparisons are referred by "BoolRes[Reg/Mem element index, Reg element index]." Comparisons evaluating to "True" are represented with a 1, False with a 0 (positive logic). The initial results are then aggregated into a 16-bit (8-bit) intermediate result (IntRes1) using one of the modes described in the table below, as determined by Imm8 Control Byte bit[3:2].

See Section 4.1.6 for a description of the overrideIfDataInvalid() function used in Table 4-3.

Table 4-3. Aggregation Operation

| Mode | Pseudocode |
| :---: | :---: |
| Equal any <br> (find characters from a set) | ```UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i++ IntRes1[j] OR= overridelfDatalnvalid(BooIRes[j,i])``` |
| Ranges <br> (find characters from ranges) | ```UpperBound = imm8[0] ? 7:15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i+=2 IntRes1[j] OR= (overridelfDatalnvalid(BoolRes[j,i]) AND overridelfDatalnvalid(BooIRes[j,i+1]))``` |
| Equal each <br> (string compare) | ```UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For i = 0 to UpperBound, i++ IntRes1[i] = overridelfDatalnvalid(BooIRes[i,i])``` |
| Equal ordered (substring search) | UpperBound = imm8[0] ? $7: 15$; <br> IntRes1 = imm8[0]? 0xFF: 0xFFFF <br> For $\mathrm{j}=0$ to UpperBound, $\mathrm{j}^{++}$ <br> For $\mathrm{i}=0$ to UpperBound-j, $\mathrm{k}=\mathrm{j}$ to UpperBound, $\mathrm{k}++, \mathrm{i}++$ <br> IntRes1[j] AND= overridelfDatalnvalid(BoolRes[k,i]) |

### 4.1.4 Polarity

IntRes1 may then be further modified by performing a 1's compliment, according to the value of the Imm8 Control Byte bit[4]. Optionally, a mask may be used such that only those IntRes1 bits which correspond to "valid" reg/mem input elements are complimented (note that the definition of a valid input element is dependant on the specific opcode and is defined in each opcode's description). The result of the possible negation is referred to as IntRes2.

Table 4-4. Polarity

| Imm8[5:4] | Operation | Description |
| :--- | :--- | :--- |
| 00b | Positive Polarity $(+)$ | IntRes2 $=$ IntRes1 |
| 01b | Negative Polarity $(-)$ | IntRes2 $=-1$ XOR IntRes1 |
| 10b | Masked $(+)$ | IntRes2 $=$ IntRes1 |
| 11b | Masked $(-)$ | IntRes2[i] $=\operatorname{IntRes1[i]~if~reg/mem[i]~invalid,~else~}=$ |
|  |  | $\sim \operatorname{IntRes1[i]~}$ |

### 4.1.5 Output Selection

Table 4-5. Ouput Selection

| Imm8[6] | Operation | Description |
| :--- | :--- | :--- |
| Ob | Least significant index | The index returned to ECX is of the least significant set bit in <br> IntRes2. |
| 1b | Most significant index | The index returned to ECX is of the most significant set bit in <br> IntRes2. |

For PCMPESTRI/PCMPISTRI, the Imm8 Control Byte bit[6] is used to determine if the index is of the least significant or most significant bit of IntRes2.

Table 4-6. Output Selection

| Imm8[6] | Operation | Description |
| :--- | :--- | :--- |
| Ob | Bit mask | IntRes2 is returned as the mask to the least significant bits of <br> XMMO with zero extension to 128 bits. |
| 1b | Byte/word mask | IntRes2 is expanded into a byte/word mask (based on imm8[1]) <br> and placed in XMMO. The expansion is performed by replicating <br> each bit into all of the bits of the byte/word of the same index. |

Specifically for PCMPESTRM/PCMPISTRM, the Imm8 Control Byte bit[6] is used to determine if the mask is a 16 (8) bit mask or a 128 bit byte/word mask.

### 4.1.6 Valid/Invalid Override of Comparisons

PCMPxSTRx instructions allow for the possibility that an end-of-string (EOS) situation may occur within the 128-bit packed data value (see the instruction descriptions below for details). Any data elements on either source that are determined to be past the EOS are considered to be invalid, and the treatment of invalid data within a comparison pair varies depending on the aggregation function being performed.

In general, the individual comparison result for each element pair BoolRes[i.j] can be forced true or false if one or more elements in the pair are invalid. See Table 4-7.

Table 4-7. Comparison Result for Each Element Pair BoolRes[i.j]

| xmm1 <br> byte/ word | $\begin{array}{\|l\|} \hline \text { xmm2/ } \\ \text { m128 } \\ \text { byte/word } \end{array}$ | $\begin{aligned} & \text { Imm8[3:2] = } \\ & \text { 00b } \\ & \text { (equal any) } \end{aligned}$ | $\begin{aligned} & \text { Imm8[3:2]= } \\ & \text { 01b } \\ & \text { (ranges) } \end{aligned}$ | $\begin{aligned} & \text { Imm8[3:2] = } \\ & 10 \mathrm{~b} \\ & \text { (equal each) } \end{aligned}$ | $\begin{aligned} & \text { Imm8[3:2] = 11b } \\ & \text { (equal ordered) } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Invalid | Invalid | Force false | Force false | Force true | Force true |
| Invalid | Valid | Force false | Force false | Force false | Force true |
| Valid | Invalid | Force false | Force false | Force false | Force false |
| Valid | Valid | Do not force | Do not force | Do not force | Do not force |

### 4.1.7 Summary of Im8 Control byte

Table 4-8. Summary of Imm8 Control Byte

| Imm8 | Description |
| :---: | :---: |
| -------0b | 128-bit sources treated as 16 packed bytes. |
| -------1b | 128-bit sources treated as 8 packed words. |
| ------0-b | Packed bytes/words are unsigned. |
| ------1-b | Packed bytes/words are signed. |
| ----00--b | Mode is equal any. |
| ----01--b | Mode is ranges. |
| ----10--b | Mode is equal each. |
| ----11--b | Mode is equal ordered. |
| ---0----b | IntRes1 is unmodified. |
| ---1----b | IntRes1 is negated (1's compliment). |
| --0-----b | Negation of IntRes1 is for all 16 (8) bits. |
| --1-----b | Negation of IntRes1 is masked by reg/mem validity. |
| -0------b | Index of the least significant, set, bit is used (regardless of corresponding input element validity). |
|  | IntRes2 is returned in least significant bits of XMMO. |
| -1------b | Index of the most significant, set, bit is used (regardless of corresponding input element validity). |
|  | Each bit of IntRes2 is expanded to byte/word. |
| 0-------b | This bit currently has no defined effect, should be 0 . |
| 1-------b | This bit currently has no defined effect, should be 0 . |

### 4.1.8 Diagram Comparison and Aggregation Process



Figure 4-1. Operation of PCMPSTRx and PCMPESTRx

## $4.2 \quad$ INSTRUCTIONS (M-Z)

Chapter 4 continues an alphabetical discussion of Intel ${ }^{\circledR} 64$ and IA-32 instructions (M-Z). See also: Chapter 3, "Instruction Set Reference, A-L," in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.

## MASKMOVDQU—Store Selected Bytes of Double Quadword

| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 OF F7 /r | RM | V/V | SSE2 | Selectively write bytes from <br> xmm1 to memory location <br> using the byte mask in <br> xmm2. The default memory <br> location is specified by |
| MASKMOVDQU xmm1, xmm2 |  |  |  | AS:EDI/RDI. |

## Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

Stores selected bytes from the source operand (first operand) into an 128-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are XMM registers. The memory location specified by the effective address in the DI/EDI/RDI register (the default segment register is DS, but this may be overridden with a segment-override prefix). The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)
The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.
The MASKMOVDQU instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVDQU instructions if multiple

1. $\mathrm{ModRM} \cdot \mathrm{MOD}=011 \mathrm{~B}$ required
processors might use different memory types to read/write the destination memory locations.
Behavior with a mask of all 0 s is as follows:

- No data will be written to memory.
- Signaling of breakpoints (code or data) is not guaranteed; different processor implementations may signal or not signal these breakpoints.
- Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).
- If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation-specific.
The MASKMOVDQU instruction can be used to improve performance of algorithms that need to merge data on a byte-by-byte basis. MASKMOVDQU should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the byte-mask without allocating old data prior to the store.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
If VMASKMOVDQU is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.


## Operation

IF (MASK[7] = 1)
THEN DEST[DI/EDI] $\leftarrow$ SRC[7:0] ELSE (* Memory location unchanged *); Fl; IF (MASK[15] = 1)

THEN DEST[DI/EDI +1] $\leftarrow$ SRC[15:8] ELSE (* Memory location unchanged *); Fl;
(* Repeat operation for 3rd through 14th bytes in source operand *)
IF (MASK[127] = 1)
THEN DEST[DI/EDI +15] $\leftarrow$ SRC[127:120] ELSE (* Memory location unchanged *); Fl;

## Intel C/C++ Compiler Intrinsic Equivalent

void _mm_maskmoveu_si128(_m128i d,_m128in, char * p)

## Other Exceptions

See Exceptions Type 4; additionally

\#UD $\quad$| If VEX.L= 1 |  |
| :--- | :--- |
|  | If VEX.vvvv ! $=1111 B$. |

## MASKMOVQ-Store Selected Bytes of Quadword

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { fol } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF F7 /r | MASKMOVQ mm1, mm2 | RM | Valid | Valid | Selectively write bytes from mm1 to memory location using the byte mask in mm2. The default memory location is specified by DS:DI/EDI/RDI. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

Stores selected bytes from the source operand (first operand) into a 64-bit memory location. The mask operand (second operand) selects which bytes from the source operand are written to memory. The source and mask operands are MMX technology registers. The memory location specified by the effective address in the DI/EDI/RDI register (the default segment register is DS, but this may be overridden with a segment-override prefix). The memory location does not need to be aligned on a natural boundary. (The size of the store address depends on the address-size attribute.)

The most significant bit in each byte of the mask operand determines whether the corresponding byte in the source operand is written to the corresponding byte location in memory: 0 indicates no write and 1 indicates write.

The MASKMOVQ instruction generates a non-temporal hint to the processor to minimize cache pollution. The non-temporal hint is implemented by using a write combining (WC) memory type protocol (see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10, of the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1). Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MASKMOVQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

This instruction causes a transition from x87 FPU to MMX technology state (that is, the $x 87$ FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0 s [valid]).

The behavior of the MASKMOVQ instruction with a mask of all $0 s$ is as follows:

- No data will be written to memory.
- Transition from x87 FPU to MMX technology state will occur.
- Exceptions associated with addressing memory and page faults may still be signaled (implementation dependent).
- Signaling of breakpoints (code or data) is not guaranteed (implementation dependent).
- If the destination memory region is mapped as UC or WP, enforcement of associated semantics for these memory types is not guaranteed (that is, is reserved) and is implementation-specific.
The MASKMOVQ instruction can be used to improve performance for algorithms that need to merge data on a byte-by-byte basis. It should not cause a read for ownership; doing so generates unnecessary bandwidth since data is to be written directly using the byte-mask without allocating old data prior to the store.
In 64-bit mode, the memory address is specified by DS:RDI.


## Operation

IF ( $\operatorname{MASK}[7]=1$ )
THEN DEST[DI/EDI] $\leftarrow$ SRC[7:0] ELSE (* Memory location unchanged *); Fl;
IF (MASK[15] = 1)
THEN DEST[DI/EDI +1] $\leftarrow$ SRC[15:8] ELSE (* Memory location unchanged *); FI;
(* Repeat operation for 3rd through 6th bytes in source operand *)
IF (MASK[63] = 1)
THEN DEST[DI/EDI +15] $\leftarrow$ SRC[63:56] ELSE (* Memory location unchanged *); Fl;

## Intel C/C++ Compiler Intrinsic Equivalent

void _mm_maskmove_si64(__m64d, __m64n, char * p)

## Other Exceptions

See Table 22-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

MAXPD-Return Maximum Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 5F /r <br> MAXPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Return the maximum double-precision floatingpoint values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 5F / VMAXPD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the maximum double-precision floatingpoint values between xmm2 and $\mathrm{xmm} 3 / \mathrm{mem}$. |
| VEX.NDS.256.66.0F.WIG 5F /r <br> VMAXPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the maximum packed double-precision floating-point values between ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a $\mathrm{NaN}(\mathrm{SNaN}$ or QNaN ) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## MAX(SRC1, SRC2)

IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leqslant$ SRC2;
ELSE IF (SRC1 = SNaN) THEN DEST $\leftarrow$ SRC2; FI;
ELSE IF (SRC2 = SNaN) THEN DEST $\leftarrow$ SRC2; FI;
ELSE IF (SRC1 > SRC2) THEN DEST $\leqslant$ SRC1;
ELSE DEST $\leqslant$ SRCZ;
FI ;
\}

## MAXPD (128-bit Legacy SSE version)

DEST[63:0] ↔ MAX(DEST[63:0], SRC[63:0])
DEST[127:64] < MAX(DEST[127:64], SRC[127:64])
DEST[VLMAX-1:128] (Unmodified)
VMAXPD (VEX. 128 encoded version)
DEST[63:0] < MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] < MAX(SRC1[127:64], SRC2[127:64])
DEST[VLMAX-1:128] $\leftarrow 0$
VMAXPD (VEX. 256 encoded version)
DEST[63:0] < MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] < MAX(SRC1[127:64], SRC2[127:64])
DEST[191:128] \& MAX(SRC1[191:128], SRC2[191:128])
DEST[255:192] \& MAX(SRC1[255:192], SRC2[255:192])

Intel C/C++ Compiler Intrinsic Equivalent
MAXPD: __m128d _mm_max_pd(__m128d a, __m128d b);
VMAXPD: __m256d _mm256_max_pd (__m256d a, __m256d b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

Other Exceptions
See Exceptions Type 2.

MAXPS—Return Maximum Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $5 \mathrm{~F} / \mathrm{r}$ MAXPS xmm1, xmm2/m128 | RM | V/V | SSE | Return the maximum singleprecision floating-point values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.0F.WIG 5F/r <br> VMAXPS xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the maximum singleprecision floating-point values between xmm 2 and xmm3/mem. |
| VEX.NDS.256.0F.WIG 5F/r VMAXPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the maximum single double-precision floatingpoint values between ymm2 and $\mathrm{ymm} 3 / \mathrm{mem}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvVv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the maximum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MAXPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST < SRC1;
        ELSE DEST < SRC2;
    Fl;
}
```

MAXPS (128-bit Legacy SSE version)
DEST[31:0] ↔ MAX(DEST[31:0], SRC[31:0])
DEST[63:32] < MAX(DEST[63:32], SRC[63:32])
DEST[95:64] < MAX(DEST[95:64], SRC[95:64])
DEST[127:96] < MAX(DEST[127:96], SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VMAXPS (VEX. 128 encoded version)
DEST[31:0] \& MAX(SRC1[31:0], SRC2[31:0])
DEST[63:32] < MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] < MAX(SRC1[127:96], SRC2[127:96])
DEST[VLMAX-1:128] $\leftarrow 0$

## VMAXPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow \operatorname{MAX}(S R C 1[31: 0], \operatorname{SRC2}[31: 0])$
DEST[63:32] < MAX(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MAX(SRC1[95:64], SRC2[95:64])
DEST[127:96] < MAX(SRC1[127:96], SRC2[127:96])
DEST[159:128] < MAX(SRC1[159:128], SRC2[159:128])
DEST[191:160] < MAX(SRC1[191:160], SRC2[191:160])
DEST[223:192] \& MAX(SRC1[223:192], SRC2[223:192])

DEST[255:224] \& MAX(SRC1[255:224], SRC2[255:224])

## Intel C/C++ Compiler Intrinsic Equivalent

MAXPS: __m128 _mm_max_ps (__m128 a, __m128 b);
VMAXPS: __m256 _mm256_max_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.

Other Exceptions
See Exceptions Type 2.

## MAXSD-Return Maximum Scalar Double-Precision Floating-Point

 Value| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 5F /r <br> MAXSD xmm1, xmm2/m64 | RM | V/V | SSE2 | Return the maximum scalar double-precision floatingpoint value between $x m m 2 / m e m 64$ and $x m m 1$. |
| VEX.NDS.LIG.F2.0F.WIG 5F /r VMAXSD xmm1, xmm2, xmm3/m64 | RVM | V/V | AVX | Return the maximum scalar double-precision floatingpoint value between xmm3/mem64 and xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low double-precision floating-point values in the first source operand and second the source operand, and returns the maximum value to the low quadword of the destination operand. The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers. When the second source operand is a memory operand, only 64 bits are accessed. The high quadword of the destination operand is copied from the same bits of first source operand.
If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN , that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a $\mathrm{NaN}(\mathrm{SNaN}$ or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN of either source operand be returned, the action of MAXSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

```
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST \leftarrow SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF SRC2 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC1 > SRC2) THEN DEST < SRC1;
        ELSE DEST < SRC2;
    FI;
}
```

MAXSD (128-bit Legacy SSE version)
DEST[63:0] <MAX(DEST[63:0], SRC[63:0])
DEST[VLMAX-1:64] (Unmodified)

## VMAXSD (VEX. 128 encoded version)

DEST[63:0] <MAX(SRC1[63:0], SRC2[63:0])
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MAXSD: __m128d _mm_max_sd(__m128d a, __m128d b)

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.

## MAXSS—Return Maximum Scalar Single-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 5F/r MAXSS xmm1, xmm2/m32 | RM | V/V | SSE | Return the maximum scalar single-precision floatingpoint value between xmm2/mem32 and xmm1. |
| VEX.NDS.LIG.F3.OF.WIG 5F/r VMAXSS xmm1, xmm2, xmm3/m32 | RVM | V/V | AVX | Return the maximum scalar single-precision floatingpoint value between xmm3/mem32 and xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low single-precision floating-point values in the first source operand and the second source operand, and returns the maximum value to the low doubleword of the destination operand.

If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN , that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a $\mathrm{NaN}(\mathrm{SNaN}$ or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN from either source operand be returned, the action of MAXSS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

```
Operation
MAX(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
            ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
            ELSE IF SRC2 = SNaN) THEN DEST < SRC2; FI;
            ELSE IF (SRC1 > SRC2) THEN DEST < SRC1;
            ELSE DEST < SRC2;
    FI;
}
```


## MAXSS (128-bit Legacy SSE version)

```
DEST[31:0] <MAX(DEST[31:0], SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)
```


## VMAXSS (VEX. 128 encoded version)

```
DEST[31:0] <MAX(SRC1[31:0], SRC2[31:0])
DEST[127:32] <SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
__m128d _mm_max_ss(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.
```


## MFENCE-Memory Fence

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> OF AE /6 | MFENCE |
| :--- | :--- | :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Performs a serializing operation on all load-from-memory and store-to-memory instructions that were issued prior the MFENCE instruction. This serializing operation guarantees that every load and store instruction that precedes the MFENCE instruction in program order becomes globally visible before any load or store instruction that follows the MFENCE instruction. ${ }^{1}$ The MFENCE instruction is ordered with respect to all load and store instructions, other MFENCE instructions, any LFENCE and SFENCE instructions, and any serializing instructions (such as the CPUID instruction). MFENCE does not serialize the instruction stream.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, speculative reads, write-combining, and write-collapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The MFENCE instruction provides a performance-efficient way of ensuring load and store ordering between routines that produce weaklyordered results and routines that consume that data.

Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an MFENCE instruction. Processors are free to fetch and cache data speculatively from regions of system memory that use the WB, WC, and WT memory types. This speculative fetching can occur at any time and is not tied to instruction execution. Thus, it is not ordered with respect to executions of the MFENCE instruction; data can be brought into the caches speculatively just before, during, or after the execution of an MFENCE instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

1. A load instruction is considered to become globally visible when the value to be loaded into its destination register is determined.
```
Operation
Wait_On_Following_Loads_And_Stores_Until(preceding_loads_and_stores_globally_visible);
Intel C/C++ Compiler Intrinsic Equivalent
void _mm_mfence(void)
Exceptions (All Modes of Operation)
#UD
                                    If CPUID.01H:EDX.SSE2[bit 26] = 0.
                                    If the LOCK prefix is used.
```


## MINPD-Return Minimum Packed Double-Precision Floating-Point

Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 5D /r MINPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Return the minimum doubleprecision floating-point values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 5D /г VMINPD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the minimum doubleprecision floating-point values between $\mathrm{xmm2}$ and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 5D /г VMINPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the minimum packed double-precision floatingpoint values between ymm2 and $\mathrm{ymm} 3 / \mathrm{mem}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare of the packed double-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a NaN ( SNaN or QNaN ) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

## Operation

## MIN(SRC1, SRC2)

IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leftarrow$ SRC2;
ELSE IF (SRC1 = SNaN) THEN DEST $\leqslant$ SRC2; FI;
ELSE IF (SRC2 = SNaN) THEN DEST $\leftarrow$ SRC2; Fl;
ELSE IF (SRC1 < SRC2) THEN DEST $\leqslant$ SRC1;
ELSE DEST < SRCZ;
FI ;
\}
MINPD (128-bit Legacy SSE version)
DEST[63:0] < MIN(SRC1[63:0], SRC2[63:0])
DEST[127:64] $\leftarrow \operatorname{MIN}(S R C 1[127: 64]$, SRC2[127:64])
DEST[VLMAX-1:128] (Unmodified)
VMINPD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] $\leftarrow \operatorname{MIN}(S R C 1[127: 64]$, SRC2[127:64])
DEST[VLMAX-1:128] $\leftarrow 0$

## VMINPD (VEX. 256 encoded version)

DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] < MIN(SRC1[127:64], SRC2[127:64])
DEST[191:128] < MIN(SRC1[191:128], SRC2[191:128])
DEST[255:192] < MIN(SRC1[255:192], SRC2[255:192])

## Intel C/C++ Compiler Intrinsic Equivalent

MINPD: __m128d _mm_min_pd(__m128d a, __m128d b);
VMINPD: __m256d _mm256_min_pd (__m256d a, __m256d b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

## Other Exceptions

See Exceptions Type 2.

MINPS—Return Minimum Packed Single-Precision Floating-Point
Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 5D /r <br> MINPS xmm1, xmm2/m128 | RM | V/V | SSE | Return the minimum singleprecision floating-point values between $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.0F.WIG 5D /r VMINPS xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the minimum singleprecision floating-point values between xmm2 and xmm3/mem. |
| VEX.NDS.256.0F.WIG 5D /г VMINPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the minimum single double-precision floatingpoint values between ymm2 and $\mathrm{ymm} 3 / \mathrm{mem}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare of the packed single-precision floating-point values in the first source operand and the second source operand and returns the minimum value for each pair of values to the destination operand.
If the values being compared are both 0.0 s (of either sign), the value in the second operand (source operand) is returned. If a value in the second operand is an SNaN , that SNaN is forwarded unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a NaN ( SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second operand) be returned, the action of MINPS can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register
and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
MIN(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
        ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC2 = SNaN) THEN DEST < SRC2; FI;
        ELSE IF (SRC1 < SRC2) THEN DEST < SRC1;
        ELSE DEST < SRC2;
    Fl;
}
```

MINPS (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow \operatorname{MIN}(S R C 1[31: 0]$, SRC2[31:0])
DEST[63:32] < MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] $\leftarrow \operatorname{MIN}(S R C 1[127: 96]$, SRC2[127:96])
DEST[VLMAX-1:128] (Unmodified)
VMINPS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow \operatorname{MIN}(S R C 1[31: 0], \operatorname{SRC2}[31: 0])$
DEST[63:32] < MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] \& MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] $\leftarrow \operatorname{MIN}(S R C 1[127: 96]$, SRC2[127:96])
DEST[VLMAX-1:128] $\leftarrow 0$

VMINPS (VEX. 256 encoded version)
DEST[31:0] $\leftarrow \operatorname{MIN}(S R C 1[31: 0], \operatorname{SRC2}[31: 0])$
DEST[63:32] < MIN(SRC1[63:32], SRC2[63:32])
DEST[95:64] < MIN(SRC1[95:64], SRC2[95:64])
DEST[127:96] $\leftarrow \operatorname{MIN}(S R C 1[127: 96]$, SRC2[127:96])
DEST[159:128] < MIN(SRC1[159:128], SRC2[159:128])
DEST[191:160] ↔MIN(SRC1[191:160], SRC2[191:160])
DEST[223:192] $\leftarrow \operatorname{MIN}(S R C 1[223: 192]$, SRC2[223:192])

DEST[255:224] $\leftarrow \operatorname{MIN}(S R C 1[255: 224]$, SRC2[255:224] $)$

## Intel C/C++ Compiler Intrinsic Equivalent

MINPS: __m128d _mm_min_ps(__m128d a, __m128d b);
VMINPS: __m256 _mm256_min_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

Invalid (including QNaN source operand), Denormal.

Other Exceptions
See Exceptions Type 2.

## MINSD-Return Minimum Scalar Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 5D /r <br> MINSD xmm1, xmm2/m64 | RM | V/V | SSE2 | Return the minimum scalar double-precision floatingpoint value between xmm2/mem64 and xmm1. |
| VEX.NDS.LIG.F2.OF.WIG 5D / VMINSD xmm1, xmm2, xmm3/m64 | RVM | V/V | AVX | Return the minimum scalar double precision floatingpoint value between xmm3/mem64 and xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low double-precision floating-point values in the first source operand and the second source operand, and returns the minimum value to the low quadword of the destination operand. When the source operand is a memory operand, only the 64 bits are accessed. The high quadword of the destination operand is copied from the same bits in the first source operand.
If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second source operand is an SNaN , that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).

If only one value is a $\mathrm{NaN}(\mathrm{SNaN}$ or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source operand (from either the first or second source) be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.
The second source operand can be an XMM register or a 64-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

```
MIN(SRC1, SRC2)
```

\{
IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST $\leftarrow$ SRC2;
ELSE IF (SRC1 = SNaN) THEN DEST $\leqslant$ SRC2; Fl;
ELSE IF SRC2 = SNaN) THEN DEST $\leftarrow$ SRC2; FI;
ELSE IF (SRC1 < SRC2) THEN DEST $\leqslant$ SRC1;
ELSE DEST < SRC2;
Fl ;
\}

MINSD (128-bit Legacy SSE version)
DEST[63:0] < MIN(SRC1[63:0], SRC2[63:0])
DEST[VLMAX-1:64] (Unmodified)
MINSD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow \operatorname{MIN}(S R C 1[63: 0]$, SRC2[63:0])
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MINSD: __m128d _mm_min_sd(__m128d a, __m128d b)
SIMD Floating-Point Exceptions
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.

## MINSS-Return Minimum Scalar Single-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 0F 5D /r <br> MINSS xmm1, xmm2/m32 | RM | V/V | SSE | Return the minimum scalar single-precision floatingpoint value between xmm2/mem32 and xmm1. |
| VEX.NDS.LIG.F3.OF.WIG 5D /г VMINSS xmm1,xmm2, xmm3/m32 | RVM | V/V | AVX | Return the minimum scalar single precision floatingpoint value between xmm3/mem32 and xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares the low single-precision floating-point values in the first source operand and the second source operand and returns the minimum value to the low doubleword of the destination operand.

If the values being compared are both 0.0 s (of either sign), the value in the second source operand is returned. If a value in the second operand is an SNaN, that SNaN is returned unchanged to the destination (that is, a QNaN version of the SNaN is not returned).
If only one value is a $\mathrm{NaN}(\mathrm{SNaN}$ or QNaN ) for this instruction, the second source operand, either a NaN or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN in either source operand be returned, the action of MINSD can be emulated using a sequence of instructions, such as, a comparison followed by AND, ANDN and OR.

The second source operand can be an XMM register or a 32-bit memory location. The first source and destination operands are XMM registers.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

```
Operation
MIN(SRC1, SRC2)
{
    IF ((SRC1 = 0.0) and (SRC2 = 0.0)) THEN DEST < SRC2;
            ELSE IF (SRC1 = SNaN) THEN DEST < SRC2; FI;
            ELSE IF SRC2 = SNaN) THEN DEST < SRC2; Fl;
            ELSE IF (SRC1 < SRC2) THEN DEST < SRC1;
            ELSE DEST < SRC2;
    FI;
}
```


## MINSS (128-bit Legacy SSE version)

```
DEST[31:0] \(\leftarrow \operatorname{MIN}(S R C 1[31: 0]\), SRC2[31:0])
DEST[VLMAX-1:32] (Unmodified)
VMINSS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow \operatorname{MIN}(S R C 1[31: 0]\), SRC2[31:0])
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
MINSS: __m128d _mm_min_ss(__m128d a, __m128d b)
```


## SIMD Floating-Point Exceptions

```
Invalid (including QNaN source operand), Denormal.
Other Exceptions
See Exceptions Type 3.
```


## MONITOR-Set Up Monitor Address

$\left.\begin{array}{|lllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64-Bit } \\ \text { Mode }\end{array} & \begin{array}{l}\text { Compat/ } \\ \text { Leg Mode } \\ \text { OF 01 C8 }\end{array} \\ & \text { MONITOR } & \text { NP } & \text { Valid } & \text { Valid }\end{array} \begin{array}{l}\text { Sescription up a linear address } \\ \text { range to be monitored by } \\ \text { hardware and activates the } \\ \text { monitor. The address range } \\ \text { should be a write-back }\end{array}\right\}$ memory caching type. The

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

The MONITOR instruction arms address monitoring hardware using an address specified in EAX (the address range that the monitoring hardware checks for store operations can be determined by using CPUID). A store to an address within the specified address range triggers the monitoring hardware. The state of monitor hardware is used by MWAIT.

The content of EAX is an effective address (in 64-bit mode, RAX is used). By default, the DS segment is used to create a linear address that is monitored. Segment overrides can be used.

ECX and EDX are also used. They communicate other information to MONITOR. ECX specifies optional extensions. EDX specifies optional hints; it does not change the architectural behavior of the instruction. For the Pentium 4 processor (family 15, model 3), no extensions or hints are defined. Undefined hints in EDX are ignored by the processor; undefined extensions in ECX raises a general protection fault.

The address range must use memory of the write-back type. Only write-back memory will correctly trigger the monitoring hardware. Additional information on determining what address range to use in order to prevent false wake-ups is described in Chapter 8, "Multiple-Processor Management" of the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

The MONITOR instruction is ordered as a load operation with respect to other memory transactions. The instruction is subject to the permission checking and faults associated with a byte load. Like a load, MONITOR sets the A-bit but not the D-bit in page tables.
The MONITOR CPUID feature flag (ECX bit 3; CPUID executed EAX = 1) indicates the availability of MONITOR and MWAIT in the processor. When set, MONITOR may be
executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode exception). The operating system or system BIOS may disable this instruction by using the IA32_MISC_ENABLE MSR; disabling MONITOR clears the CPUID feature flag and causes execution to generate an illegal opcode exception.

The instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

MONITOR sets up an address range for the monitor hardware using the content of EAX (RAX in 64-bit mode) as an effective address and puts the monitor hardware in armed state. Always use memory of the write-back caching type. A store to the specified address range will trigger the monitor hardware. The content of ECX and EDX are used to communicate other information to the monitor hardware.

Intel C/C++ Compiler Intrinsic Equivalent
MONITOR: void _mm_monitor(void const *p, unsigned extensions,unsigned hints)

## Numeric Exceptions

None

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the value in EAX is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
|  | If ECX $\neq 0$. |
| \#SS(0) | If the value in EAX is outside the SS segment limit. |
| \#PF(fault-code) | For a page fault. |
| \#UD | If CPUID. 01 H :ECX.MONITOR[bit 3] $=0$. |
|  | If current privilege level is not 0 . |
| Real Address Mode Exceptions |  |
| \#GP | If the CS, DS, ES, FS, or GS register is used to access memory and the value in EAX is outside of the effective address space from 0 to FFFFH. |
|  | If $\mathrm{ECX} \neq 0$. |
| \#SS | If the SS register is used to access memory and the value in EAX is outside of the effective address space from 0 to FFFFH. |
| \#UD | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |


| Virtual 8086 Mode Exceptions |  |
| :---: | :---: |
| \#UD | The MONITOR instruction is not recognized in virtual-8086 mode (even if CPUID.01H:ECX.MONITOR[bit 3] = 1). |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#GP(0) | If the linear address of the operand in the CS, DS, ES, FS, or GS segment is in a non-canonical form. |
|  | If $\mathrm{RCX} \neq 0$. |
| \#SS(0) | If the SS register is used to access memory and the value in EAX is in a non-canonical form. |
| \#PF(fault-code) | For a page fault. |
| \#UD | If the current privilege level is not 0 . |
|  | If CPUID. 01 H :ECX.MONITOR[bit 3] $=0$. |

MOV-Move

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $88 / r$ | MOV r/m8, r 8 | MR | Valid | Valid | Move r8 to r/m8. |
| REX + $88 / r$ | MOV r/m8 ${ }^{* * *} \cdot r 8^{* * *}$ | MR | Valid | N.E. | Move r8 to r/m8. |
| 89 /r | MOV r/m16,r16 | MR | Valid | Valid | Move r16 to r/m16. |
| 89 /r | MOV r/m32,r32 | MR | Valid | Valid | Move r32 to r/m32. |
| REX.W + $89 / r$ | MOV r/m64,r64 | MR | Valid | N.E. | Move r64 to r/m64. |
| 8A /r | MOV r8,r/m8 | RM | Valid | Valid | Move $\mathrm{r} / \mathrm{m} 8$ to r 8. |
| REX + 8A/r | $\begin{aligned} & \text { MOV } \\ & r 8^{* * *}, r / m 8^{\star * *} \end{aligned}$ | RM | Valid | N.E. | Move $\mathrm{r} / \mathrm{m} 8$ to r 8. |
| 8B/r | MOV r16,r/m16 | RM | Valid | Valid | Move r/m16 to r16. |
| 8B/r | MOV r32,r/m32 | RM | Valid | Valid | Move r/m32 to r32. |
| REX.W + 8B /r | MOV r64,r/m64 | RM | Valid | N.E. | Move r/m64 to r64. |
| 8C/r | MOV r/m16,Sreg** | MR | Valid | Valid | Move segment register to r/m16. |
| REX.W + 8C /r | MOV r/m64,Sreg** | MR | Valid | Valid | Move zero extended 16-bit segment register to r/m64. |
| 8E/r | MOV Sreg,r/m16** | RM | Valid | Valid | Move r/m16 to segment register. |
| REX.W + 8E /r | MOV Sreg,r/m64** | RM | Valid | Valid | Move lower 16 bits of r/m64 to segment register. |
| AO | MOV AL,moffs8* | FD | Valid | Valid | Move byte at (seg:offset) to AL. |
| REX.W + AO | MOV AL,moffs8* | FD | Valid | N.E. | Move byte at (offset) to AL. |
| A1 | MOV AX,moffs $16^{*}$ | FD | Valid | Valid | Move word at (seg:offset) to AX. |
| A1 | $\begin{aligned} & \text { MOV } \\ & \text { EAX,moffs32* } \end{aligned}$ | FD | Valid | Valid | Move doubleword at (seg:offset) to EAX. |
| REX.W + A1 | $\begin{aligned} & \text { MOV } \\ & \text { RAX,moffs64* } \end{aligned}$ | FD | Valid | N.E. | Move quadword at (offset) to RAX. |
| A2 | MOV moffs8,AL | TD | Valid | Valid | Move AL to (seg:offset). |
| REX.W + A2 | MOV moffs8 ${ }^{* * *}$,AL | TD | Valid | N.E. | Move AL to (offset). |
| A3 | MOV moffs16*,AX | TD | Valid | Valid | Move AX to (seg:offset). |
| A3 | MOV moffs32*,EAX | TD | Valid | Valid | Move EAX to (seg:offset). |


| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REX.W + A3 | MOV moffs64*,RAX | TD | Valid | N.E. | Move RAX to (offset). |
| $B 0+r b$ | MOV r8, imm8 | Ol | Valid | Valid | Move imm8 to r8. |
| $R E X+B 0+r b$ | MOV r8 ${ }^{* * *}$, imm8 | Ol | Valid | N.E. | Move imm8 to r8. |
| B8+ rw | MOV r16, imm16 | O | Valid | Valid | Move imm16 to r16. |
| B8+ rd | MOV r32, imm32 | O | Valid | Valid | Move imm32 to r32. |
| REX.W + B8+ rd | MOV r64, imm64 | OI | Valid | N.E. | Move imm64 to r64. |
| C6 10 | MOV r/m8, imm8 | MI | Valid | Valid | Move imm8 to $\mathrm{r} / \mathrm{m8}$. |
| REX + C6 10 | MOV r/m8***, imm8 | MI | Valid | N.E. | Move imm8 to $\mathrm{r} / \mathrm{m8}$. |
| C7 10 | MOV r/m16, imm16 | MI | Valid | Valid | Move imm16 to r/m16. |
| C7 10 | MOV r/m32, imm32 | MI | Valid | Valid | Move imm32 to r/m32. |
| REX.W + C7 10 | MOV г/m64, imm32 | MI | Valid | N.E. | Move imm32 sign extended to 64-bits to r/m64. |

NOTES:

* The moffs8, moffs16, moffs32 and moffs64 operands specify a simple offset relative to the segment base, where $8,16,32$ and 64 refer to the size of the data. The address-size attribute of the instruction determines the size of the offset, either 16,32 or 64 bits.
** In 32-bit mode, the assembler may insert the 16-bit operand-size prefix with this instruction (see the following "Description" section for further information).
***In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| FD | AL/AX/EAX/RAX | Moffs | NA | NA |
| TD | Moffs (w) | AL/AX/EAX/RAX | NA | NA |
| OI | opcode +rd (w) | imm8/16/32/64 | NA | NA |
| MI | ModRM:r/m (w) | imm8/16/32/64 | NA | NA |

## Description

Copies the second operand (source operand) to the first operand (destination operand). The source operand can be an immediate value, general-purpose register, segment register, or memory location; the destination register can be a generalpurpose register, segment register, or memory location. Both operands must be the same size, which can be a byte, a word, a doubleword, or a quadword.

The MOV instruction cannot be used to load the CS register. Attempting to do so results in an invalid opcode exception (\#UD). To load the CS register, use the far JMP, CALL, or RET instruction.
If the destination operand is a segment register (DS, ES, FS, GS, or SS), the source operand must be a valid segment selector. In protected mode, moving a segment selector into a segment register automatically causes the segment descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register. While loading this information, the segment selector and segment descriptor information is validated (see the "Operation" algorithm below). The segment descriptor data is obtained from the GDT or LDT entry for the specified segment selector.
A NULL segment selector (values 0000-0003) can be loaded into the DS, ES, FS, and GS registers without causing a protection exception. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (\#GP) and no memory reference occurs.

Loading the SS register with a MOV instruction inhibits all interrupts until after the execution of the next instruction. This operation allows a stack pointer to be loaded into the ESP register with the next instruction (MOV ESP, stack-pointer value) before an interrupt occurs ${ }^{1}$. Be aware that the LSS instruction offers a more efficient method of loading the SS and ESP registers.
When operating in 32 -bit mode and moving data between a segment register and a general-purpose register, the 32 -bit IA-32 processors do not require the use of the 16 -bit operand-size prefix (a byte with the value 66 H ) with this instruction, but most assemblers will insert it if the standard form of the instruction is used (for example, MOV DS, AX). The processor will execute this instruction correctly, but it will usually
require an extra clock. With most assemblers, using the instruction form MOV DS, EAX will avoid this unneeded 66 H prefix. When the processor executes the instruction with a 32-bit general-purpose register, it assumes that the 16 least-significant bits of the general-purpose register are the destination or source operand. If the register is a destination operand, the resulting value in the two high-order bytes of the register is implementation dependent. For the Pentium 4, Intel Xeon, and P6 family processors, the two high-order bytes are filled with zeros; for earlier 32-bit IA-32 processors, the two high order bytes are undefined.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SRC;
Loading a segment register while in protected mode results in special checks and actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor to which it points.

IF SS is loaded
THEN
IF segment selector is NULL
THEN \#GP(0); Fl;
IF segment selector index is outside descriptor table limits
or segment selector's RPL $=$ CPL
or segment is not a writable data segment
or $\mathrm{DPL} \neq \mathrm{CPL}$
THEN \#GP(selector); Fl;
IF segment not marked present
THEN \#SS(selector);
ELSE
SS $\leftarrow$ segment selector;
SS $\leftarrow$ segment descriptor; FI;

1. If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a MOV SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that load the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.
In the following sequence, interrupts may be recognized before MOV ESP, EBP executes:
MOV SS, EDX
MOV SS, EAX
MOV ESP, EBP
```
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector
THEN
    IF segment selector index is outside descriptor table limits
    or segment is not a data or readable code segment
    or ((segment is a data or nonconforming code segment)
    and (both RPL and CPL > DPL))
        THEN #GP(selector); FI;
    IF segment not marked present
        THEN #NP(selector);
        ELSE
            SegmentRegister \leftarrow segment selector;
            SegmentRegister \leftarrow segment descriptor; FI;
Fl;
IF DS, ES, FS, or GS is loaded with NULL selector
    THEN
        SegmentRegister \leftarrow segment selector;
        SegmentRegister }\leftarrow\mathrm{ segment descriptor;
FI;
Flags Affected
None.
```

Protected Mode Exceptions
\#GP(0) If attempt is made to load SS register with NULL segment
selector.
If the destination operand is in a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment
selector.
\#GP(selector) If segment selector index is outside descriptor table limits.
If the SS register is being loaded and the segment selector's RPL
and the segment descriptor's DPL are not equal to the CPL.
If the SS register is being loaded and the segment pointed to is a
non-writable data segment.
If the DS, ES, FS, or GS register is being loaded and the
segment pointed to is not a data or readable code segment.
If the DS, ES, FS, or GS register is being loaded and the
segment pointed to is a data or nonconforming code segment,
but both the RPL and the CPL are greater than the DPL.

| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#SS(selector) | If the SS register is being loaded and the segment pointed to is marked not present. |
| \#NP | If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not present. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If attempt is made to load the CS register. |
|  | If the LOCK prefix is used. |
| Real-Address Mod | xceptions |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If attempt is made to load the CS register. |
|  | If the LOCK prefix is used. |
| Virtual-8086 Mod | Exceptions |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If attempt is made to load the CS register. |
|  | If the LOCK prefix is used. |
| Compatibility Mo | Exceptions |
| Same exceptions | in protected mode. |
| 64-Bit Mode Exce | ions |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If an attempt is made to load SS register with NULL segment selector when CPL $=3$. |
|  | If an attempt is made to load SS register with NULL segment selector when CPL $<3$ and CPL $\neq$ RPL. |


| \#GP(selector) | If segment selector index is outside descriptor table limits. <br> If the memory access to the descriptor table is non-canonical. <br> If the SS register is being loaded and the segment selector's RPL <br> and the segment descriptor's DPL are not equal to the CPL. |
| :--- | :--- |
|  | If the SS register is being loaded and the segment pointed to is |
| a nonwritable data segment. |  |
| If the DS, ES, FS, or GS register is being loaded and the |  |
| segment pointed to is not a data or readable code segment. |  |

## MOV-Move to/from Control Registers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 20/r <br> MOV r32, CRO-CR7 | MR | N.E. | Valid | Move control register to r32. |
| OF 20/r <br> MOV r64, CRO-CR7 | MR | Valid | N.E. | Move extended control register to r64. |
| $\begin{array}{\|l} \text { REX.R + OF } 20 \text { /0 } \\ \text { MOV r64, CR8 } \end{array}$ | MR | Valid | N.E. | Move extended CR8 to r64. ${ }^{1}$ |
| $\begin{aligned} & \text { OF } 22 \text { /г } \\ & \text { MOV CRO-CR7, г32 } \end{aligned}$ | RM | N.E. | Valid | Move r32 to control register. |
| $\begin{aligned} & \text { OF } 22 \text { /г } \\ & \text { MOV CRO-CR7, r64 } \end{aligned}$ | RM | Valid | N.E. | Move r64 to extended control register. |
| $\begin{aligned} & \text { REX.R + OF } 22 \text { /O } \\ & \text { MOV CR8, r64 } \end{aligned}$ | RM | Valid | N.E. | Move r64 to extended CR8. ${ }^{1}$ |

NOTE:

1. MOV CR* instructions, except for MOV CR8, are serializing instructions. MOV CR8 is not architecturally defined as a serializing instruction. For more information, see Chapter 8 in Intel ${ }^{\circledR}$ 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Moves the contents of a control register (CR0, CR2, CR3, CR4, or CR8) to a generalpurpose register or the contents of a general purpose register to a control register. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of the operand-size attribute. (See "Control Registers" in Chapter 2 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for a detailed description of the flags and fields in the control registers.) This instruction can be executed only when the current privilege level is 0 .

At the opcode level, the reg field within the ModR/M byte specifies which of the control registers is loaded or read. The 2 bits in the mod field are ignored. The r/m field specifies the general-purpose register loaded or read. Attempts to reference CR1, CR5, CR6, CR7, and CR9-CR15 result in undefined opcode (\#UD) exceptions.

When loading control registers, programs should not attempt to change the reserved bits; that is, always set reserved bits to the value previously read. An attempt to change CR4's reserved bits will cause a general protection fault. Reserved bits in CR0 and CR3 remain clear after any load of those registers; attempts to set them have no impact. On Pentium 4, Intel Xeon and P6 family processors, CRO.ET remains set after any load of CR0; attempts to clear this bit have no impact.
In certain cases, these instructions have the side effect of invalidating entries in the TLBs and the paging-structure caches. See Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A for details.
The following side effects are implementation-specific for the Pentium 4, Intel Xeon, and P6 processor family: when modifying PE or PG in register CR0, or PSE or PAE in register CR4, all TLB entries are flushed, including global entries. Software should not depend on this functionality in all Intel 64 or IA-32 processors.
In 64-bit mode, the instruction's default operation size is 64 bits. The REX.R prefix must be used to access CR8. Use of REX.B permits access to additional registers (R8R15). Use of the REX.W prefix or 66 H prefix is ignored. Use of the REX.R prefix to specify a register other than CR8 causes an invalid-opcode exception. See the summary chart at the beginning of this section for encoding data and limits.
If CR4.PCIDE $=1$, bit 63 of the source operand to MOV to CR3 determines whether the instruction invalidates entries in the TLBs and the paging-structure caches (see Section 4.10.4.1, "Operations that Invalidate TLBs and Paging-Structure Caches," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). The instruction does not modify bit 63 of CR3, which is reserved and always 0 .
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

DEST $\leftarrow$ SRC;

## Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are undefined.

## Protected Mode Exceptions

\#GP(0) If the current privilege level is not 0.
If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 , or setting the CD flag to 0 when the NW flag is set to 1 ).
If an attempt is made to write a 1 to any reserved bit in CR4. If an attempt is made to write 1 to CR4.PCIDE.

If any of the reserved bits are set in the page-directory pointers table (PDPT) and the loading of a control register causes the PDPT to be loaded into the processor.

| \#UD | If the LOCK |
| :---: | :---: |
|  | If an attem |
| Real-Address Mode Exceptions |  |

\#GP If an attempt is made to write a 1 to any reserved bit in CR4. If an attempt is made to write 1 to CR4.PCIDE.
If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 ).
\#UD If the LOCK prefix is used. If an attempt is made to access CR1, CR5, CR6, or CR7.

Virtual-8086 Mode Exceptions
\#GP(0) These instructions cannot be executed in virtual-8086 mode.

## Compatibility Mode Exceptions

\#GP(0) If the current privilege level is not 0 .
If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 , or setting the CD flag to 0 when the NW flag is set to 1 ).
If an attempt is made to change CR4.PCIDE from 0 to 1 while CR3[11:0] $\neq 000 \mathrm{H}$.
If an attempt is made to clear CRO.PG[bit 31] while CR4. $\mathrm{PCIDE}=1$.
If an attempt is made to write a 1 to any reserved bit in CR3. If an attempt is made to leave IA-32e mode by clearing CR4.PAE[bit 5].
\#UD If the LOCK prefix is used. If an attempt is made to access CR1, CR5, CR6, or CR7.

64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
If an attempt is made to write invalid bit combinations in CRO (such as setting the PG flag to 1 when the PE flag is set to 0 , or setting the CD flag to 0 when the NW flag is set to 1 ).
If an attempt is made to change CR4.PCIDE from 0 to 1 while CR3[11:0] $\neq 000 \mathrm{H}$.
If an attempt is made to clear CR0.PG[bit 31].

If an attempt is made to write a 1 to any reserved bit in CR4. If an attempt is made to write a 1 to any reserved bit in CR8. If an attempt is made to write a 1 to any reserved bit in CR3. If an attempt is made to leave IA-32e mode by clearing CR4.PAE[bit 5].
\#UD If the LOCK prefix is used.
If an attempt is made to access CR1, CR5, CR6, or CR7. If the REX.R prefix is used to specify a register other than CR8.

## MOV—Move to/from Debug Registers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 21/r | MR | N.E. | Valid | Move debug register to r32. |
| MOV r32, DR0-DR7 |  |  |  |  |
| OF 21/r <br> MOV r64, DR0-DR7 | MR | Valid | N.E. | Move extended debug register to r64. |
| OF $23 / r$ | RM | N.E. | Valid | Move r32 to debug register. |
| MOV DRO-DR7, 32 |  |  |  |  |
| $\begin{aligned} & \text { OF } 23 \text { /г } \\ & \text { MOV DRO-DR7, г64 } \end{aligned}$ | RM | Valid | N.E. | Move r64 to extended debug register. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Moves the contents of a debug register (DR0, DR1, DR2, DR3, DR4, DR5, DR6, or DR7) to a general-purpose register or vice versa. The operand size for these instructions is always 32 bits in non-64-bit modes, regardless of the operand-size attribute. (See Section 17.2, "Debug Registers", of the InteI $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A, for a detailed description of the flags and fields in the debug registers.)

The instructions must be executed at privilege level 0 or in real-address mode.
When the debug extension (DE) flag in register CR4 is clear, these instructions operate on debug registers in a manner that is compatible with Intel386 and Intel486 processors. In this mode, references to DR4 and DR5 refer to DR6 and DR7, respectively. When the DE flag in CR4 is set, attempts to reference DR4 and DR5 result in an undefined opcode (\#UD) exception. (The CR4 register was added to the IA-32 Architecture beginning with the Pentium processor.)

At the opcode level, the reg field within the ModR/M byte specifies which of the debug registers is loaded or read. The two bits in the mod field are ignored. The $r / m$ field specifies the general-purpose register loaded or read.

In 64-bit mode, the instruction's default operation size is 64 bits. Use of the REX.B prefix permits access to additional registers (R8-R15). Use of the REX.W or 66H prefix is ignored. Use of the REX.R prefix causes an invalid-opcode exception. See the summary chart at the beginning of this section for encoding data and limits.

```
Operation
IF ((DE = 1) and (SRC or DEST = DR4 or DR5))
    THEN
        #UD;
    ELSE
        DEST}\leftarrowSRC
```

FI;

## Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are undefined.
Protected Mode Exceptions

| \#GP(0) | If the current privilege level is not 0. |
| :--- | :--- |
| \#UD | If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction |
|  | is executed involving DR4 or DR5. |
|  | If the LOCK prefix is used. |
| \#DB | If any debug register is accessed while the DR7.GD[bit 13] $=1$. |

Real-Address Mode Exceptions
\#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction is executed involving DR4 or DR5.
If the LOCK prefix is used.
\#DB If any debug register is accessed while the DR7.GD[bit 13] $=1$.
Virtual-8086 Mode Exceptions
\#GP(0) The debug registers cannot be loaded or read when in virtual8086 mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0.
If an attempt is made to write a 1 to any of bits 63:32 in DR6. If an attempt is made to write a 1 to any of bits 63:32 in DR7.
\#UD If CR4.DE[bit 3] = 1 (debug extensions) and a MOV instruction is executed involving DR4 or DR5.
If the LOCK prefix is used.
If the REX.R prefix is used.

## MOVAPD—Move Aligned Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $28 / r$ <br> MOVAPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Move packed doubleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| 66 OF 29 /r <br> MOVAPD xmm2/m128, xmm1 | MR | V/V | SSE2 | Move packed doubleprecision floating-point values from xmm1 to xmm2/m128. |
| VEX.128.66.0F.WIG $28 /$ / VMOVAPD xmm1, xmm2/m128 | RM | V/V | AVX | Move aligned packed double-precision floatingpoint values from xmm2/mem to xmm 1 . |
| VEX.128.66.0f.WIG 29 /r VMOVAPD xmm2/m128, xmm1 | MR | V/V | AVX | Move aligned packed double-precision floatingpoint values from xmm1 to xmm2/mem. |
| VEX.256.66.0F.WIG $28 /$ / VMOVAPD ymm1, ymm2/m256 | RM | V/V | AVX | Move aligned packed double-precision floatingpoint values from ymm2/mem to ymm1. |
| VEX.256.66.0f.WIG 29 /r VMOVAPD ymm2/m256, ymm1 | MR | V/V | AVX | Move aligned packed double-precision floatingpoint values from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM:r/m $(r)$ | NA | NA |
| MR | ModRM:r/m $(w)$ | ModRM:reg $(r)$ | NA | NA |

## Description

Moves 2 or 4 double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destina-
tion operand is a memory operand, the operand must be aligned on a 16-byte (128bit version) or 32-byte (VEX. 256 encoded version) boundary or a general-protection exception (\#GP) will be generated.

To move double-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPD instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## 128-bit versions:

Moves 128 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version:
Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (\#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPD instruction.

## Operation

MOVAPD (128-bit load- and register-copy-form Legacy SSE version)
DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(V)MOVAPD (128-bit store-form version)

DEST[127:0] $\leftarrow$ SRC[127:0]
VMOVAPD (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VMOVAPD (VEX. 256 encoded version)DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVAPD: __m128d _mm_load_pd (double const * p);
MOVAPD: _mm_store_pd(double * p, __m128d a);
VMOVAPD: __m256d _mm256_load_pd (double const * p);
VMOVAPD: _mm256_store_pd(double * p, __m256d a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD If VEX.vvvv != 1111B.

## MOVAPS—Move Aligned Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline 0 p / \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 28 /r <br> MOVAPS xmm1, xmm2/m128 | RM | V/V | SSE | Move packed singleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| OF 29 /г <br> MOVAPS xmm2/m128, xmm1 | MR | V/V | SSE | Move packed singleprecision floating-point values from $x m m 1$ to xmm2/m128. |
| VEX.128.0F.WIG 28 /r VMOVAPS xmm1, xmm2/m128 | RM | V/V | AVX | Move aligned packed singleprecision floating-point values from xmm2/mem to xmm1. |
| VEX.128.0f.WIG 29 /r VMOVAPS $x m m 2 / m 128, x m m 1$ | MR | V/V | AVX | Move aligned packed singleprecision floating-point values from xmm 1 to xmm2/mem. |
| VEX.256.0F.WIG 28 /r VMOVAPS ymm1, ymm2/m256 | RM | V/V | AVX | Move aligned packed singleprecision floating-point values from ymm2/mem to ymm1. |
| VEX.256.0F.WIG 29 /r VMOVAPS ymm2/m256, ymm1 | MR | V/V | AVX | Move aligned packed singleprecision floating-point values from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves 4 or8 single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM or YMM register from an 128-bit or 256-bit memory location, to store the contents of an XMM or YMM register into a 128-bit or 256-bit memory location, or to move data between two XMM or two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte (128-
bit version) or 32-byte (VEX. 256 encoded version) boundary or a general-protection exception (\#GP) will be generated.
To move single-precision floating-point values to and from unaligned memory locations, use the (V)MOVUPS instruction.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
128-bit versions:
Moves 128 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated. To move single-precision floating-point values to and from unaligned memory locations, use the VMOVUPS instruction.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version:
Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.

## Operation

MOVAPS (128-bit load- and register-copy-form Legacy SSE version)
DEST[127:0] < SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(V)MOVAPS (128-bit store form)

DEST[127:0] ↔SRC[127:0]

## VMOVAPS (VEX. 128 encoded version)

DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVAPS (VEX. 256 encoded version)

DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVAPS: __m128 _mm_load_ps (float const * p);
MOVAPS: _mm_store_ps(float * p, __m128 a);
VMOVAPS: __m256 _mm256_load_ps (float const * p);
VMOVAPS: _mm256_store_ps(float * p, __m256 a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE; additionally
\#UD If VEX.vvvv != 1111B.

## MOVBE-Move Data After Swapping Bytes

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 38 FO /r | MOVBE r16, m16 | RM | Valid | Valid | Reverse byte order in m16 and move to r16 |
| OF 38 FO /r | MOVBE r32, m32 | RM | Valid | Valid | Reverse byte order in m32 and move to r32 |
| $\begin{aligned} & \text { REX.W + OF } 38 \\ & \text { FO /r } \end{aligned}$ | MOVBE r64, m64 | RM | Valid | N.E. | Reverse byte order in m64 and move to r64. |
| OF 38 F1/r | MOVBE m16, r16 | MR | Valid | Valid | Reverse byte order in r16 and move to m16 |
| OF 38 F1 /r | MOVBE m32, r32 | MR | Valid | Valid | Reverse byte order in r32 and move to m32 |
| $\begin{aligned} & \text { REX.W + OF } 38 \\ & \text { F1 /r } \end{aligned}$ | MOVBE m64, r64 | MR | Valid | N.E. | Reverse byte order in r64 and move to m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Performs a byte swap operation on the data copied from the second operand (source operand) and store the result in the first operand (destination operand). The source operand can be a general-purpose register, or memory location; the destination register can be a general-purpose register, or a memory location; however, both operands can not be registers, and only one operand can be a memory location. Both operands must be the same size, which can be a word, a doubleword or quadword.
The MOVBE instruction is provided for swapping the bytes on a read from memory or on a write to memory; thus providing support for converting little-endian values to big-endian format and vice versa.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

TEMP $\leftarrow$ SRC

```
IF ( OperandSize = 16)
    THEN
        DEST[7:0] \leftarrow TEMP[15:8];
        DEST[15:8] \leftarrow TEMP[7:0];
    ELES IF (OperandSize = 32)
        DEST[7:0] \leftarrow TEMP[31:24];
        DEST[15:8] \leftarrow TEMP[23:16];
        DEST[23:16] \leftarrow TEMP[15:8];
        DEST[31:23] \leftarrow TEMP[7:0];
    ELSE IF (OperandSize = 64)
        DEST[7:0] \leftarrow TEMP[63:56];
        DEST[15:8] \leftarrow TEMP[55:48];
        DEST[23:16] \leftarrow TEMP[47:40];
        DEST[31:24] \leftarrow TEMP[39:32];
        DEST[39:32] \leftarrow TEMP[31:24];
        DEST[47:40] \leftarrowTEMP[23:16];
        DEST[55:48] \leftarrow TEMP[15:8];
        DEST[63:56] \leftarrow TEMP[7:0];
```

Fl ;

Flags Affected
None.

## Protected Mode Exceptions

\#GP(0) If the destination operand is in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If CPUID.01H:ECX.MOVBE[bit 22] = 0 .
If the LOCK prefix is used.
If REP (F3H) prefix is used.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#UD | If CPUID. $01 \mathrm{H}:$ ECX.MOVBE[bit 22] $=0$. |
|  | If the LOCK prefix is used. |
|  | If REP (F3H) prefix is used. |
| Virtual-8086 Mod | xceptions |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#UD | If CPUID.01H:ECX.MOVBE[bit 22] $=0$. |
|  | If the LOCK prefix is used. |
|  | If REP (F3H) prefix is used. |
|  | If REPNE (F2H) prefix is used and CPUID.01H:ECX.SSE4_2[bit 20] $=0$. |
| Compatibility Mo | Exceptions |
| Same exceptions | in protected mode. |
| 64-Bit Mode Exce | ions |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#SS(0) | If the stack address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. |
| \#UD | If CPUID.01H:ECX.MOVBE[bit 22] $=0$. |
|  | If the LOCK prefix is used. |
|  | If REP (F3H) prefix is used. |

## MOVD/MOVQ—Move Doubleword/Move Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 6E /r MOVD mm, r/m32 | RM | V/V | SSE2 | Move doubleword from r/m32 to mm. |
| REX.W + OF 6E/r MOVQ mm, r/m64 | RM | V/N.E. | SSE2 | Move quadword from r/m64 to mm . |
| OF 7E /r MOVD r/m32, mm | MR | V/V | SSE2 | Move doubleword from mm to r/m32. |
| REX.W + OF 7E /r MOVQ r/m64, mm | MR | V/N.E. | SSE2 | Move quadword from mm to r/m64. |
| VEX.128.66.0f.WO 6E / VMOVD xmm1, r32/m32 | RM | V/V | AVX | Move doubleword from r/m32 to xmm 1 . |
| VEX.128.66.0F.W1 6E/r VMOVQ xmm1, r64/m64 | RM | V/N.E. | AVX | Move quadword from r/m64 to xmm 1 . |
| 66 0F 6E /r <br> MOVD xmm, r/m32 | RM | V/V | SSE2 | Move doubleword from r/m32 to xmm. |
| 66 REX.W OF 6E /r MOVQ xmm, r/m64 | RM | V/N.E. | SSE2 | Move quadword from r/m64 to $x m m$. |
| 66 OF 7E /r <br> MOVD r/m32, xmm | MR | V/V | SSE2 | Move doubleword from xmm register to r/m32. |
| 66 REX.W OF 7E /r MOVQ r/m64, xmm | MR | V/N.E. | SSE2 | Move quadword from $x \mathrm{~mm}$ register to r/m64. |
| VEX.128.66.0F.WO 7E/r VMOVD r32/m32, xmm1 | MR | V/V | AVX | Move doubleword from xmm1 register to r/m32. |
| VEX.128.66.0F.W1 7E/r VMOVQ r64/m64, xmm1 | MR | V/N.E. | AVX | Move quadword from xmm1 register to r/m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Copies a doubleword from the source operand (second operand) to the destination
operand (first operand). The source and destination operands can be generalpurpose registers, MMX technology registers, XMM registers, or 32-bit memory locations. This instruction can be used to move a doubleword to and from the low doubleword of an MMX technology register and a general-purpose register or a 32-bit memory location, or to and from the low doubleword of an XMM register and a general-purpose register or a 32-bit memory location. The instruction cannot be used to transfer data between MMX technology registers, between XMM registers, between general-purpose registers, or between memory locations.

When the destination operand is an MMX technology register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 64 bits. When the destination operand is an XMM register, the source operand is written to the low doubleword of the register, and the register is zero-extended to 128 bits.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

MOVD (when destination operand is MMX technology register)
DEST[31:0] $\leftarrow$ SRC;
DEST[63:32] $\leftarrow 00000000 \mathrm{H}$;
MOVD (when destination operand is XMM register)
DEST[31:0] $\leftarrow$ SRC;
DEST[127:32] $\leftarrow 000000000000000000000000 \mathrm{H}$;
DEST[VLMAX-1:128] (Unmodified)
MOVD (when source operand is MMX technology or XMM register)
DEST $\leftarrow$ SRC[31:0];

VMOVD (VEX-encoded version when destination is an XMM register)
DEST[31:0] $\leftarrow$ SRC[31:0]
DEST[VLMAX-1:32] $\leftarrow 0$
MOVQ (when destination operand is XMM register)
DEST[63:0] $\leftarrow$ SRC[63:0];
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;
DEST[VLMAX-1:128] (Unmodified)
MOVQ (when destination operand is r/m64)
DEST[63:0] $\leftarrow$ SRC[63:0];
MOVQ (when source operand is XMM register or r/m64)
DEST $\leftarrow$ SRC[63:0];

VMOVQ (VEX-encoded version when destination is an XMM register)
DEST[63:0] $\leqslant$ SRC[63:0]
DEST[VLMAX-1:64] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MOVD

```
__m64 _mm_cvtsi32_si64 (int i)
```

MOVD: int _mm_cvtsi64_si32 ( __m64m )
MOVD: __m128i_mm_cvtsi32_si128 (int a)
MOVD: int_mm_cvtsi128_si32 (__m128i a)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv != 1111B.

## MOVDDUP-Move One Double-FP and Duplicate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 12 /r MOVDDUP xmm1, xmm2/m64 | RM | V/V | SSE3 | Move one double-precision floating-point value from the lower 64-bit operand in xmm2/m64 to xmm1 and duplicate. |
| VEX.128.F2.0F.WIG 12 /r VMOVDDUP xmm1, xmm2/m64 | RM | V/V | AVX | Move double-precision floating-point values from xmm2/mem and duplicate into $\mathrm{xmm1}$. |
| VEX.256.F2.0F.WIG $12 /$ / VMOVDDUP ymm1, ymm2/m256 | RM | V/V | AVX | Move even index doubleprecision floating-point values from ymm2/mem and duplicate each element into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 8 bytes of data at memory location m64 are loaded. When the register-register form of this operation is used, the lower half of the 128-bit source register is duplicated and copied into the 128-bit destination register. See Figure 4-2.


OM15997

Figure 4-2. MOVDDUP-Move One Double-FP and Duplicate

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

IF $($ Source $=\mathrm{m64})$
THEN
(* Load instruction *)
xmm1[63:0] = m64;
xmm1[127:64] = m64;
ELSE
(* Move instruction *)
xmm1[63:0] = xmm2[63:0];
xmm1[127:64] = xmm2[63:0];
FI;
MOVDDUP (128-bit Legacy SSE version)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[127:64] $\leftarrow$ SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)
VMOVDDUP (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[127:64] $\leftarrow$ SRC[63:0]

## DEST[VLMAX-1:128] $\leftarrow 0$

```
VMOVDDUP (VEX. }256\mathrm{ encoded version)
DEST[63:0] & SRC[63:0]
DEST[127:64] < SRC[63:0]
DEST[191:128] < SRC[191:128]
DEST[255:192] < SRC[191:128]
```

Intel C/C++ Compiler Intrinsic Equivalent
MOVDDUP: __m128d_mm_movedup_pd(__m128d a)
MOVDDUP: __m128d _mm_loaddup_pd(double const * dp)
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.vvvv != 1111B.

## MOVDQA-Move Aligned Double Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 6F /r MOVDQA xmm1, xmm2/m128 | RM | V/V | SSE2 | Move aligned double quadword from xmm2/m128 to xmm1. |
| 66 OF 7F /r MOVDQA xmm2/m128, xmm1 | MR | V/V | SSE2 | Move aligned double quadword from xmm1 to xmm2/m128. |
| VEX.128.66.0F.WIG 6F /г VMOVDQA xmm1, xmm2/m128 | RM | V/V | AVX | Move aligned packed integer values from xmm2/mem to xmm1. |
| VEX.128.66.0F.WIG 7F /r VMOVDQA xmm2/m128, xmm1 | MR | V/V | AVX | Move aligned packed integer values from xmm1 to xmm2/mem. |
| VEX.256.66.0F.WIG 6F /r VMOVDQA ymm1, ymm2/m256 | RM | V/V | AVX | Move aligned packed integer values from ymm2/mem to ymm1. |
| VEX.256.66.0F.WIG 7F /г VMOVDQA ymm2/m256, ymm1 | MR | V/V | AVX | Move aligned packed integer values from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

128-bit versions:
Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers.
When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version:
Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (\#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVDQA (128-bit load- and register- form Legacy SSE version)
DEST[127:0] < SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(* \#GP if SRC or DEST unaligned memory operand *)
(V)MOVDQA (128-bit store forms)

DEST[127:0] $\leftarrow$ SRC[127:0]

VMOVDQA (VEX. 128 encoded version)
DEST[127:0] $\leqslant ~ S R C[127: 0]$
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVDQA (VEX. 256 encoded version)

DEST[255:0] $\leftarrow$ SRC[255:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVDQA:
__m128i _mm_load_si128 (__m128i *p)
MOVDQA: void _mm_store_si128 ( __m128i *p, __m128ia)
VMOVDQA: __m256i _mm256_load_si256 (__m256i * p);
VMOVDQA: _mm256_store_si256(_m256i *p, __m256i a);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD
If VEX.vvvv $!=1111 \mathrm{~B}$.

## MOVDQU-Move Unaligned Double Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 6F /r MOVDQU xmm1, xmm2/m128 | RM | V/V | SSE2 | Move unaligned double quadword from xmm2/m128 to xmm1. |
| F3 OF 7F /r <br> MOVDQU xmm2/m128, xmm1 | MR | V/V | SSE2 | Move unaligned double quadword from $x \mathrm{~mm} 1$ to xmm2/m128. |
| VEX.128.F3.0F.WIG 6F /r VMOVDQU xmm1, xmm2/m128 | RM | V/V | AVX | Move unaligned packed integer values from xmm2/mem to xmm 1 . |
| VEX.128.F3.0F.WIG 7F /r VMOVDQU xmm2/m128, xmm1 | MR | V/V | AVX | Move unaligned packed integer values from xmm1 to $x m m 2 / m e m$. |
| VEX.256.F3.0F.WIG 6F /r VMOVDQU ymm1, ymm2/m256 | RM | V/V | AVX | Move unaligned packed integer values from ymm2/mem to ymm1. |
| VEX.256.F3.0F.WIG 7F /г VMOVDQU ymm2/m256, ymm1 | MR | V/V | AVX | Move unaligned packed integer values from ymm1 to $y m m 2 / m e m$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

## 128-bit versions:

Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128 -bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (\#GP) to be generated. ${ }^{1}$

To move a double quadword to or from memory locations that are known to be aligned on 16-byte boundaries, use the MOVDQA instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16 -bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a generalprotection exception (\#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
When the source or destination operand is a memory operand, the operand may be unaligned to any alignment without causing a general-protection exception (\#GP) to be generated

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## VEX. 256 encoded version:

Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVDQU load and register copy (128-bit Legacy SSE version)
DEST[127:0] $\leftarrow ~ S R C[127: 0]$
DEST[VLMAX-1:128] (Unmodified)

## (V)MOVDQU 128-bit store-form versions

DEST[127:0] $\leftarrow$ SRC[127:0]
VMOVDQU (VEX. 128 encoded version)
DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VMOVDQU (VEX. 256 encoded version)
DEST[255:0] $\leftarrow$ SRC[255:0]

[^0]
## Intel C/C++ Compiler Intrinsic Equivalent

| MOVDQU: | void _mm_storeu_si128 ( __m128i *p, __m128i a) |
| :---: | :---: |
| MOVDQU: | __m128i _mm_loadu_si128 ( _ m128i *p) |
| VMOVDQU: | __m256i _mm256_loadu_si256 (_m256i * p); |
| VMOVDQU: | _mm256_storeu_si256(_m256i *p, __m256i a); |

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv $!=1111 \mathrm{~B}$.

## MOVDQ2Q—Move Quadword from XMM to MMX Technology Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F2 OF D6 | MOVDQ2Q mm, <br> xmm | RM | Valid | Valid | Move low quadword from <br> $x m m$ to mmx register. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Moves the low quadword from the source operand (second operand) to the destination operand (first operand). The source operand is an XMM register and the destination operand is an MMX technology register.

This instruction causes a transition from x87 FPU to MMX technology operation (that is, the x87 FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the MOVDQ2Q instruction is executed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST $\leftarrow$ SRC[63:0];
Intel C/C++ Compiler Intrinsic Equivalent
MOVDQ2Q: __m64 _mm_movepi64_pi64 ( __m128i a)

## SIMD Floating-Point Exceptions

None.
Protected Mode Exceptions

| \#NM | If CRO.TS[bit 3] $=1$. |
| :--- | :--- |
| \#UD | If CRO.EM[bit 2] $=1$. |
|  | If CR4.OSFXSR[bit 9$]=0$. |
|  | If CPUID.01H:EDX.SSE2[bit 26] $=0$. |
|  | If the LOCK prefix is used. |
| \#MF | If there is a pending $x 87$ FPU exception. |

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## MOVHLPS— Move Packed Single-Precision Floating-Point Values High to Low

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit <br> Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 12 /r MOVHLPS xmm1, xmm2 | RM | V/V | SSE3 | Move two packed singleprecision floating-point values from high quadword of $x m m 2$ to low quadword of $x \mathrm{~mm} 1$. |
| VEX.NDS.128.0F.WIG 12 /г VMOVHLPS $x m m 1, x m m 2, x m m 3$ | RVM | V/V | AVX | Merge two packed singleprecision floating-point values from high quadword of $x \mathrm{~mm} 3$ and low quadword of $x \mathrm{~mm} 2$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for memory to register moves.

## 128-bit two-argument form:

Moves two packed single-precision floating-point values from the high quadword of the second XMM argument (second operand) to the low quadword of the first XMM register (first argument). The high quadword of the destination operand is left unchanged. Bits (VLMAX-1:64) of the corresponding YMM destination register are unmodified.

## 128-bit three-argument form

Moves two packed single-precision floating-point values from the high quadword of the third XMM argument (third operand) to the low quadword of the destination (first operand). Copies the high quadword from the second XMM argument (second operand) to the high quadword of the destination (first operand). Bits (VLMAX$1: 128)$ of the destination YMM register are zeroed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
If VMOVHLPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## MOVHLPS (128-bit two-argument form)

DEST[63:0] \& SRC[127:64]
DEST[VLMAX-1:64] (Unmodified)

## VMOVHLPS (128-bit three-argument form) <br> DEST[63:0] $\leftarrow$ SRC2[127:64] <br> DEST[127:64] $\leftarrow$ SRC1[127:64] <br> DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MOVHLPS: __m128 _mm_movehl_ps(__m128 a, __m128 b)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L= 1 .

## MOVHPD—Move High Packed Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \text { CPUID } \\ & \text { Feature } \\ & \text { flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 16 /г MOVHPD xmm, m64 | RM | V/V | SSE2 | Move double-precision floating-point value from m64 to high quadword of xmm. |
| 66 OF 17 /г MOVHPD m64, xmm | MR | V/V | SSE2 | Move double-precision floating-point value from high quadword of $x m m$ to m64. |
| VEX.NDS.128.66.0F.WIG 16 /г VMOVHPD xmm2, xmm1, m64 | RVM | V/V | AVX | Merge double-precision floating-point value from m64 and the low quadword of xmm 1 . |
| VEX128.66.0F.WIG 17/r VMOVHPD m64, xmm1 | MR | V/V | AVX | Move double-precision floating-point values from high quadword of $x \mathrm{~mm} 1$ to m64. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE load:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand)
are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Stores a double-precision floating-point value from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).
Note: VMOVHPD (store) (VEX.128.66.0F $17 / r$ ) is legal and has the same behavior as the existing 66 OF 17 store. For VMOVHPD (store) (VEX.128.66.0F $17 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVHPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

MOVHPD (128-bit Legacy SSE load)
DEST[63:0] (Unmodified)
DEST[127:64] $\leqslant ~ S R C[63: 0]$
DEST[VLMAX-1:128] (Unmodified)

## VMOVHPD (VEX. 128 encoded load)

DEST[63:0] $\leqslant$ SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVHPD (store)

DEST[63:0] $\leqslant$ SRC[127:64]
Intel C/C++ Compiler Intrinsic Equivalent
MOVHPD: __m128d _mm_loadh_pd ( __m128d a, double *p)
MOVHPD: void _mm_storeh_pd (double *p, __m128d a)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1 .

## MOVHPS—Move High Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 16 /r <br> MOVHPS xmm, m64 | RM | V/V | SSE | Move two packed singleprecision floating-point values from m64 to high quadword of $x m m$. |
| OF 17 /r <br> MOVHPS m64, xmm | MR | V/V | SSE | Move two packed singleprecision floating-point values from high quadword of $x m m$ to $m 64$. |
| VEX.NDS.128.0F.WIG 16 /г VMOVHPS xmm2, xmm1, m64 | RVM | V/V | AVX | Merge two packed singleprecision floating-point values from m64 and the low quadword of xmm 1 . |
| VEX.128.0F.WIG 17/r VMOVHPS m64, xmm1 | MR | V/V | AVX | Move two packed singleprecision floating-point values from high quadword of xmm 1 to m 64 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE load:

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads two single-precision floating-point values from the source 64-bit memory operand (third operand) and stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from second XMM register (second operand)
are stored in the lower 64-bits of the destination. The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Stores two packed single-precision floating-point values from the high 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).
Note: VMOVHPS (store) (VEX.NDS.128.0F $17 / r$ ) is legal and has the same behavior as the existing OF 17 store. For VMOVHPS (store) (VEX.NDS.128.0F $17 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## MOVHPS (128-bit Legacy SSE load)

DEST[63:0] (Unmodified)
DEST[127:64] \& SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)

## VMOVHPS (VEX. 128 encoded load)

DEST[63:0] $\leftarrow$ SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVHPS (store)

DEST[63:0] $\leftarrow$ SRC[127:64]
Intel C/C++ Compiler Intrinsic Equivalent
MOVHPS: __m128d _mm_loadh_pi ( __m128d a, __m64 *p)
MOVHPS: $\quad$ void _mm_storeh_pi (__m64 *p, __m128d a)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1 .

## MOVLHPS—Move Packed Single-Precision Floating-Point Values Low to High

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 16 /r <br> MOVLHPS xmm1, xmm2 | RM | V/V | SSE | Move two packed singleprecision floating-point values from low quadword of $x \mathrm{~mm} 2$ to high quadword of $x \mathrm{~mm} 1$. |
| VEX.NDS.128.0F.WIG 16 /г VMOVLHPS xmm1, xmm2, xmm3 | RVM | V/V | AVX | Merge two packed singleprecision floating-point values from low quadword of $x \mathrm{~mm} 3$ and low quadword of $x \mathrm{~mm} 2$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for memory to register moves.

## 128-bit two-argument form:

Moves two packed single-precision floating-point values from the low quadword of the second XMM argument (second operand) to the high quadword of the first XMM register (first argument). The low quadword of the destination operand is left unchanged. The upper 128 bits of the corresponding YMM destination register are unmodified.

## 128-bit three-argument form

Moves two packed single-precision floating-point values from the low quadword of the third XMM argument (third operand) to the high quadword of the destination (first operand). Copies the low quadword from the second XMM argument (second operand) to the low quadword of the destination (first operand). The upper 128-bits of the destination YMM register are zeroed.

If VMOVLHPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Operation
MOVLHPS (128-bit two-argument form)
DEST[63:0] (Unmodified)
DEST[127:64] < SRC[63:0]
DEST[VLMAX-1:128] (Unmodified)
VMOVLHPS (128-bit three-argument form)
DEST[63:0] < SRC1[63:0]
DEST[127:64] \& SRC2[63:0]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
MOVHLPS: __m128 _mm_movelh_ps( m128 a, ..... _m128 b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally \#UD ..... If VEX.L= 1.

## MOVLPD—Move Low Packed Double-Precision Floating-Point Value

| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 0F $12 /$ /r |  |  |  |  |
| MOVLPD xmm, m64 | RM | V/V | SSE2 | Move double-precision <br> floating-point value from <br> m64 to low quadword of <br> xmm register. |
| 66 0F $13 / r$ |  |  |  |  |
| MOVLPD m64, xmm | MR | V/V | SSE2 | Move double-precision <br> floating-point nvalue from <br> low quadword of xmm <br> register to m64. |
| VEX.NDS.128.66.0F.WIG 12/r | RVM V/V | AVX | Merge double-precision <br> floating-point value from <br> m64 and the high quadword <br> of xmm1. |  |
| VMOVLPD xmm2, xmm1, m64 |  | MR V/V | AVX | Move double-precision <br> floating-point values from <br> low quadword of xmm1 to |
| VEX.128.66.0F.WIG 13/r |  |  | m64. |  |
| VMOVLPD m64, xmm1 |  |  |  |  |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE Ioad:

Moves a double-precision floating-point value from the source 64-bit memory operand and stores it in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads a double-precision floating-point value from the source 64-bit memory operand (third operand), merges it with the upper 64-bits of the first source XMM register (second operand), and stores it in the low 128-bits of the destination XMM
register (first operand). The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Stores a double-precision floating-point value from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand).
Note: VMOVLPD (store) (VEX.128.66.0F $13 / r$ ) is legal and has the same behavior as the existing 66 OF 13 store. For VMOVLPD (store) (VEX.128.66.0F $13 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVLPD is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

MOVLPD (128-bit Legacy SSE load)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)
VMOVLPD (VEX. 128 encoded load)
DEST[63:0] $\leftarrow$ SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVLPD (store)

DEST[63:0] $\leqslant$ SRC[63:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVLPD: __m128d _mm_loadl_pd ( _ m128d a, double *p)
MOVLPD: $\quad$ void _mm_storel_pd (double *p, __m128d a)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally
\#UD
If VEX.L= 1.
If VEX.vvvv != 1111B.

## MOVLPS-Move Low Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 12 /r MOVLPS xmm, m64 | RM | V/V | SSE | Move two packed singleprecision floating-point values from m64 to low quadword of $x m m$. |
| OF 13 /r MOVLPS m64, xmm | MR | V/V | SSE | Move two packed singleprecision floating-point values from low quadword of $x m m$ to $m 64$. |
| VEX.NDS.128.0F.WIG 12 /г VMOVLPS xmm2, xmm1, m64 | RVM | V/V | AVX | Merge two packed singleprecision floating-point values from m64 and the high quadword of xmm 1 . |
| VEX.128.0f.WIG 13/r VMOVLPS m64, xmm1 | MR | V/V | AVX | Move two packed singleprecision floating-point values from low quadword of xmm 1 to m 64 . |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

This instruction cannot be used for register to register or memory to memory moves.

## 128-bit Legacy SSE load:

Moves two packed single-precision floating-point values from the source 64-bit memory operand and stores them in the low 64-bits of the destination XMM register. The upper 64bits of the XMM register are preserved. The upper 128-bits of the corresponding YMM destination register are preserved.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## VEX. 128 encoded load:

Loads two packed single-precision floating-point values from the source 64-bit memory operand (third operand), merges them with the upper 64-bits of the first source XMM register (second operand), and stores them in the low 128-bits of the
destination XMM register (first operand). The upper 128-bits of the destination YMM register are zeroed.

## 128-bit store:

Loads two packed single-precision floating-point values from the low 64-bits of the XMM register source (second operand) to the 64-bit memory location (first operand). Note: VMOVLPS (store) (VEX.128.0F $13 / r$ ) is legal and has the same behavior as the existing OF 13 store. For VMOVLPS (store) (VEX.128.0F $13 / r$ ) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

If VMOVLPS is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

MOVLPS (128-bit Legacy SSE load)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

## VMOVLPS (VEX. 128 encoded load)

DEST[63:0] \& SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVLPS (store)

DEST[63:0] $\leftarrow$ SRC[63:0]

## Intel C/C++ Compiler Intrinsic Equivalent

MOVLPS: __m128 _mm_loadl_pi ( __m128 a, __m64 *p)
MOVLPS: void _mm_storel_pi (__m64 *p, __m128 a)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally
\#UD

If VEX.L= 1.
If VEX.vvvv != 1111B.

## MOVMSKPD—Extract Packed Double-Precision Floating-Point Sign Mask

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 50 /г MOVMSKPD reg, xmm | RM | V/V | SSE2 | Extract 2-bit sign mask from xmm and store in reg. The upper bits of r32 or r64 are filled with zeros. |
| VEX.128.66.0F.WIG 50 /г VMOVMSKPD reg, xmm2 | RM | V/V | AVX | Extract 2-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed. |
| VEX.256.66.0F.WIG 50 /г VMOVMSKPD reg, ymm2 | RM | V/V | AVX | Extract 4-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Extracts the sign bits from the packed double-precision floating-point values in the source operand (second operand), formats them into a 2-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM register, and the destination operand is a general-purpose register. The mask is stored in the 2 low-order bits of the destination operand. Zero-extend the upper bits of the destination.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.
VEX. 256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

## Operation

```
(V)MOVMSKPD (128-bit versions)
DEST[0] & SRC[63]
DEST[1] < SRC[127]
IF DEST = r32
    THEN DEST[31:2] < 0;
    ELSE DEST[63:2] < 0;
FI
VMOVMSKPD (VEX. }256\mathrm{ encoded version)
DEST[0] < SRC[63]
DEST[1] < SRC[127]
DEST[2] < SRC[191]
DEST[3] < SRC[255]
IF DEST = r32
    THEN DEST[31:4] < 0;
    ELSE DEST[63:4] < 0;
FI
Intel C/C++ Compiler Intrinsic Equivalent
MOVMSKPD: int _mm_movemask_pd ( __m128d a)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally
#UD If VEX.vvvv != 1111B.
```


## MOVMSKPS—Extract Packed Single-Precision Floating-Point Sign Mask

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 50 /r MOVMSKPS reg, xmm | RM | V/V | SSE | Extract 4-bit sign mask from $x m m$ and store in reg. The upper bits of r32 or r64 are filled with zeros. |
| VEX.128.0F.WIG 50 /r VMOVMSKPS reg, xmm2 | RM | V/V | AVX | Extract 4-bit sign mask from xmm2 and store in reg. The upper bits of r32 or r64 are zeroed. |
| VEX.256.0F.WIG 50 /r VMOVMSKPS reg, ymm2 | RM | V/V | AVX | Extract 8-bit sign mask from ymm2 and store in reg. The upper bits of r32 or r64 are zeroed. |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Extracts the sign bits from the packed single-precision floating-point values in the source operand (second operand), formats them into a 4- or 8-bit mask, and stores the mask in the destination operand (first operand). The source operand is an XMM or YMM register, and the destination operand is a general-purpose register. The mask is stored in the 4 or 8 low-order bits of the destination operand. The upper bits of the destination operand beyond the mask are filled with zeros.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

128-bit versions: The source operand is a YMM register. The destination operand is a general purpose register.

VEX. 256 encoded version: The source operand is a YMM register. The destination operand is a general purpose register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

[^1]
## Operation

```
DEST[0] \leftarrow SRC[31];
DEST[1] \leftarrow SRC[63];
DEST[2] \leftarrow SRC[95];
DEST[3] }\leftarrow SRC[127]
IF DEST = r32
    THEN DEST[31:4] \leftarrow ZeroExtend;
    ELSE DEST[63:4] \leftarrow ZeroExtend;
Fl;
```

(V)MOVMSKPS (128-bit version)
DEST[0] $\leftarrow$ SRC[31]
DEST[1] $\leftarrow$ SRC[63]
DEST[2] $\leftarrow$ SRC[95]
DEST[3] $\leftarrow$ SRC[127]
IF DEST $=$ r32
THEN DEST[31:4] $\leftarrow 0$;
ELSE DEST[63:4] $\leftarrow 0$;
FI
VMOVMSKPS (VEX. 256 encoded version)
DEST[0] $\leftarrow$ SRC[31]
DEST[1] $\leftarrow$ SRC[63]
DEST[2] $\leftarrow$ SRC[95]
DEST[3] $\leftarrow$ SRC[127]
DEST[4] $\leftarrow$ SRC[159]
DEST[5] $\leftarrow$ SRC[191]
DEST[6] $\leftarrow$ SRC[223]
DEST[7] $\leftarrow$ SRC[255]
IF DEST = r32
THEN DEST[31:8] $\leftarrow 0$;
ELSE DEST[63:8] $\leftarrow 0$;
FI
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_movemask_ps(__m128 a)
int _mm256_movemask_ps(__m256 a)
SIMD Floating-Point Exceptions
None.

## Other Exceptions

See Exceptions Type 7; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTDQA - Load Double Quadword Non-Temporal Aligned Hint

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $382 \mathrm{~A} / \mathrm{r}$ <br> MOVNTDQA xmm1, m128 | RM | V/V | SSE4_1 | Move double quadword from m128 to xmm using non-temporal hint if WC memory type. |
| VEX.128.66.0F38.WIG 2A/r VMOVNTDQA xmm1, m128 | RM | V/V | AVX | Move double quadword from m128 to xmm using nontemporal hint if WC memory type. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

MOVNTDQA loads a double quadword from the source operand (second operand) to the destination operand (first operand) using a non-temporal hint. A processor implementation may make use of the non-temporal hint associated with this instruction if the memory source is WC (write combining) memory type. An implementation may also make use of the non-temporal hint associated with this instruction if the memory source is WB (write back) memory type.
A processor's implementation of the non-temporal hint does not override the effective memory type semantics, but the implementation of the hint is processor dependent. For example, a processor implementation may choose to ignore the hint and process the instruction as a normal MOVDQA for any memory type. Another implementation of the hint for WC memory type may optimize data transfer throughput of WC reads. A third implementation may optimize cache reads generated by MOVNTDQA on WB memory type to reduce cache evictions.

## WC Streaming Load Hint

For WC memory type in particular, the processor never appears to read the data into the cache hierarchy. Instead, the non-temporal hint may be implemented by loading a temporary internal buffer with the equivalent of an aligned cache line without filling this data to the cache. Any memory-type aliased lines in the cache will be snooped and flushed. Subsequent MOVNTDQA reads to unread portions of the WC cache line will receive data from the temporary internal buffer if data is available. The temporary internal buffer may be flushed by the processor at any time for any reason, for example:

- A load operation other than a MOVNTDQA which references memory already resident in a temporary internal buffer.
- A non-WC reference to memory already resident in a temporary internal buffer.
- Interleaving of reads and writes to memory currently residing in a single temporary internal buffer.
- Repeated (V)MOVNTDQA loads of a particular 16-byte item in a streaming line.
- Certain micro-architectural conditions including resource shortages, detection of a mis-speculation condition, and various fault conditions
The memory type of the region being read can override the non-temporal hint, if the memory address specified for the non-temporal read is not a WC memory region.
Information on non-temporal reads and writes can be found in Chapter 11, "Memory Cache Control" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Because the WC protocol uses a weakly-ordered memory consistency model, an MFENCE or locked instruction should be used in conjunction with MOVNTDQA instructions if multiple processors might reference the same WC memory locations or in order to synchronize reads of a processor with writes by other agents in the system. Because of the speculative nature of fetching due to MOVNTDQA, Streaming loads must not be used to reference memory addresses that are mapped to I/O devices having side effects or when reads to these devices are destructive. For additional information on MOVNTDQA usages, see Section 12.10.3 in Chapter 12, "Programming with SSE3, SSSE3 and SSE4" of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

The 128-bit (V)MOVNTDQA addresses must be 16-byte aligned or the instruction will cause a \#GP.

Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

## Operation

MOVNTDQA (128bit- Legacy SSE form)
DEST $\leftarrow$ SRC
DEST[VLMAX-1:128] (Unmodified)
VMOVNTDQA (VEX. 128 encoded form)
DEST $\leftarrow$ SRC
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
MOVNTDQA: __m128i _mm_stream_load_si128 (__m128i *p);

Flags Affected
None
Other Exceptions
See Exceptions Type 1.SSE4.1; additionally
\#UD If VEX.L= 1.
If VEX.vvvv != 1111B.

## MOVNTDQ-Store Double Quadword Using Non-Temporal Hint

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF E7 /r MOVNTDQ m128, xmm | MR | V/V | SSE2 | Move double quadword from xmm to m128 using non-temporal hint. |
| VEX.128.66.0f.WIG E7 /r VMOVNTDQ m128, xmm1 | MR | V/V | AVX | Move packed integer values in xmm1 to m128 using non-temporal hint. |
| VEX.256.66.0F.WIG E7 /r VMOVNTDQ m256, ymm1 | MR | V/V | AVX | Move packed integer values in ymm1 to m256 using non-temporal hint. |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the packed integers in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain integer data (packed bytes, words, doublewords, or quadwords). The destination operand is a 128 -bit or 256 -bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX. 256 encoded version) boundary otherwise a general-protection exception (\#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTDQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

1. ModRM.MOD $=011 \mathrm{~B}$ is not permitted

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

Operation
DEST $\leftarrow S R C ;$

Intel C/C++ Compiler Intrinsic Equivalent
MOVNTDQ: void _mm_stream_si128( __m128i *p, __m128i a);
VMOVNTDQ: void _mm256_stream_si256 (__m256i * p, __m256ia);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD If VEX.vvvv $!=111 \mathrm{~B}$.

## MOVNTI-Store Doubleword Using Non-Temporal Hint

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF C3 $/ r$ | MOVNTI m32, r32 | MR | Valid | Valid | Move doubleword from r32 <br> to m32 using non-temporal <br> hint. |
| $R E X . W ~+~ O F ~ C 3 ~$ MOVNTI m64, r64 MR Valid N.E.Move quadword from r64 to <br> Ir |  |  |  | m64 using non-temporal <br> hint. |  |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the doubleword integer in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to minimize cache pollution during the write to memory. The source operand is a general-purpose register. The destination operand is a 32-bit memory location.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTI instructions if multiple processors might use different memory types to read/write the destination memory locations.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SRC;

```
Intel C/C++ Compiler Intrinsic Equivalent
MOVNTI: void _mm_stream_si32 (int *p, int a)
```

SIMD Floating-Point Exceptions
None.

Protected Mode Exceptions
\#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments.
\#SS(0) For an illegal address in the SS segment.
\#PF(fault-code) For a page fault.
\#UD If CPUID.01H:EDX.SSE2[bit 26] $=0$. If the LOCK prefix is used.

Real-Address Mode Exceptions
\#GP If a memory operand is not aligned on a 16-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
\#UD If CPUID.01H:EDX.SSE2[bit 26] $=0$.
If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

Same exceptions as in real address mode.
\#PF(fault-code) For a page fault.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- |
| :--- | :--- |
| canonical form. |  |$\quad$| If the memory address is in a non-canonical form. |
| :--- |
| \#GP(0) | | For a page fault. |
| :--- |
| \#PF(fault-code) |
| \#UD | | If CPUID.01H:EDX.SSE2[bit 26] = 0. |
| :--- |
| If the LOCK prefix is used. |

## MOVNTPD-Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 2B /r MOVNTPD m128, xmm | MR | V/V | SSE2 | Move packed doubleprecision floating-point values from xmm to m128 using non-temporal hint. |
| VEX.128.66.0F.WIG 2B /г VMOVNTPD m128, xmm1 | MR | V/V | AVX | Move packed doubleprecision values in $\mathrm{xmm1}$ to m128 using non-temporal hint. |
| VEX.256.66.0F.WIG 2B/r VMOVNTPD m256, ymm1 | MR | V/V | AVX | Move packed doubleprecision values in ymm1 to m256 using non-temporal hint. |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the packed double-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed double-precision, floating-pointing data. The destination operand is a 128 -bit or 256 -bit memory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32byte (VEX. 256 encoded version) boundary otherwise a general-protection exception (\#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

1. ModRM.MOD $=011 \mathrm{~B}$ is not permitted

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPD instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

## Operation

DEST $\leftarrow$ SRC;

## Intel C/C++ Compiler Intrinsic Equivalent

MOVNTPD: void _mm_stream_pd(double *p, __m128d a)
VMOVNTPD: void _mm256_stream_pd (double * p, __m256d a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE2; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTPS—Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 2B/r MOVNTPS m128, xmm | MR | V/V | SSE | Move packed singleprecision floating-point values from xmm to m128 using non-temporal hint. |
| VEX.128.0F.WIG $2 \mathrm{~B} / \mathrm{r}$ VMOVNTPS m128, xmm1 | MR | V/V | AVX | Move packed singleprecision values xmm 1 to mem using non-temporal hint. |
| VEX.256.0F.WIG $2 \mathrm{~B} / \mathrm{r}$ VMOVNTPS m256, ymm1 | MR | V/V | AVX | Move packed singleprecision values ymm1 to mem using non-temporal hint. |

Instruction Operand Encoding ${ }^{1}$

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the packed single-precision floating-point values in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to prevent caching of the data during the write to memory. The source operand is an XMM register or YMM register, which is assumed to contain packed single-precision, floating-pointing. The destination operand is a 128 -bit or 256 -bitmemory location. The memory operand must be aligned on a 16-byte (128-bit version) or 32-byte (VEX. 256 encoded version) boundary otherwise a general-protection exception (\#GP) will be generated.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

[^2]Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTPS instructions if multiple processors might use different memory types to read/write the destination memory locations.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111 b otherwise instructions will \#UD.

## Operation

DEST $\leftarrow$ SRC;

## Intel C/C++ Compiler Intrinsic Equivalent

MOVNTDQ: void _mm_stream_ps(float * p, __m128 a)
VMOVNTPS: void _mm256_stream_ps (float * p, __m256 a);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 1.SSE; additionally
\#UD If VEX.vvvv != 1111B.

## MOVNTQ—Store of Quadword Using Non-Temporal Hint

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF E7 /r | MOVNTQ m64, | MR | Valid | Valid | Move quadword from mm to <br> mm64 using non-temporal <br> hint. |
|  |  |  |  |  |  |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Moves the quadword in the source operand (second operand) to the destination operand (first operand) using a non-temporal hint to minimize cache pollution during the write to memory. The source operand is an MMX technology register, which is assumed to contain packed integer data (packed bytes, words, or doublewords). The destination operand is a 64-bit memory location.

The non-temporal hint is implemented by using a write combining (WC) memory type protocol when writing the data to memory. Using this protocol, the processor does not write the data into the cache hierarchy, nor does it fetch the corresponding cache line from memory into the cache hierarchy. The memory type of the region being written to can override the non-temporal hint, if the memory address specified for the non-temporal store is in an uncacheable (UC) or write protected (WP) memory region. For more information on non-temporal stores, see "Caching of Temporal vs. Non-Temporal Data" in Chapter 10 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Because the WC protocol uses a weakly-ordered memory consistency model, a fencing operation implemented with the SFENCE or MFENCE instruction should be used in conjunction with MOVNTQ instructions if multiple processors might use different memory types to read/write the destination memory locations.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

DEST $\leftarrow$ SRC;

Intel C/C++ Compiler Intrinsic Equivalent
MOVNTQ: void _mm_stream_pi(__m64 * p, __m64 a)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Table 22-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume $3 A$.

## MOVQ-Move Quadword

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 6F /r | MOVQ mm, mm/m64 | RM | Valid | Valid | Move quadword from $\mathrm{mm} / \mathrm{m} 64$ to mm . |
| OF 7F /r | MOVQ mm/m64, mm | MR | Valid | Valid | Move quadword from mm to mm/m64. |
| F3 OF 7E | MOVQ xmm1, xmm2/m64 | RM | Valid | Valid | Move quadword from xmm2/mem64 to xmm1. |
| 66 OF D6 | MOVQ xmm2/m64, xmm1 | MR | Valid | Valid | Move quadword from $x m m 1$ to $x m m 2 / m e m 64$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

Copies a quadword from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be MMX technology registers, XMM registers, or 64-bit memory locations. This instruction can be used to move a quadword between two MMX technology registers or between an MMX technology register and a 64-bit memory location, or to move data between two XMM registers or between an XMM register and a 64-bit memory location. The instruction cannot be used to transfer data between memory locations.
When the source operand is an XMM register, the low quadword is moved; when the destination operand is an XMM register, the quadword is stored to the low quadword of the register, and the high quadword is cleared to all 0s.
In 64-bit mode, use of the REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

MOVQ instruction when operating on MMX technology registers and memory locations:
DEST $\leftarrow$ SRC;
MOVQ instruction when source and destination operands are XMM registers:
DEST[63:0] $\leftarrow$ SRC[63:0];
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;

MOVQ instruction when source operand is XMM register and destination operand is memory location:

DEST $\leftarrow$ SRC[63:0];

MOVQ instruction when source operand is memory location and destination
operand is XMM register:
DEST[63:0] $\leftarrow$ SRC;
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;

## Flags Affected

None.

Intel C/C++ Compiler Intrinsic Equivalent
MOVQ: m128i_mm_mov_epi64(__m128i a)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Table 22-8, "Exception Conditions for Legacy SIMD/MMX Instructions without FP Exception," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3 A.

## MOVQ2DQ—Move Quadword from MMX Technology to XMM Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F3 OF D6 | MOVQ2DQ $x m m$, <br> Rm | Valid | Valid | Move quadword from mmx <br> to low quadword of $x m m$. |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Moves the quadword from the source operand (second operand) to the low quadword of the destination operand (first operand). The source operand is an MMX technology register and the destination operand is an XMM register.
This instruction causes a transition from x87 FPU to MMX technology operation (that is, the $x 87$ FPU top-of-stack pointer is set to 0 and the $x 87$ FPU tag word is set to all 0s [valid]). If this instruction is executed while an x87 FPU floating-point exception is pending, the exception is handled before the MOVQ2DQ instruction is executed.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[63:0] $\leftarrow$ SRC[63:0];
DEST[127:64] $\leftarrow 0000000000000000 \mathrm{H}$;

## Intel C/C++ Compiler Intrinsic Equivalent

MOVQ2DQ: __128i _mm_movpi64_pi64 ( __m64 a)

## SIMD Floating-Point Exceptions

None.

## Protected Mode Exceptions

\#NM If CRO.TS[bit 3] = 1 .
\#UD If CRO.EM[bit 2] = 1 .
If CR4.OSFXSR[bit 9] $=0$.
If CPUID.01H:EDX.SSE2[bit 26] $=0$.
If the LOCK prefix is used.
\#MF If there is a pending x87 FPU exception.

## Real-Address Mode Exceptions

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

## MOVS/MOVSB/MOVSW/MOVSD/MOVSQ—Move Data from

## String to String

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A4 | MOVS m8, m8 | NP | Valid | Valid | For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A5 | MOVS m16, m16 | NP | Valid | Valid | For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address $(R \mid E) S I$ to $(R \mid E) D I$. |
| A5 | MOVS m32, m32 | NP | Valid | Valid | For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| REX.W + A5 | MOVS m64, m64 | NP | Valid | N.E. | Move qword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A4 | MOVSB | NP | Valid | Valid | For legacy mode, Move byte from address DS:(E)SI to ES:(E)DI. For 64-bit mode move byte from address (R\|E)SI to (R|E)DI. |
| A5 | MOVSW | NP | Valid | Valid | For legacy mode, move word from address DS:(E)SI to ES:(E)DI. For 64-bit mode move word at address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| A5 | MOVSD | NP | Valid | Valid | For legacy mode, move dword from address DS:(E)SI to ES:(E)DI. For 64-bit mode move dword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |
| REX.W + A5 | MOVSQ | NP | Valid | N.E. | Move qword from address ( $\mathrm{R} \mid \mathrm{E}$ )SI to (R\|E)DI. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Moves the byte, word, or doubleword specified with the second operand (source operand) to the location specified with the first operand (destination operand). Both the source and destination operands are located in memory. The address of the source operand is read from the DS:ESI or the DS:SI registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). The address of the destination operand is read from the ES:EDI or the ES:DI registers (again depending on the address-size attribute of the instruction). The DS segment may be overridden with a segment override prefix, but the ES segment cannot be overridden.
At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the MOVS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source and destination operands should be symbols that indicate the size and location of the source value and the destination, respectively. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source and destination operand symbols must specify the correct type (size) of the operands (bytes, words, or doublewords), but they do not have to specify the correct location. The locations of the source and destination operands are always specified by the DS:(E)SI and ES:(E)DI registers, which must be loaded correctly before the move string instruction is executed.
The no-operands form provides "short forms" of the byte, word, and doubleword versions of the MOVS instructions. Here also DS:(E)SI and ES:(E)DI are assumed to be the source and destination operands, respectively. The size of the source and destination operands is selected with the mnemonic: MOVSB (byte move), MOVSW (word move), or MOVSD (doubleword move).
After the move operation, the (E)SI and (E)DI registers are incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0 , the (E)SI and (E)DI register are incremented; if the DF flag is 1, the (E)SI and (E)DI registers are decremented.) The registers are incremented or decremented by 1 for byte operations, by 2 for word operations, or by 4 for doubleword operations.
The MOVS, MOVSB, MOVSW, and MOVSD instructions can be preceded by the REP prefix (see "REP/REPE/REPZ /REPNE/REPNZ-Repeat String Operation Prefix" in Chapter 4 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume $2 B$, for a description of the REP prefix) for block moves of ECX bytes, words, or doublewords.

In 64-bit mode, the instruction's default address size is 64 bits, 32 -bit address size is supported using the prefix 67 H . The 64 -bit addresses are specified by RSI and RDI;

32-bit address are specified by ESI and EDI. Use of the REX.W prefix promotes doubleword operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SRC;
Non-64-bit Mode:
IF (Byte move)
THEN IF DF $=0$
THEN
(E)SI $\leftarrow(\mathrm{E}) \mathrm{SI}+1$;
(E)DI $\leftarrow(E) \mathrm{DI}+1$;

ELSE
(E)SI $\leftarrow(\mathrm{E}) \mathrm{SI}-1 ;$
(E)DI $\leftarrow$ (E)DI-1;

FI;
ELSE IF (Word move)
THEN IF DF $=0$
$(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+2$;
$(\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+2$;
FI;
ELSE
$(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}-2 ;$
(E)DI $\leftarrow$ (E)DI - 2;

Fl ;
ELSE IF (Doubleword move)
THEN IF DF = 0
$(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+4$;
$(\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+4 ;$
FI;
ELSE
(E)SI $\leftarrow$ (E)SI -4;
$(\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}-4 ;$
Fl ;
Fl ;
64-bit Mode:
IF (Byte move)
THEN IF DF $=0$
THEN
$(R \mid E) S I \leftarrow(R \mid E) S I+1 ;$
$(R \mid E) D I \leftarrow(R \mid E) D I+1 ;$

```
    ELSE
        (R|E)SI}\leftarrow(R|E)SI - 1;
        (R|E)DI}\leftarrow(R|E)DI - 1;
        Fl;
    ELSE IF (Word move)
        THEN IF DF = 0
        (R|E)SI\leftarrow(R|E)SI + 2;
        (R|E)DI }\leftarrow(R|E)DI + 2;
        FI;
        ELSE
            (R|E)SI \leftarrow(R|E)SI - 2;
            (R|E)DI}\leftarrow(R|E)DI - 2;
        Fl;
ELSE IF (Doubleword move)
    THEN IF DF = 0
        (R|E)SI\leftarrow(R|E)SI + 4;
        (R|E)DI }\leftarrow(R|E)DI + 4;
        FI;
    ELSE
        (R|E)SI\leftarrow (R|E)SI - 4;
        (R|E)DI \leftarrow(R|E)DI - 4;
        FI;
    ELSE IF (Quadword move)
        THEN IF DF = 0
        (R|E)SI \leftarrow(R|E)SI + 8;
        (R|E)DI }\leftarrow(R|E)DI+8
        Fl;
    ELSE
        (R|E)SI }\leftarrow(R|E)SI - 8
        (R|E)DI}\leftarrow(R|E)DI - 8;
    Fl;
```

FI;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0)
If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| :---: | :---: |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

## MOVSD—Move Scalar Double-Precision Floating-Point Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF $10 / r$ MOVSD xmm1, xmm2/m64 | RM | V/V | SSE2 | Move scalar doubleprecision floating-point value from $x m m 2 / m 64$ to xmm1 register. |
| VEX.NDS.LIG.F2.OF.WIG $10 /$ / VMOVSD xmm1, xmm2, xmm3 | RVM | V/V | AVX | Merge scalar doubleprecision floating-point value from $x m m 2$ and xmm3 to xmm1 register. |
| VEX.LIG.F2.OF.WIG $10 / r$ VMOVSD xmm1, m64 | XM | V/V | AVX | Load scalar double-precision floating-point value from m64 to xmm1 register. |
| F2 OF 11 /r MOVSD xmm2/m64, xmm1 | MR | V/V | SSE2 | Move scalar doubleprecision floating-point value from xmm1 register to $x m m 2 / m 64$. |
| VEX.NDS.LIG.F2.OF.WIG 11 /г VMOVSD xmm1, xmm2, xmm3 | MVR | V/V | AVX | Merge scalar doubleprecision floating-point value from $x m m 2$ and xmm3 registers to xmm1. |
| VEX.LIG.F2.0F.WIG 11 /r VMOVSD m64, xmm1 | MR | V/V | AVX | Move scalar doubleprecision floating-point value from xmm1 register to m64. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| XM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MVR | ModRM:r/m (w) | VEX.vvvv (r) | ModRM:reg (r) | NA |

## Description

MOVSD moves a scalar double-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 64-bit memory locations. This instruc-
tion can be used to move a double-precision floating-point value to and from the low quadword of an XMM register and a 64-bit memory location, or to move a doubleprecision floating-point value between the low quadwords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

For non-VEX encoded instruction syntax and when the source and destination operands are XMM registers, the high quadword of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high quadword of the destination operand is cleared to all 0s.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

Note: For the "VMOVSD m64, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b, otherwise instruction will \#UD.

Note: For the "VMOVSD xmm1, m64" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

VEX encoded instruction syntax supports two source operands and a destination operand if ModR/M.mod field is $11 B$. VEX.vvvv is used to encode the first source operand (the second operand). The low 128 bits of the destination operand stores the result of merging the low quadword of the second source operand with the quad word in bits 127:64 of the first source operand. The upper bits of the destination operand are cleared.

## Operation

MOVSD (128-bit Legacy SSE version: MOVSD XMM1, XMM2)
DEST[63:0] < SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

MOVSD/VMOVSD (128-bit versions: MOVSD m64, xmm1 or VMOVSD m64, xmm1) DEST[63:0] $\leftarrow$ SRC[63:0]

MOVSD (128-bit Legacy SSE version: MOVSD XMM1, m64)
DEST[63:0] $\leftarrow$ SRC[63:0]
DEST[127:64] $\leftarrow 0$
DEST[VLMAX-1:128] (Unmodified)

VMOVSD (VEX.NDS.128.F2.0F 11 /r: VMOVSD xmm1, xmm2, xmm3)
DEST[63:0] $\leftarrow$ SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, xmm2, xmm3)
DEST[63:0] $\leftarrow$ SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]

## DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVSD (VEX.NDS.128.F2.0F 10 /r: VMOVSD xmm1, m64) <br> DEST[63:0] $\leftarrow$ SRC[63:0] <br> DEST[VLMAX-1:64] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MOVSD: __m128d _mm_load_sd (double *p)
MOVSD: void _mm_store_sd (double *p, __m128d a)
MOVSD: __m128d _mm_store_sd (__m128d a, __m128d b)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.vvvv != 1111B.

## MOVSHDUP-Move Packed Single-FP High and Duplicate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | ```CPUID Feature Flag``` | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 16 /r MOVSHDUP xmm1, xmm2/m128 | RM | V/V | SSE3 | Move two single-precision floating-point values from the higher 32-bit operand of each qword in $x m m 2 / m 128$ to $x m m 1$ and duplicate each 32-bit operand to the lower 32-bits of each qword. |
| VEX.128.F3.OF.WIG 16 /г VMOVSHDUP xmm1, xmm2/m128 | RM | V/V | AVX | Move odd index singleprecision floating-point values from xmm2/mem and duplicate each element into xmm 1 . |
| VEX.256.F3.0F.WIG 16 /г VMOVSHDUP ymm1, ymm2/m256 | RM | V/V | AVX | Move odd index singleprecision floating-point values from ymm2/mem and duplicate each element into ymm1. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 1 and 3 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register. See Figure 4-3.


OM15998

Figure 4-3. MOVSHDUP-Move Packed Single-FP High and Duplicate

In 64-bit mode, use of the REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVSHDUP (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow$ SRC[63:32]
DEST[63:32] $\leftarrow$ SRC[63:32]
DEST[95:64] \& SRC[127:96]
DEST[127:96] $\leftarrow$ SRC[127:96]
DEST[VLMAX-1:128] (Unmodified)
VMOVSHDUP (VEX. 128 encoded version)
DEST[31:0] $\leqslant$ SRC[63:32]
DEST[63:32] $\leqslant$ SRC[63:32]
DEST[95:64] $\leftarrow$ SRC[127:96]
DEST[127:96] $\leftarrow \operatorname{SRC}[127: 96]$

DEST[VLMAX-1:128] $\leftarrow 0$

```
VMOVSHDUP (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC[63:32]
DEST[63:32] < SRC[63:32]
DEST[95:64] < SRC[127:96]
DEST[127:96] < SRC[127:96]
DEST[159:128] < SRC[191:160]
DEST[191:160] < SRC[191:160]
DEST[223:192] < SRC[255:224]
DEST[255:224] < SRC[255:224]
```

Intel C/C++ Compiler Intrinsic Equivalent
(V)MOVSHDUP: __m128 _mm_movehdup_ps(__m128 a)

VMOVSHDUP: __m256 _mm256_movehdup_ps (__m256 a);

## Exceptions

General protection exception if not aligned on 16-byte boundary, regardless of segment.

Numeric Exceptions
None

Other Exceptions
See Exceptions Type 2.

## MOVSLDUP-Move Packed Single-FP Low and Duplicate

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 12 /r <br> MOVSLDUP xmm1, xmm2/m128 | RM | V/V | SSE3 | Move two single-precision floating-point values from the lower 32-bit operand of each qword in $x m m 2 / m 128$ to $x \mathrm{~mm} 1$ and duplicate each 32-bit operand to the higher 32-bits of each qword. |
| VEX.128.F3.OF.WIG 12 /г VMOVSLDUP xmm1, xmm2/m128 | RM | V/V | AVX | Move even index singleprecision floating-point values from xmm2/mem and duplicate each element into xmm1. |
| VEX.256.F3.OF.WIG 12 /г VMOVSLDUP ymm1, ymm2/m256 | RM | V/V | AVX | Move even index singleprecision floating-point values from ymm2/mem and duplicate each element into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

The linear address corresponds to the address of the least-significant byte of the referenced memory data. When a memory address is indicated, the 16 bytes of data at memory location m128 are loaded and the single-precision elements in positions 0 and 2 are duplicated. When the register-register form of this operation is used, the same operation is performed but with data coming from the 128-bit source register.
See Figure 4-4.


OM15999

Figure 4-4. MOVSLDUP-Move Packed Single-FP Low and Duplicate

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

## MOVSLDUP (128-bit Legacy SSE version)

```
DEST[31:0] < SRC[31:0]
DEST[63:32] < SRC[31:0]
DEST[95:64] < SRC[95:64]
DEST[127:96] < SRC[95:64]
DEST[VLMAX-1:128] (Unmodified)
```

VMOVSLDUP (VEX. 128 encoded version)
DEST[31:0] $\leqslant$ SRC[31:0]
DEST[63:32] $\leftarrow$ SRC[31:0]
DEST[95:64] $\leqslant$ SRC[95:64]
DEST[127:96] $\leftarrow$ SRC[95:64]

```
DEST[VLMAX-1:128]}\leftarrow
VMOVSLDUP (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC[31:0]
DEST[63:32] < SRC[31:0]
DEST[95:64] < SRC[95:64]
DEST[127:96] < SRC[95:64]
DEST[159:128] < SRC[159:128]
DEST[191:160] \leftarrow SRC[159:128]
DEST[223:192] < SRC[223:192]
DEST[255:224] < SRC[223:192]
Intel C/C++ Compiler Intrinsic Equivalent
(V)MOVSLDUP: __m128_mm_moveldup_ps(__m128 a)
VMOVSLDUP: __m256 _mm256_moveldup_ps (__m256 a);
```


## Exceptions

```
General protection exception if not aligned on 16-byte boundary, regardless of segment.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv \(!=1111 \mathrm{~B}\).
```


## MOVSS-Move Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF $10 / r$ MOVSS xmm1, xmm2/m32 | RM | V/V | SSE | Move scalar single-precision floating-point value from xmm2/m32 to xmm1 register. |
| VEX.NDS.LIG.F3.OF.WIG 10 /r VMOVSS xmm1, xmm2, xmm3 | RVM | V/V | AVX | Merge scalar singleprecision floating-point value from xmm2 and xmm3 to xmm1 register. |
| VEX.LIG.F3.OF.WIG 10 /r VMOVSS xmm1, m32 | XM | V/V | AVX | Load scalar single-precision floating-point value from m32 to xmm1 register. |
| F3 OF 11 /r MOVSS xmm2/m32, xmm | MR | V/V | SSE | Move scalar single-precision floating-point value from xmm1 register to xmm2/m32. |
| VEX.NDS.LIG.F3.OF.WIG 11 /г VMOVSS xmm1, xmm2, xmm3 | MVR | V/V | AVX | Move scalar single-precision floating-point value from xmm 2 and xmm 3 to xmm 1 register. |
| VEX.LIG.F3.OF.WIG 11 /r VMOVSS m32, xmm1 | MR | V/V | AVX | Move scalar single-precision floating-point value from xmm1 register to m32. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |
| XM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MVR | ModRM:r/m (w) | VEX.vvvv (r) | ModRM:reg (r) | NA |

## Description

Moves a scalar single-precision floating-point value from the source operand (second operand) to the destination operand (first operand). The source and destination operands can be XMM registers or 32-bit memory locations. This instruction can be used to move a single-precision floating-point value to and from the low doubleword
of an XMM register and a 32-bit memory location, or to move a single-precision floating-point value between the low doublewords of two XMM registers. The instruction cannot be used to transfer data between memory locations.

For non-VEX encoded syntax and when the source and destination operands are XMM registers, the high doublewords of the destination operand remains unchanged. When the source operand is a memory location and destination operand is an XMM registers, the high doublewords of the destination operand is cleared to all 0s.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
VEX encoded instruction syntax supports two source operands and a destination operand if ModR/M.mod field is 11B. VEX.vvvv is used to encode the first source operand (the second operand). The low 128 bits of the destination operand stores the result of merging the low dword of the second source operand with three dwords in bits 127:32 of the first source operand. The upper bits of the destination operand are cleared.

Note: For the "VMOVSS m32, xmm1" (memory store form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.
Note: For the "VMOVSS xmm1, m32" (memory load form) instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

## Operation

MOVSS (Legacy SSE version when the source and destination operands are both XMM registers)
DEST[31:0] $\leftarrow ~ S R C[31: 0]$
DEST[VLMAX-1:32] (Unmodified)
MOVSS/VMOVSS (when the source operand is an XMM register and the destination is memory)
DEST[31:0] $\leqslant ~ S R C[31: 0]$
MOVSS (Legacy SSE version when the source operand is memory and the destination is an XMM register)
DEST[31:0] \& SRC[31:0]
DEST[127:32] $\leftarrow 0$
DEST[VLMAX-1:128] (Unmodified)
VMOVSS (VEX.NDS.128.F3.0F $11 / r$ where the destination is an XMM register)
DEST[31:0] \& SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMOVSS (VEX.NDS.128.F3.0F $10 / r$ where the source and destination are XMM registers)

```
DEST[31:0] < SRC2[31:0]
DEST[127:32] < SRC1[127:32]
DEST[VLMAX-1:128] <0
VMOVSS (VEX.NDS.128.F3.0F 10 /r when the source operand is memory and the destination is an XMM register)
DEST[31:0] \(\leftarrow\) SRC[31:0]
DEST[VLMAX-1:32] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
MOVSS: __m128 _mm_load_ss(float * p)
MOVSS: void _mm_store_ss(float * p,_m128 a)
MOVSS: __m128 _mm_move_ss(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.vvvv != 1111B.
```


## MOVSX/MOVSXD-Move with Sign-Extension

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF BE /r | MOVSX r16, r/m8 | RM | Valid | Valid | Move byte to word with sign-extension. |
| OF BE /r | MOVSX r32, r/m8 | RM | Valid | Valid | Move byte to doubleword with sign-extension. |
| REX + OF BE /r | MOVSX r64, r/m8* | RM | Valid | N.E. | Move byte to quadword with sign-extension. |
| OF BF/r | $\begin{aligned} & \text { MOVSX r32, } \\ & \text { r/m16 } \end{aligned}$ | RM | Valid | Valid | Move word to doubleword, with sign-extension. |
| $\begin{aligned} & \mathrm{REX} . \mathrm{W}+\mathrm{OF} \mathrm{BF} \\ & /\ulcorner \end{aligned}$ | $\begin{aligned} & \text { MOVSX r64, } \\ & \text { r/m16 } \end{aligned}$ | RM | Valid | N.E. | Move word to quadword with sign-extension. |
| REX.W** +63 /r | MOVSXD r64, r/m32 | RM | Valid | N.E. | Move doubleword to quadword with signextension. |

## NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
** The use of MOVSXD without REX.W in 64-bit mode is discouraged, Regular MOV should be used instead of using MOVSXD without REX.W.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Copies the contents of the source operand (register or memory location) to the destination operand (register) and sign extends the value to 16 or 32 bits (see Figure 7-6 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1). The size of the converted value depends on the operand-size attribute.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ SignExtend(SRC);

Flags Affected
None.

| Protected Mode Exceptions |
| :--- |
| \#GP(0) |
| If a memory operand effective address is outside the CS, DS, |
| ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment |
| selector. |
| If a memory operand effective address is outside the SS |
| segment limit. |
| If a page fault occurs. |
| \#SS(0) |


| \#PF(fault-code) |
| :--- | :--- |
| \#AC(0) |


| If alignment checking is enabled and an unaligned memory |
| :--- | :--- |
| reference is made while the current privilege level is 3. |

If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |

INSTRUCTION SET REFERENCE, M-Z
\#UD If the LOCK prefix is used.

MOVUPD-Move Unaligned Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 10 /r <br> MOVUPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Move packed doubleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| VEX.128.66.0F.WIG 10 /г VMOVUPD xmm1, xmm2/m128 | RM | V/V | AVX | Move unaligned packed double-precision floatingpoint from xmm2/mem to xmm1. |
| VEX.256.66.0F.WIG $10 / г$ VMOVUPD ymm1, ymm2/m256 | RM | V/V | AVX | Move unaligned packed double-precision floatingpoint from ymm2/mem to ymm1. |
| 66 OF 11 /r MOVUPD xmm2/m128, xmm | MR | V/V | SSE2 | Move packed doubleprecision floating-point values from xmm1 to xmm2/m128. |
| VEX.128.66.0f.WIG 11 /r VMOVUPD xmm2/m128, xmm1 | MR | V/V | AVX | Move unaligned packed double-precision floatingpoint from xmm1 to xmm2/mem. |
| VEX.256.66.0F.WIG 11 /г VMOVUPD ymm2/m256, ymm1 | MR | V/V | AVX | Move unaligned packed double-precision floatingpoint from ymm1 to ymm2/mem. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| MR | ModRM:r/m (w) | ModRM:reg (r) | NA | NA |

## Description

## 128-bit versions:

Moves a double quadword containing two packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit
memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (\#GP) to be generated. ${ }^{1}$
To move double-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPD instruction.
While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a generalprotection exception (\#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## VEX. 256 encoded version:

Moves 256 bits of packed double-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

MOVUPD (128-bit load and register-copy form Legacy SSE version)
DEST[127:0] $\leqslant ~ S R C[127: 0]$
DEST[VLMAX-1:128] (Unmodified)
(V)MOVUPD (128-bit store form)

DEST[127:0] $\leftarrow$ SRC[127:0]

1. If alignment checking is enabled (CRO.AM $=1$, RFLAGS. $A C=1$, and $C P L=3$ ), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.
VMOVUPD (VEX. 128 encoded version)DEST[127:0] $\leqslant$ SRC[127:0]DEST[VLMAX-1:128] $\leftarrow 0$
VMOVUPD (VEX. 256 encoded version)DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVUPD: __m128 _mm_loadu_pd(double * p)
MOVUPD: void _mm_storeu_pd(double *p, __m128 a)
VMOVUPD: __m256d _mm256_loadu_pd (__m256d * p);
VMOVUPD: _mm256_storeu_pd(_m256d *p, __m256d a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4
Note treatment of \#AC varies; additionally
\#UD ..... If VEX.vvvv != 1111B.

MOVUPS—Move Unaligned Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 10 /r <br> MOVUPS xmm1, xmm2/m128 | RM | V/V | SSE | Move packed singleprecision floating-point values from $x m m 2 / m 128$ to xmm1. |
| VEX.128.0F.WIG 10 /r VMOVUPS xmm1, xmm2/m128 | RM | V/V | AVX | Move unaligned packed single-precision floatingpoint from xmm2/mem to xmm1. |
| VEX.256.0F.WIG 10 /r VMOVUPS ymm1, ymm2/m256 | RM | V/V | AVX | Move unaligned packed single-precision floatingpoint from ymm2/mem to ymm1. |
| OF 11 /r MOVUPS xmm2/m128, xmm1 | MR | V/V | SSE | Move packed singleprecision floating-point values from xmm 1 to xmm2/m128. |
| VEX.128.0F.WIG 11 /г VMOVUPS xmm2/m128, xmm1 | MR | V/V | AVX | Move unaligned packed single-precision floatingpoint from xmm1 to xmm2/mem. |
| VEX.256.0F.WIG 11 /r VMOVUPS ymm2/m256, ymm1 | MR | V/V | AVX | Move unaligned packed single-precision floatingpoint from ymm1 to ymm2/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM:r/m $(r)$ | NA | NA |
| MR | ModRM:r/m $(w)$ | ModRM:reg $(r)$ | NA | NA |

## Description

128-bit versions: Moves a double quadword containing four packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, store the contents of an XMM register into a 128-bit memory location, or move data between two XMM registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

When the source or destination operand is a memory operand, the operand may be unaligned on a 16-byte boundary without causing a general-protection exception (\#GP) to be generated. ${ }^{1}$

To move packed single-precision floating-point values to and from memory locations that are known to be aligned on 16-byte boundaries, use the MOVAPS instruction.

While executing in 16-bit addressing mode, a linear address for a 128-bit data access that overlaps the end of a 16-bit segment is not allowed and is defined as reserved behavior. A specific processor implementation may or may not generate a generalprotection exception (\#GP) in this situation, and the address that spans the end of the segment may or may not wrap around to the beginning of the segment.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: Moves 256 bits of packed single-precision floating-point values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111 b otherwise instructions will \#UD.

## Operation

MOVUPS (128-bit load and register-copy form Legacy SSE version) DEST[127:0] \& SRC[127:0] DEST[VLMAX-1:128] (Unmodified)
(V)MOVUPS (128-bit store form)

DEST[127:0] $\leftarrow$ SRC[127:0]
VMOVUPS (VEX. 128 encoded load-form)
DEST[127:0] $\leqslant$ SRC[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$

VMOVUPS (VEX. 256 encoded version)

1. If alignment checking is enabled (CRO.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.
DEST[255:0] $\leftarrow$ SRC[255:0]
Intel C/C++ Compiler Intrinsic Equivalent
MOVUPS: __m128 _mm_loadu_ps(double * p)
MOVUPS: void_mm_storeu_ps(double *p, __m128 a)
VMOVUPS: __m256 _mm256_loadu_ps (__m256 * p);
VMOVUPS: _mm256_storeu_ps(_m256 *p, __m256 a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4
Note treatment of \#AC varies; additionally
\#UD If VEX.vvvv != 1111B.

## MOVZX—Move with Zero-Extend

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF B6 /r | MOVZX r16, r/m8 | RM | Valid | Valid | Move byte to word with zero-extension. |
| OF B6/r | MOVZX r32, r/m8 | RM | Valid | Valid | Move byte to doubleword, zero-extension. |
| $\begin{aligned} & \text { REX.W + OF B6 } \\ & / r \end{aligned}$ | MOVZX r64, r/m8* | RM | Valid | N.E. | Move byte to quadword, zero-extension. |
| OF B7 /r | $\begin{aligned} & \text { MOVZX r32, } \\ & \text { r/m16 } \end{aligned}$ | RM | Valid | Valid | Move word to doubleword, zero-extension. |
| $\begin{aligned} & \text { REX.W + OF B7 } \\ & \text { /r } \end{aligned}$ | $\begin{aligned} & \text { MOVZX r64, } \\ & \text { r/m16 } \end{aligned}$ | RM | Valid | N.E. | Move word to quadword, zero-extension. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if the REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Copies the contents of the source operand (register or memory location) to the destination operand (register) and zero extends the value. The size of the converted value depends on the operand-size attribute.
In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ ZeroExtend(SRC);

Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |

## MPSADBW - Compute Multiple Packed Sums of Absolute Difference

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A 42 /г ib <br> MPSADBW xmm1, xmm2/m128, imm8 | RMI | V/V | SSE4_1 | Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in $x m m 1$ and $x m m 2 / m 128$ and writes the results in xmm1. Starting offsets within $x m m 1$ and xmm2/m128 аге determined by imm8. |
| VEX.NDS.128.66.0F3A.WIG $42 /$ / ib VMPSADBW xmm1, xmm2, xmm3/m128, imm8 | RVMI | V/V | AVX | Sums absolute 8-bit integer difference of adjacent groups of 4 byte integers in $x m m 2$ and $x m m 3 / m 128$ and writes the results in xmm 1 . Starting offsets within $x m m 2$ and $x m m 3 / m 128$ are determined by imm8. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

MPSADBW sums the absolute difference (SAD) of a pair of unsigned bytes for a group of 4 byte pairs, and produces 8 SAD results (one for each 4 byte-pairs) stored as 8 word integers in the destination operand (first operand). Each 4 byte pairs are selected from the source operand (first operand) and the destination according to the bit fields specified in the immediate byte (third operand).

The immediate byte provides two bit fields:
SRC_OFFSET: the value of Imm8[1:0]*32 specifies the offset of the 4 sequential source bytes in the source operand.
DEST_OFFSET: the value of Imm8[2]*32 specifies the offset of the first of 8 groups of 4 sequential destination bytes in the destination operand. The next four destination bytes starts at DEST_OFFSET + 8, etc.

The SAD operation is repeated 8 times, each time using the same 4 source bytes but selecting the next group of 4 destination bytes starting at the next higher byte in the destination. Each 16-bit sum is written to destination.

128-bit Legacy SSE version: The first source and destination are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

If VMPSADBW is encoded with VEX.L= 1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

```
MPSADBW (128-bit Legacy SSE version)
SRC_OFFSET < imm8[1:0]*32
DEST_OFFSET < imm8[2]*32
DEST_BYTEO < DEST[DEST_OFFSET+7:DEST_OFFSET]
DEST_BYTE1 < DEST[DEST_OFFSET+15:DEST_OFFSET+8]
DEST_BYTE2 < DEST[DEST_OFFSET+23:DEST_OFFSET+16]
DEST_BYTE3 < DEST[DEST_OFFSET+31:DEST_OFFSET+24]
DEST_BYTE4 < DEST[DEST_OFFSET+39:DEST_OFFSET+32]
DEST_BYTE5 < DEST[DEST_OFFSET+47:DEST_OFFSET+40]
DEST_BYTE6 < DEST[DEST_OFFSET+55:DEST_OFFSET+48]
DEST_BYTE7 < DEST[DEST_OFFSET+63:DEST_OFFSET+56]
DEST_BYTE8 < DEST[DEST_OFFSET+71:DEST_OFFSET+64]
DEST_BYTE9 < DEST[DEST_OFFSET+79:DEST_OFFSET+72]
DEST_BYTE10 < DEST[DEST_OFFSET+87:DEST_OFFSET+80]
```

SRC_BYTEO < SRC[SRC_OFFSET+7:SRC_OFFSET]
SRC_BYTE1 < SRC[SRC_OFFSET+15:SRC_OFFSET+8]
SRC_BYTE2 $\leftarrow$ SRC[SRC_OFFSET+23:SRC_OFFSET+16]
SRC_BYTE3 < SRC[SRC_OFFSET+31:SRC_OFFSET+24]
TEMPO $\leftarrow$ ABS( DEST_BYTEO - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE1-SRC_BYTE1)
TEMP2 < ABS( DEST_BYTE2 - SRC_BYTE2)
TEMP3 < ABS( DEST_BYTE3 - SRC_BYTE3)
DEST[15:0] $\leftarrow$ TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS( DEST_BYTE1-SRC_BYTEO)
TEMP1 $\leftarrow$ ABS( DEST_BYTE2 - SRC_BYTE1)
TEMP2 $\leftarrow$ ABS( DEST_BYTE3 - SRC_BYTE2)
TEMP3 < ABS( DEST_BYTE4 - SRC_BYTE3)
DEST[31:16] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3

```
TEMPO < ABS(DEST_BYTE2 - SRC_BYTEO)
TEMP1 \leftarrow ABS(DEST_BYTE3 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE4 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE5 - SRC_BYTE3)
DEST[47:32] \leftarrow TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE3 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE4 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE5 - SRC_BYTE2)
TEMP3 \leftarrow ABS(DEST_BYTE6 - SRC_BYTE3)
DEST[63:48] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE4 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE5 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE6 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE7 - SRC_BYTE3)
DEST[79:64] < TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE5 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE6 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE7 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE8 - SRC_BYTE3)
DEST[95:80] < TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE6 - SRC_BYTEO)
TEMP1 < ABS(DEST_BYTE7 - SRC_BYTE1)
TEMP2 < ABS(DEST_BYTE8 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE9 - SRC_BYTE3)
DEST[111:96] & TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(DEST_BYTE7 - SRC_BYTEO)
TEMP1 \leftarrow ABS(DEST_BYTE8 - SRC_BYTE1)
TEMP2 \leftarrow ABS(DEST_BYTE9 - SRC_BYTE2)
TEMP3 < ABS(DEST_BYTE10-SRC_BYTE3)
DEST[127:112] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
DEST[VLMAX-1:128] (Unmodified)
VMPSADBW (VEX.128 encoded version)
SRC2_OFFSET < imm8[1:0]*32
SRC1_OFFSET < imm8[2]*32
SRC1_BYTEO < SRC1[SRC1_OFFSET+7:SRC1_OFFSET]
SRC1_BYTE1 < SRC1[SRC1_OFFSET+15:SRC1_OFFSET+8]
```

SRC1_BYTE2 $\leftarrow$ SRC1[SRC1_OFFSET+23:SRC1_OFFSET+16]
SRC1_BYTE3 $\leftarrow$ SRC1[SRC1_OFFSET+31:SRC1_OFFSET+24]
SRC1_BYTE4 $\leftarrow$ SRC1[SRC1_OFFSET+39:SRC1_OFFSET+32]
SRC1_BYTE5 $\leftarrow$ SRC1[SRC1_OFFSET+47:SRC1_OFFSET+40]
SRC1_BYTE6 $\leftarrow$ SRC1[SRC1_OFFSET+55:SRC1_OFFSET+48]
SRC1_BYTE7 $\leftarrow$ SRC1[SRC1_OFFSET+63:SRC1_OFFSET+56]
SRC1_BYTE8 $\leftarrow$ SRC1[SRC1_OFFSET+71:SRC1_OFFSET+64]
SRC1_BYTE9 $\leftarrow$ SRC1[SRC1_OFFSET+79:SRC1_OFFSET+72]
SRC1_BYTE10 < SRC1[SRC1_OFFSET+87:SRC1_OFFSET+80]

SRC2_BYTEO < SRC2[SRC2_OFFSET+7:SRC2_OFFSET]
SRC2_BYTE1 < SRC2[SRC2_OFFSET+15:SRC2_OFFSET+8]
SRC2_BYTE2 < SRC2[SRC2_OFFSET+23:SRC2_OFFSET+16]
SRC2_BYTE3 < SRC2[SRC2_OFFSET+31:SRC2_OFFSET+24]

TEMPO $\leftarrow$ ABS(SRC1_BYTEO - SRC2_BYTEO)
TEMP1 \& ABS(SRC1_BYTE1-SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE2 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE3-SRC2_BYTE3)
DEST[15:0] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(SRC1_BYTE1 - SRC2_BYTEO)
TEMP1 $\leftarrow$ ABS(SRC1_BYTE2 - SRC2_BYTE1)
TEMP2 $\leftarrow$ ABS(SRC1_BYTE3 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE4-SRC2_BYTE3)
DEST[31:16] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(SRC1_BYTE2 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE3-SRC2_BYTE1)
TEMP2 $\leftarrow$ ABS(SRC1_BYTE4 - SRC2_BYTE2)
TEMP3 $\leftarrow$ ABS(SRC1_BYTE5 - SRC2_BYTE3)
DEST[47:32] $\leftarrow$ TEMP0 + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE3 - SRC2_BYTEO)
TEMP1 $\leftarrow$ ABS(SRC1_BYTE4-SRC2_BYTE1)
TEMP2 $\leftarrow$ ABS(SRC1_BYTE5 - SRC2_BYTE2)
TEMP3 $\leftarrow$ ABS(SRC1_BYTE6 - SRC2_BYTE3)
DEST[63:48] $\leftarrow$ TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO $\leftarrow$ ABS(SRC1_BYTE4 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE5-SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE6-SRC2_BYTE2)
TEMP3 $\leftarrow$ ABS(SRC1_BYTE7-SRC2_BYTE3)
DEST[79:64] $\leftarrow$ TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO <ABS(SRC1_BYTE5 - SRC2_BYTEO)
TEMP1 $\leftarrow$ ABS(SRC1_BYTE6 - SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE7-SRC2_BYTE2)

```
TEMP3 < ABS(SRC1_BYTE8 - SRC2_BYTE3)
DEST[95:80] < TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(SRC1_BYTE6 - SRC2_BYTEO)
TEMP1 \leftarrow ABS(SRC1_BYTE7 - SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE8 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE9 - SRC2_BYTE3)
DEST[111:96] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
TEMPO < ABS(SRC1_BYTE7 - SRC2_BYTEO)
TEMP1 < ABS(SRC1_BYTE8-SRC2_BYTE1)
TEMP2 < ABS(SRC1_BYTE9 - SRC2_BYTE2)
TEMP3 < ABS(SRC1_BYTE10-SRC2_BYTE3)
DEST[127:112] \leftarrow TEMPO + TEMP1 + TEMP2 + TEMP3
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
MPSADBW: __m128i _mm_mpsadbw_epu8 (__m128i s1,__m128i s2, const int mask);
Flags Affected
None
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## MUL-Unsigned Multiply

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /4 | MUL r/m8 | M | Valid | Valid | Unsigned multiply $(\mathrm{AX} \leftarrow \mathrm{AL}$ * r/m8). |
| REX + F6 /4 | MUL $\quad$ //m8* | M | Valid | N.E. | Unsigned multiply $(\mathrm{AX} \leftarrow \mathrm{AL}$ * r/m8). |
| F7 /4 | MUL r/m16 | M | Valid | Valid | Unsigned multiply (DX:AX $\leftarrow$ AX * r/m16). |
| F7 /4 | MUL r/m32 | M | Valid | Valid | Unsigned multiply (EDX:EAX $\leftarrow E A X * r / m 32$ ). |
| REX.W + F7 /4 | MUL r/m64 | M | Valid | N.E. | Unsigned multiply (RDX:RAX $\leftarrow R A X * r / m 64$ |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM: $/$ /m (r) | NA | NA | NA |

## Description

Performs an unsigned multiplication of the first operand (destination operand) and the second operand (source operand) and stores the result in the destination operand. The destination operand is an implied operand located in register $A L, A X$ or EAX (depending on the size of the operand); the source operand is located in a general-purpose register or a memory location. The action of this instruction and the location of the result depends on the opcode and the operand size as shown in Table 4-9.

The result is stored in register $A X$, register pair $D X: A X$, or register pair EDX:EAX (depending on the operand size), with the high-order bits of the product contained in register AH, DX, or EDX, respectively. If the high-order bits of the product are 0, the CF and OF flags are cleared; otherwise, the flags are set.

In 64-bit mode, the instruction's default operation size is 32 bits. Use of the REX.R prefix permits access to additional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits.
See the summary chart at the beginning of this section for encoding data and limits.

Table 4-9. MUL Results

| Operand Size | Source 1 | Source 2 | Destination |
| :--- | :--- | :--- | :--- |
| Byte | AL | r/m8 | AX |
| Word | AX | r/m16 | DX:AX |
| Doubleword | EAX | r/m32 | EDX:EAX |
| Quadword | RAX | r/m64 | $R D X: R A X$ |

## Operation

```
IF (Byte operation)
    THEN
        \(A X \leftarrow A L * S R C ;\)
    ELSE (* Word or doubleword operation *)
            IF OperandSize \(=16\)
        THEN
            \(D X: A X \leftarrow A X * S R C ;\)
        ELSE IF OperandSize = 32
            THEN EDX:EAX \(\leftarrow E A X * S R C ; ~ F I ;\)
        ELSE (* OperandSize \(=64\) *)
            \(R D X: R A X \leftarrow R A X * S R C ;\)
        FI;
```

Fl ;

## Flags Affected

The OF and CF flags are set to 0 if the upper half of the result is 0 ; otherwise, they are set to 1 . The SF, ZF, AF, and PF flags are undefined.

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. <br> If the DS, ES, FS, or GS register contains a NULL segment <br> selector. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory |  |
| reference is made while the current privilege level is 3. |  |

Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS | If a memory operand effective address is outside the SS <br> segment limit. |
| \#UD | If the LOCK prefix is used. |

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |

## MULPD-Multiply Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { / } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 59 /r <br> MULPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply packed doubleprecision floating-point values in xmm2/m128 by xmm1. |
| VEX.NDS.128.66.0F.WIG 59 /r VMULPD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply packed doubleprecision floating-point values from xmm3/mem to xmm2 and stores result in xmm1. |
| VEX.NDS.256.66.0F.WIG 59 /r VMULPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Multiply packed doubleprecision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvVv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD multiply of the two or four packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

MULPD (128-bit Legacy SSE version)
DEST[63:0] \& DEST[63:0] * SRC[63:0]
DEST[127:64] < DEST[127:64] * SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

## VMULPD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] * SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] * SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VMULPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] * SRC2[63:0]
DEST[127:64] < SRC1[127:64] * SRC2[127:64]
DEST[191:128] $\leqslant \operatorname{SRC1}[191: 128]$ * SRC2[191:128]
DEST[255:192] $\leqslant$ SRC1[255:192] * SRC2[255:192]

## Intel C/C++ Compiler Intrinsic Equivalent

MULPD: __m128d _mm_mul_pd (m128d a, m128d b)
VMULPD: __m256d _mm256_mul_pd (__m256d a, __m256d b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2

## MULPS—Multiply Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 59 /r <br> MULPS xmm1, xmm2/m128 | RM | V/V | SSE | Multiply packed singleprecision floating-point values in xmm2/mem by xmm1. |
| VEX.NDS.128.0F.WIG 59 / VMULPS xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply packed singleprecision floating-point values from $x m m 3 / m e m$ to xmm2 and stores result in xmm1. |
| VEX.NDS.256.0F.WIG 59 /r VMULPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Multiply packed singleprecision floating-point values from ymm3/mem to ymm2 and stores result in ymm1. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD multiply of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. See Figure 10-5 in the Inte $\overparen{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floatingpoint operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

MULPS (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[63:32] $\leftarrow \operatorname{SRC1}[63: 32]$ * SRC2[63:32]
DEST[95:64] < SRC1[95:64] * SRC2[95:64]
DEST[127:96] \& SRC1[127:96] * SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

## VMULPS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[63:32] < SRC1[63:32] * SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] * SRC2[95:64]
DEST[127:96] \& SRC1[127:96] * SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

## VMULPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] * SRC2[63:32]
DEST[95:64] < SRC1[95:64] * SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] * SRC2[127:96]
DEST[159:128] < SRC1[159:128] * SRC2[159:128]
DEST[191:160] < SRC1[191:160] * SRC2[191:160]
DEST[223:192] $\leqslant$ SRC1[223:192] * SRC2[223:192]
DEST[255:224] \& SRC1[255:224] * SRC2[255:224].

## Intel C/C++ Compiler Intrinsic Equivalent

MULPS: __m128 _mm_mul_ps(__m128 a, __m128 b)
VMULPS: __m256 _mm256_mul_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 2

## MULSD-Multiply Scalar Double-Precision Floating-Point Values

| Opcode/ | Op/ <br> En | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| F2 0F $59 / r$ | RM | V/V | SSE2 | Multiply the low double- <br> precision floating-point <br> value in xmm2/mem64 by <br> low double-precision <br> floating-point value in |
| MULSD xmm1, xmm2/m64 |  |  |  | xmm1. |
| VEX.NDS.LIG.F2.0F.WIG 59/r | RVM V/V | AVX | Multiply the low double- <br> precision floating-point <br> value in xmm3/mem64 by |  |
| VMULSD xmm1,xmm2, xmm3/m64 |  |  |  | low double precision <br> floating-point value in <br> xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the low double-precision floating-point value in the source operand (second operand) by the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel $® 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.
In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

MULSD (128-bit Legacy SSE version)
DEST[63:0] < DEST[63:0] * SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)
VMULSD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] * SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
MULSD: __m128d _mm_mul_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3

## MULSS-Multiply Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 59 /r <br> MULSS xmm1, xmm2/m32 | RM | V/V | SSE | Multiply the low singleprecision floating-point value in $x m m 2 / m e m$ by the low single-precision floating-point value in xmm1. |
| VEX.NDS.LIG.F3.OF.WIG 59 /r VMULSS xmm1,xmm2, xmm3/m32 | RVM | V/V | AVX | Multiply the low singleprecision floating-point value in $x \mathrm{~mm} 3 / \mathrm{mem}$ by the low single-precision floatingpoint value in xmm2. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the low single-precision floating-point value from the source operand (second operand) by the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel $®$ 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## MULSS (128-bit Legacy SSE version)

DEST[31:0] < DEST[31:0] * SRC[31:0]
DEST[VLMAX-1:32] (Unmodified)
VMULSS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
MULSS: __m128 _mm_mul_ss(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3

MWAIT-Monitor Wait

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op/} / \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline 64 \text {-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF 01 c9 | MWAIT | NP | Valid | Valid | A hint that allow the processor to stop instruction execution and enter an implementationdependent optimized state until occurrence of a class of events. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

MWAIT instruction provides hints to allow the processor to enter an implementationdependent optimized state. There are two principal targeted usages: address-range monitor and advanced power management. Both usages of MWAIT require the use of the MONITOR instruction.
A CPUID feature flag (ECX bit 3; CPUID executed EAX $=1$ ) indicates the availability of MONITOR and MWAIT in the processor. When set, MWAIT may be executed only at privilege level 0 (use at any other privilege level results in an invalid-opcode exception). The operating system or system BIOS may disable this instruction by using the IA32_MISC_ENABLE MSR; disabling MWAIT clears the CPUID feature flag and causes execution to generate an illegal opcode exception.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## MWAIT for Address Range Monitoring

For address-range monitoring, the MWAIT instruction operates with the MONITOR instruction. The two instructions allow the definition of an address at which to wait (MONITOR) and a implementation-dependent-optimized operation to commence at the wait address (MWAIT). The execution of MWAIT is a hint to the processor that it can enter an implementation-dependent-optimized state while waiting for an event or a store operation to the address range armed by MONITOR.

ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized state the processor should enter.

For Pentium 4 processors (CPUID signature family 15 and model 3), non-zero values for EAX and ECX are reserved. Later processors defined ECX=1 as a valid extension (see below).

The following cause the processor to exit the implementation-dependent-optimized state: a store to the address range armed by the MONITOR instruction, an NMI or SMI, a debug exception, a machine check exception, the BINIT\# signal, the INIT\# signal, and the RESET\# signal. Other implementation-dependent events may also cause the processor to exit the implementation-dependent-optimized state.

In addition, an external interrupt causes the processor to exit the implementation-dependent-optimized state if either (1) the interrupt would be delivered to software (e.g., if HLT had been executed instead of MWAIT); or (2) ECX[0] = 1. Implementa-tion-specific conditions may result in an interrupt causing the processor to exit the implementation-dependent-optimized state even if interrupts are masked and $\mathrm{ECX}[0]=0$.

Following exit from the implementation-dependent-optimized state, control passes to the instruction following the MWAIT instruction. A pending interrupt that is not masked (including an NMI or an SMI) may be delivered before execution of that instruction. Unlike the HLT instruction, the MWAIT instruction does not support a restart at the MWAIT instruction following the handling of an SMI.

If the preceding MONITOR instruction did not successfully arm an address range or if the MONITOR instruction has not been executed prior to executing MWAIT, then the processor will not enter the implementation-dependent-optimized state. Execution will resume at the instruction following the MWAIT.

## MWAIT for Power Management

MWAIT accepts a hint and optional extension to the processor that it can enter a specified target C state while waiting for an event or a store operation to the address range armed by MONITOR. Support for MWAIT extensions for power management is indicated by CPUID.05H.ECX[0] reporting 1.
EAX and ECX will be used to communicate the additional information to the MWAIT instruction, such as the kind of optimized state the processor should enter. ECX specifies optional extensions for the MWAIT instruction. EAX may contain hints such as the preferred optimized state the processor should enter. Implementation-specific conditions may cause a processor to ignore the hint and enter a different optimized state. Future processor implementations may implement several optimized "waiting" states and will select among those states based on the hint argument.

Table 4-10 describes the meaning of ECX and EAX registers for MWAIT extensions.
Table 4-10. MWAIT Extension Register (ECX)

| Bits | Description |
| :--- | :--- |
| 0 | Treat masked interrupts as break events (e.g., if EFLAGS.IF=0). May be set <br> only if CPUID.01H:ECX.MONITOR[bit 3] = 1. |
| $31: 1$ | Reserved |

Table 4-11. MWAIT Hints Register (EAX)

| Bits | Description <br> $3: 0$ |
| :--- | :--- |
| $7: 4$ | Target C-state* <br> Value of O means C1; 1 means C2 and so on <br> Value of 01111B means CO |
| Note: Target C states for MWAIT extensions are processor-specific C- <br> states, not ACPI C-states |  |
| $31: 8$ | Reserved |

Note that if MWAIT is used to enter any of the C-states that are numerically higher than C1, a store to the address range armed by the MONITOR instruction will cause the processor to exit MWAIT only if the store was originated by other processor agents. A store from non-processor agent might not cause the processor to exit MWAIT in such cases.

For additional details of MWAIT extensions, see Chapter 14, "Power and Thermal Management," of InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3 A.

## Operation

(* MWAIT takes the argument in EAX as a hint extension and is architected to take the argument in ECX as an instruction extension MWAIT EAX, ECX *)
\{
WHILE ( ("Monitor Hardware is in armed state")) \{
implementation_dependent_optimized_state(EAX, ECX); \}
Set the state of Monitor Hardware as triggered;
\}

## Intel C/C++ Compiler Intrinsic Equivalent

MWAIT: void _mm_mwait(unsigned extensions, unsigned hints)

## Example

MONITOR/MWAIT instruction pair must be coded in the same loop because execution of the MWAIT instruction will trigger the monitor hardware. It is not a proper usage to execute MONITOR once and then execute MWAIT in a loop. Setting up MONITOR without executing MWAIT has no adverse effects.

Typically the MONITOR/MWAIT pair is used in a sequence, such as:
EAX = Logical Address(Trigger)
ECX = 0 (*Hints *)

```
EDX = 0 (* Hints *)
IF ( !trigger_store_happened) {
    MONITOR EAX, ECX, EDX
    IF ( !trigger_store_happened ) {
        MWAIT EAX, ECX
    }
}
```

The above code sequence makes sure that a triggering store does not happen between the first check of the trigger and the execution of the monitor instruction. Without the second check that triggering store would go un-noticed. Typical usage of MONITOR and MWAIT would have the above code sequence within a loop.

Numeric Exceptions
None
Protected Mode Exceptions

| \#GP(0) | If ECX[31:1] $\neq 0$. |
| :--- | :--- |
|  | If ECX[0] $=1$ and CPUID.05H:ECX[bit 3] $=0$. |
| \#UD | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |
|  | If current privilege level is not 0. |

Real Address Mode Exceptions

| \#GP | If ECX[31:1] $=0$. |
| :--- | :--- |
|  | If ECX[0] $=1$ and CPUID.05H:ECX[bit 3] $=0$. |
| \#UD | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |

Virtual 8086 Mode Exceptions
\#UD The MWAIT instruction is not recognized in virtual-8086 mode (even if CPUID.01H:ECX.MONITOR[bit 3] = 1).

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If $R C X[63: 1] \neq 0$. |
| :--- | :--- |
| \#UD | If RCX[0] $=1$ and CPUID.05H:ECX[bit 3] $=0$. |
|  | If the current privilege level is not 0. |
|  | If CPUID.01H:ECX.MONITOR[bit 3] $=0$. |

## NEG-Two's Complement Negation

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /3 | NEG $\mathrm{r} / \mathrm{m} 8$ | M | Valid | Valid | Two's complement negate r/m8. |
| $R E X+F 6 / 3$ | NEG r/m8* | M | Valid | N.E. | Two's complement negate r/m8. |
| F7 13 | NEG r/m16 | M | Valid | Valid | Two's complement negate r/m16. |
| F7 13 | NEG r/m32 | M | Valid | Valid | Two's complement negate r/m32. |
| REX.W + F7 /3 | NEG r/m64 | M | Valid | N.E. | Two's complement negate r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m $(r, w)$ | NA | NA | NA |

## Description

Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0.) The destination operand is located in a general-purpose register or a memory location.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF DEST = 0
    THEN CF }\leftarrow0
    ELSE CF }\leftarrow1
FI;
DEST \leftarrow[-(DEST)]
```


## Flags Affected

The CF flag set to 0 if the source operand is 0 ; otherwise it is set to 1 . The OF, SF, ZF, AF , and PF flags are set according to the result.

Protected Mode Exceptions

| \#GP(0) | If the destination is located in a non-writable segment. <br> If a memory operand effective address is outside the CS, DS, <br> ES, FS, or GS segment limit. |
| :--- | :--- |
| If the DS, ES, FS, or GS register contains a NULL segment |  |
| selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) For a page fault.
\#AC(0)
If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## NOP-No Operation

| Opcode | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64-Bit } \\ & \text { Mode } \end{aligned}$ | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 90 | NOP | NP | Valid | Valid | One byte no-operation instruction. |
| OF 1F/0 | NOP r/m16 | M | Valid | Valid | Multi-byte no-operation instruction. |
| OF 1F/0 | NOP r/m32 | M | Valid | Valid | Multi-byte no-operation instruction. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |
| $M$ | ModRM:r/m (r) | NA | NA | NA |

## Description

This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register.

The multi-byte form of NOP is available on processors with model encoding:

## - CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B

The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.

The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multibyte NOP instruction.

The memory operand form of the instruction allows software to create a byte sequence of "no operation" as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are:

Table 4-12. Recommended Multi-Byte Sequence of NOP Instruction

| Length | Assembly | Byte Sequence |
| :---: | :---: | :---: |
| 2 bytes | 66 NOP | 66 90H |
| 3 bytes | NOP DWORD ptr [EAX] | OF 1F OOH |
| 4 bytes | NOP DWORD ptr [EAX + 00H] | OF 1F 4000 H |
| 5 bytes | NOP DWORD ptr [EAX + EAX* $1+00 \mathrm{H}$ ] | OF 1F 440000 H |
| 6 bytes | 66 NOP DWORD ptr [EAX + EAX* $1+00 \mathrm{H}$ ] | 66 OF 1F 440000 H |
| 7 bytes | NOP DWORD ptr [EAX + 00000000H] | OF 1F 8000000000 H |
| 8 bytes | NOP DWORD ptr [EAX + EAX* $1+00000000 \mathrm{H}]$ | OF 1F 840000000000 H |
| 9 bytes | 66 NOP DWORD ptr [EAX + EAX*1 + 00000000H] | ```66 OF 1F 8400 00 00 00 OOH``` |

Flags Affected
None.

Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

## NOT-One's Complement Negation

| Opcode | Instruction | Op/ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /2 | NOT r/m8 | M | Valid | Valid | Reverse each bit of $/ / \mathrm{m} 8$. |
| REX + F6 /2 | NOT r/m8* | M | Valid | N.E. | Reverse each bit of $\mathrm{r} / \mathrm{m8}$. |
| F7 12 | NOT r/m16 | M | Valid | Valid | Reverse each bit of $/ / m 16$. |
| F7 12 | NOT r/m32 | M | Valid | Valid | Reverse each bit of $/ / \mathrm{m} 32$. |
| REX.W + F7 /2 | NOT r/m64 | M | Valid | N.E. | Reverse each bit of $\Gamma / m 64$. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM: $/$ /m $(r, w)$ | NA | NA | NA |

## Description

Performs a bitwise NOT operation (each 1 is set to 0 , and each 0 is set to 1 ) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ NOT DEST;

## Flags Affected

None.

## Protected Mode Exceptions

\#GP(0)
If the destination operand points to a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory <br> operand. |

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non- <br> canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. <br> \#PF(fault-code) <br> \#AC(0) |
| If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory <br> reference is made while the current privilege level is 3. |  |
| If the LOCK prefix is used but the destination is not a memory |  |
| operand. |  |

OR-Logical Inclusive OR

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OC ib | OR AL, imm8 | 1 | Valid | Valid | AL OR imm8. |
| OD iw | OR AX, imm16 | 1 | Valid | Valid | AX OR imm16. |
| OD id | OR EAX, imm32 | 1 | Valid | Valid | EAX OR imm32. |
| REX.W + OD id | OR RAX, imm32 | 1 | Valid | N.E. | RAX OR imm32 (signextended). |
| $80 / 1$ ib | OR r/m8, imm8 | MI | Valid | Valid | r/m8 OR imm8. |
| REX + $80 / 1 \mathrm{ib}$ | OR r/m8*, imm8 | MI | Valid | N.E. | r/m8 OR imm8. |
| $81 / 1 \mathrm{iw}$ | OR r/m16, imm16 | MI | Valid | Valid | r/m16 OR imm16. |
| $81 / 1$ id | OR r/m32, imm32 | MI | Valid | Valid | r/m32 OR imm32. |
| $\begin{aligned} & \text { REX.W + } 81 / 1 \\ & \text { id } \end{aligned}$ | OR r/m64, imm32 | MI | Valid | N.E. | r/m64 OR imm32 (signextended). |
| 83 /1 ib | OR r/m16, imm8 | MI | Valid | Valid | r/m16 OR imm8 (signextended). |
| $83 / 1$ ib | OR r/m32, imm8 | MI | Valid | Valid | r/m32 OR imm8 (signextended). |
| $\begin{aligned} & \text { REX.W + } 83 / 1 \\ & \text { ib } \end{aligned}$ | OR r/m64, imm8 | MI | Valid | N.E. | r/m64 OR imm8 (signextended). |
| $08 / \Gamma$ | OR r/m8, г8 | MR | Valid | Valid | r/m8 OR r8. |
| REX + $08 / r$ | OR r/m8*, r8* | MR | Valid | N.E. | r/m8 OR r8. |
| 09 /r | OR r/m16, r16 | MR | Valid | Valid | r/m16 OR r16. |
| 09 /r | OR r/m32, r32 | MR | Valid | Valid | r/m32 OR r32. |
| REX.W + 09 /r | OR r/m64, r64 | MR | Valid | N.E. | r/m64 OR r64. |
| OA /r | OR r8, r/m8 | RM | Valid | Valid | г8 OR r/m8. |
| REX + OA/r | OR r8*, r/m8* | RM | Valid | N.E. | г8 OR r/m8. |
| OB/r | OR r16, r/m16 | RM | Valid | Valid | r16 OR r/m16. |
| OB/r | OR r32, r/m32 | RM | Valid | Valid | r32 OR r/m32. |
| REX.W + OB /r | OR r64, r/m64 | RM | Valid | N.E. | r64 OR r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| I | AL/AX/EAX/RAX | imm8/16/32 | NA | NA |
| MI | ModRM:r/m $(r, w)$ | imm8/16/32 | NA | NA |
| MR | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |

## Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1 .

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST OR SRC;

## Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.
Protected Mode Exceptions

| \#GP(0) | If the destination operand points to a non-writable segment. |
| :--- | :--- |
| If a memory operand effective address is outside the CS, DS, |  |
| ES, FS, or GS segment limit. |  |
| If the DS, ES, FS, or GS register contains a NULL segment |  |
| selector. |  |

\#SS(0)
If a memory operand effective address is outside the SS
segment limit.

| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| :---: | :---: |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Compatibility Mode Exceptions |  |
| Same as for protected mode exceptions. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

ORPD-Bitwise Logical OR of Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $56 / r$ <br> ORPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Bitwise OR of $x m m 2 / m 128$ and $x \mathrm{~mm} 1$. |
| VEX.NDS.128.66.0F.WIG $56 / r$ VORPD $x m m 1, x m m 2, x m m 3 / m 128$ | RVM | V/V | AVX | Return the bitwise logical OR of packed doubleprecision floating-point values in $x \mathrm{~mm} 2$ and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG $56 /\ulcorner$ VORPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the bitwise logical OR of packed doubleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR of the two or four packed double-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
If VORPD is encoded with VEX. $L=1$, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## ORPD (128-bit Legacy SSE version)

DEST[63:0] < DEST[63:0] BITWISE OR SRC[63:0]
DEST[127:64] < DEST[127:64] BITWISE OR SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

## VORPD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] < SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

## VORPD (VEX. 256 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] \& SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[191:128] $\leftarrow$ SRC1[191:128] BITWISE OR SRC2[191:128]
DEST[255:192] $\leqslant$ SRC1[255:192] BITWISE OR SRC2[255:192]

Intel ${ }^{\circledR} \mathrm{C} / \mathrm{C}_{+}+$Compiler Intrinsic Equivalent
ORPD: __m128d _mm_or_pd(__m128d a, __m128d b);
VORPD: __m256d _mm256_or_pd (__m256d a, __m256d b);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

ORPS-Bitwise Logical OR of Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 56 /r ORPS xmm1, xmm2/m128 | RM | V/V | SSE | Bitwise OR of $x m m 1$ and xmm2/m128. |
| VEX.NDS.128.0F.WIG 56 /r VORPS xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Return the bitwise logical OR of packed singleprecision floating-point values in $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.0F.WIG $56 / г$ VORPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the bitwise logical OR of packed singleprecision floating-point values in ymmz and ymm3/mem. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR of the four or eight packed single-precision floatingpoint values from the first source operand and the second source operand, and stores the result in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.
VEX. 256 Encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
If VORPS is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## ORPS (128-bit Legacy SSE version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0] DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE OR SRC2[63:32] DEST[95:64] $\leftarrow$ SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96] DEST[VLMAX-1:128] (Unmodified)

## VORPS (VEX. 128 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] < SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$
VORPS (VEX. 256 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] BITWISE OR SRC2[159:128]
DEST[191:160] $\leftarrow$ SRC1[191:160] BITWISE OR SRC2[191:160]
DEST[223:192] $\leftarrow$ SRC1[223:192] BITWISE OR SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] BITWISE OR SRC2[255:224].

## Intel C/C++ Compiler Intrinsic Equivalent

ORPS: $\qquad$ m128 _mm_or_ps (__m128 a, __m128 b);

VORPS: __m256 _mm256_or_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4.

## OUT-Output to Port

| Opcode* | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E6 ib | OUT imm8, AL | I | Valid | Valid | Output byte in AL to I/O port <br> address imm8. |
| E7 ib | OUT imm8, AX | I | Valid | Valid | Output word in AX to I/O <br> port address imm8. |
| EE | OUT imm8, EAX | I | Valid | Valid | Output doubleword in EAX <br> to I/O port address imm8. <br> Output byte in AL to I/O port <br> address in DX. |
| EF | OUT DX, AL | NP | Valid | Valid | Vutput word in AX to I/O |

NOTES:

* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| I | imm8 | NA | NA | NA |
| NP | NA | NA | NA | NA |

## Description

Copies the value from the second operand (source operand) to the I/O port specified with the destination operand (first operand). The source operand can be register AL, AX, or EAX, depending on the size of the port being accessed ( 8,16 , or 32 bits, respectively); the destination operand can be a byte-immediate or the DX register. Using a byte immediate allows I/O port addresses 0 to 255 to be accessed; using the DX register as a source operand allows I/O ports from 0 to 65,535 to be accessed.

The size of the I/O port being accessed is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.
At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0 .

This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

After executing an OUT instruction, the Pentium ${ }^{\circledR}$ processor ensures that the EWBE\# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE\# is not active, but it will not be executed until the EWBE\# pin is sampled active.) Only the Pentium processor family has the EWBE\# pin.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed = 1)
            THEN (* I/O operation is not allowed *)
                #GP(0);
            ELSE ( * I/O operation is allowed *)
                        DEST }\leftarrow\mathrm{ SRC; (* Writes to selected I/O port *)
            Fl;
    ELSE (Real Mode or Protected Mode with CPL \leqIOPL *)
        DEST \leftarrow SRC; (* Writes to selected I/O port *)
```

Fl ;
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege
level (IOPL) and any of the corresponding I/O permission bits in
TSS for the I/O port being accessed is 1 .
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If any of the I/O permission bits in the TSS for the I/O port being accessed is 1 .
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same as protected mode exceptions.

## 64-Bit Mode Exceptions

Same as protected mode exceptions.

## OUTS/OUTSB/OUTSW/OUTSD-Output String to Port

| Opcode* | Instruction | Op/ <br> En <br> 6E | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description <br> Valid |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OUTS DX, m8 | NP | Valid |  | Output byte from memory <br> location specified in DS:(E)SI <br> or RSI to I/O port specified in <br> DX**. |  |
| 6F | OUTS DX, m16 | NP | Valid | Valid | Output word from memory <br> location specified in DS:(E)SI <br> or RSI to I/O port specified in |
| 6F |  |  |  |  |  |
| OU**. |  |  |  |  |  |

NOTES:

* See IA-32 Architecture Compatibility section below.
** In 64-bit mode, only 64-bit (RSI) and 32-bit (ESI) address sizes are supported. In non-64-bit mode, only 32-bit (ESI) and 16-bit (SI) address sizes are supported.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Copies data from the source operand (second operand) to the I/O port specified with the destination operand (first operand). The source operand is a memory location, the address of which is read from either the DS:SI, DS:ESI or the RSI registers (depending on the address-size attribute of the instruction, 16, 32 or 64, respec-
tively). (The DS segment may be overridden with a segment override prefix.) The destination operand is an I/O port address (from 0 to 65,535 ) that is read from the DX register. The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16 - or 32-bit I/O port.
At the assembly-code level, two forms of this instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the OUTS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand should be a symbol that indicates the size of the I/O port and the source address, and the destination operand must be DX. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the DS:(E)SI or RSI registers, which must be loaded correctly before the OUTS instruction is executed.

The no-operands form provides "short forms" of the byte, word, and doubleword versions of the OUTS instructions. Here also DS:(E)SI is assumed to be the source operand and DX is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: OUTSB (byte), OUTSW (word), or OUTSD (doubleword).
After the byte, word, or doubleword is transferred from the memory location to the I/O port, the SI/ESI/RSI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0 , the (E)SI register is incremented; if the DF flag is 1 , the SI/ESI/RSI register is decremented.) The SI/ESI/RSI register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

The OUTS, OUTSB, OUTSW, and OUTSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix. This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 13, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

In 64-bit mode, the default operand size is 32 bits; operand size is not promoted by the use of REX.W. In 64-bit mode, the default address size is 64 bits, and 64 -bit address is specified using RSI by default. 32-bit address using ESI is support using the prefix 67 H , but 16 -bit address is not supported in 64 -bit mode.

## IA-32 Architecture Compatibility

After executing an OUTS, OUTSB, OUTSW, or OUTSD instruction, the Pentium processor ensures that the EWBE\# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE\#
is not active, but it will not be executed until the EWBE\# pin is sampled active.) Only the Pentium processor family has the EWBE\# pin.
For the Pentium 4, Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$, and P 6 processor family, upon execution of an OUTS, OUTSB, OUTSW, or OUTSD instruction, the processor will not execute the next instruction until the data phase of the transaction is complete.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed = 1)
            THEN (* I/O operation is not allowed *)
                #GP(0);
            ELSE (* I/O operation is allowed *)
                        DEST \leftarrow SRC; (* Writes to I/O port *)
        Fl;
    ELSE (Real Mode or Protected Mode or 64-Bit Mode with CPL \leqIOPL *)
            DEST \leftarrow SRC; (* Writes to I/O port *)
```

FI;
Byte transfer:
IF 64-bit mode
Then
IF 64-Bit Address Size
THEN
IF $D F=0$
THEN RSI $\leftarrow$ RSI RSI + 1;
ELSE RSI $\leftarrow$ RSI or -1 ;
FI;
ELSE (* 32-Bit Address Size *)
IF $D F=0$
THEN $\quad$ ESI $\leftarrow$ ESI +1 ;
ELSE $\quad$ ESI $\leftarrow$ ESI - 1;
Fl ;
Fl ;
ELSE
IF DF $=0$
THEN $\quad(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+1$;
ELSE (E)SI $\leftarrow(E) S I-1 ;$
FI;
Fl ;
Word transfer:
IF 64-bit mode
Then

```
    IF 64-Bit Address Size
        THEN
                        IF DF = 0
                            THEN RSI \(\leftarrow\) RSI RSI +2 ;
                    ELSE RSI \(\leftarrow\) RSI or - 2;
                FI;
                ELSE (* 32-Bit Address Size *)
            IF DF = 0
                            THEN \(\quad\) ESI \(\leftarrow E S I+2\);
                            ELSE \(\quad\) ESI \(\leftarrow\) ESI - 2;
            Fl ;
        Fl ;
    ELSE
        IF DF \(=0\)
            THEN \(\quad(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+2\);
            ELSE (E)SI \(\leftarrow(E) S I-2 ;\)
            Fl ;
    FI;
Doubleword transfer:
    IF 64-bit mode
        Then
            IF 64-Bit Address Size
                THEN
                IF DF \(=0\)
                            THEN RSI \(\leftarrow\) RSI RSI + 4;
                    ELSE RSI \(\leftarrow\) RSI or -4 ;
                Fl;
                ELSE (* 32-Bit Address Size *)
                    IF DF \(=0\)
                            THEN \(\quad E S I \leftarrow E S I+4\);
                    ELSE \(\quad\) ESI \(\leftarrow\) ESI - 4;
                    Fl ;
        FI;
    ELSE
        IF DF \(=0\)
            THEN \(\quad(E) S I \leftarrow(E) S I+4 ;\)
            ELSE \((\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}-4 ;\)
            Fl ;
    Fl ;
```

Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 . |
|  | If a memory operand effective address is outside the limit of the CS, DS, ES, FS, or GS segment. |
|  | If the segment register contains a NULL segment selector. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If any of the I/O permission bits in the TSS for the I/O port being accessed is 1 . |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same as for protected mode exceptions. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a noncanonical form. |
| \#GP(0) | If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1 . <br> If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

## PABSB/PABSW/PABSD - Packed Absolute Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF } 381 \mathrm{C} / \mathrm{r}^{1} \\ & \text { PABSB } \mathrm{mm} 1, \mathrm{~mm} 2 / \mathrm{m} 64 \end{aligned}$ | RM | V/V | SSSE3 | Compute the absolute value of bytes in mm2/m64 and store UNSIGNED result in mm 1 . |
| $\begin{aligned} & 66 \text { OF } 381 \mathrm{C} / \mathrm{r} \\ & \text { PABSB xmm1, xmm2/m128 } \end{aligned}$ | RM | V/V | SSSE3 | Compute the absolute value of bytes in $\mathrm{xmm2} 2 / \mathrm{m} 128$ and store UNSIGNED result in xmm1. |
| $\begin{aligned} & \text { OF } 381 \mathrm{D} / \mathrm{r}^{1} \\ & \text { PABSW mm1, mm2/m64 } \end{aligned}$ | RM | V/V | SSSE3 | Compute the absolute value of 16 -bit integers in mm2/m64 and store UNSIGNED result in mm1. |
| 66 0F 38 1D / <br> PABSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Compute the absolute value of 16 -bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |
| $\begin{aligned} & \text { OF } 381 \mathrm{E} / \mathrm{r}^{1} \\ & \text { PABSD mm1, mm2/m64 } \end{aligned}$ | RM | V/V | SSSE3 | Compute the absolute value of 32-bit integers in mm2/m64 and store UNSIGNED result in mm1. |
| 66 0F 38 1E/r <br> PABSD xmm1, xmm2/m128 | RM | V/V | SSSE3 | Compute the absolute value of 32-bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |
| VEX.128.66.0F38.WIG 1C/r VPABSB xmm1, xmm2/m128 | RM | V/V | AVX | Compute the absolute value of bytes in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and store UNSIGNED result in xmm1. |
| VEX.128.66.0F38.WIG 1D /r VPABSW xmm1, xmm2/m128 | RM | V/V | AVX | Compute the absolute value of 16 - bit integers in xmm2/m128 and store UNSIGNED result in xmm1. |


| VEX.128.66.0F38.WIG 1E/r |
| :--- | :--- | :--- | :--- |
| VPABSD $x m m 1, x m m 2 / m 128$ |$\quad$ RM V/V AVX | Compute the absolute value |
| :--- |
| of 32- bit integers in |
| xmm2/m128 and store |
| UNSIGNED result in xmm1. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, PABSW operates on 16-bit words, and PABSD operates on signed 32-bit integers. The source operand can be an MMX register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX or an XMM register. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0; otherwise instructions will \#UD.

## Operation

## PABSB (with 64 bit operands)

Unsigned DEST[7:0] $\leftarrow$ ABS(SRC[7:0])
Repeat operation for 2nd through 7th bytes
Unsigned DEST[63:56] $\leftarrow$ ABS(SRC[63:56])
PABSB (with 128 bit operands)
Unsigned DEST[7:0] $\leftarrow$ ABS(SRC[7:.0])
Repeat operation for 2nd through 15th bytes

Unsigned DEST[127:120] $\leftarrow \operatorname{ABS}(S R C[127: 120])$

```
PABSW (with 64 bit operands)
Unsigned DEST[15:0] \(\leftarrow \operatorname{ABS}(S R C[15: 0])\)
Repeat operation for 2nd through 3rd 16-bit words
Unsigned DEST[63:48] \(\leftarrow\) ABS(SRC[63:48])
```

PABSW (with 128 bit operands)
Unsigned DEST[15:0] $\leftarrow \operatorname{ABS}(S R C[15: 0])$
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] $\leftarrow \operatorname{ABS}(S R C[127: 112])$
PABSD (with 64 bit operands)
Unsigned DEST[31:0] $\leftarrow$ ABS(SRC[31:0])
Unsigned DEST[63:32] $\leftarrow \operatorname{ABS}(S R C[63: 32])$

## PABSD (with 128 bit operands)

Unsigned DEST[31:0] $\leftarrow \operatorname{ABS}(S R C[31: 0])$
Repeat operation for 2nd through 3rd 32-bit double words Unsigned DEST[127:96] $\leftarrow$ ABS(SRC[127:96])

PABSB (128-bit Legacy SSE version)
DEST[127:0] \& BYTE_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)
VPABSB (VEX. 128 encoded version)
DEST[127:0] \& BYTE_ABS(SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

PABSW (128-bit Legacy SSE version)
DEST[127:0] $\leftarrow$ WORD_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)
VPABSW (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ WORD_ABS(SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

PABSD (128-bit Legacy SSE version)
DEST[127:0] $\leftarrow$ DWORD_ABS(SRC)
DEST[VLMAX-1:128] (Unmodified)
VPABSD (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ DWORD_ABS(SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PABSB: __m64 _mm_abs_pi8 (__m64 a)
PABSB: __m128i _mm_abs_epi8 (__m128i a)
PABSW: __m64 _mm_abs_pi16 (__m64 a)
PABSW: __m128i _mm_abs_epi16 (__m128i a)
PABSD: __m64 _mm_abs_pi32 (__m64 a)
PABSD: __m128i _mm_abs_epi32 (__m128ia)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $!=1111 B$.

## PACKSSWB/PACKSSDW—Pack with Signed Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $63 / r^{1}$ <br> PACKSSWB mm1, mm2/m64 | RM | V/V | MMX | Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation. |
| 66 0F 63 /r <br> PACKSSWB xmm1, xmm2/m128 | RM | V/V | SSE2 | Converts 8 packed signed word integers from xmm1 and from xxm2/m128 into 16 packed signed byte integers in xxm1 using signed saturation. |
| OF 6B $/ r^{1}$ <br> PACKSSDW mm1, mm2/m64 | RM | V/V | MMX | Converts 2 packed signed doubleword integers from mm1 and from mm2/m64 into 4 packed signed word integers in mm1 using signed saturation. |
| 66 0F 6B /r <br> PACKSSDW xmm1, xmm2/m128 | RM | V/V | SSE2 | Converts 4 packed signed doubleword integers from xmm1 and from xxm2/m128 into 8 packed signed word integers in xxm1 using signed saturation. |
| VEX.NDS.128.66.0F.WIG 63 /г VPACKSSWB xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Converts 8 packed signed word integers from xmm2 and from $x \mathrm{~mm} 3 / \mathrm{m} 128$ into 16 packed signed byte integers in xmm1 using signed saturation. |


| VEX.NDS.128.66.0F.WIG 6B /r | RVM V/V | AVX |
| :--- | :--- | :--- |
| VPACKSSDW xmm1,xmm2, |  |  |
| xmm3/m128 |  |  |
|  |  | Converts 4 packed signed <br> doubleword integers from <br> xmm2 and from <br> xmm3/m128 into 8 packed |
|  |  | signed word integers in <br> xmm1 using signed |
|  |  |  |
|  |  |  |
|  |  |  |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See Figure 4-5 for an example of the packing operation.


Figure 4-5. Operation of the PACKSSDW Instruction Using 64-bit Operands

The PACKSSWB instruction converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 signed byte integers and stores the result in the destination operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80 H for a negative integer), the saturated signed byte integer value of 7 FH or 80 H , respectively, is stored in the destination.

The PACKSSDW instruction packs 2 or 4 signed doublewords from the destination operand (first operand) and 2 or 4 signed doublewords from the source operand (second operand) into 4 or 8 signed words in the destination operand (see
Figure 4-5). If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000 H for a negative integer), the saturated signed word integer value of 7FFFH or 8000 H , respectively, is stored into the destination.

The PACKSSWB and PACKSSDW instructions operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PACKSSWB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToSignedByte DEST[15:0];
DEST[15:8] $\leftarrow$ SaturateSignedWordToSignedByte DEST[31:16];
DEST[23:16] $\leftarrow$ SaturateSignedWordToSignedByte DEST[47:32];
DEST[31:24] $\leftarrow$ SaturateSignedWordToSignedByte DEST[63:48];
DEST[39:32] $\leftarrow$ SaturateSignedWordToSignedByte SRC[15:0];
DEST[47:40] $\leftarrow$ SaturateSignedWordToSignedByte SRC[31:16];
DEST[55:48] $\leftarrow$ SaturateSignedWordToSignedByte SRC[47:32];
DEST[63:56] $\leftarrow$ SaturateSignedWordToSignedByte SRC[63:48];

## PACKSSDW (with 64-bit operands)

DEST[15:0] $\leftarrow$ SaturateSignedDoublewordToSignedWord DEST[31:0];
DEST[31:16] $\leftarrow$ SaturateSignedDoublewordToSignedWord DEST[63:32];
DEST[47:32] $\leftarrow$ SaturateSignedDoublewordToSignedWord SRC[31:0];
DEST[63:48] $\leftarrow$ SaturateSignedDoublewordToSignedWord SRC[63:32];

## PACKSSWB (with 128-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[15:0]);
DEST[15:8] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[31:16]);
DEST[23:16] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[47:32]);
DEST[31:24] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[63:48]);
DEST[39:32] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[79:64]);

DEST[47:40] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[95:80]);
DEST[55:48] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[111:96]);
DEST[63:56] $\leftarrow$ SaturateSignedWordToSignedByte (DEST[127:112]);
DEST[71:64] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[15:0]);
DEST[79:72] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[31:16]);
DEST[87:80] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[47:32]);
DEST[95:88] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[63:48]);
DEST[103:96] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[79:64]);
DEST[111:104] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[95:80]);
DEST[119:112] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[111:96]);
DEST[127:120] $\leftarrow$ SaturateSignedWordToSignedByte (SRC[127:112]);
PACKSSDW (with 128-bit operands)
DEST[15:0] $\leftarrow$ SaturateSignedDwordToSignedWord (DEST[31:0]);
DEST[31:16] $\leftarrow$ SaturateSignedDwordToSignedWord (DEST[63:32]);
DEST[47:32] $\leftarrow$ SaturateSignedDwordToSignedWord (DEST[95:64]);
DEST[63:48] $\leftarrow$ SaturateSignedDwordToSignedWord (DEST[127:96]);
DEST[79:64] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC[31:0]);
DEST[95:80] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC[63:32]);
DEST[111:96] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC[95:64]);
DEST[127:112] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC[127:96]);

## PACKSSDW

DEST[127:0] \& SATURATING_PACK_DW(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

## VPACKSSDW

DEST[127:0] $\leqslant$ SATURATING_PACK_DW(DEST, SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

## PACKSSWB

DEST[127:0] \& SATURATING_PACK_WB(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

## VPACKSSWB

DEST[127:0] $\leftarrow$ SATURATING_PACK_WB(DEST, SRC)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PACKSSWB: __m64 _mm_packs_pi16(__m64 m1, __m64 m2)
PACKSSWB: __m128i _mm_packs_epi16(__m128i m1, __m128i m2)
PACKSSDW: __m64 _mm_packs_pi32 (__m64 m1, _m64 m2)

PACKSSDW: __m128i_mm_packs_epi32(__m128i m1,__m128i m2)

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions<br>See Exceptions Type 4; additionally<br>\#UD If VEX.L = 1 .

## PACKUSDW - Pack with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 2B /r PACKUSDW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from xmm2/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation. |
| VEX.NDS.128.66.0F38.WIG 2B/r VPACKUSDW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from xmm3/m128 into 8 packed unsigned word integers in xmm1 using unsigned saturation. |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts packed signed doubleword integers into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000 H ), the saturated unsigned word integer value of FFFFH or 0000 H , respectively, is stored in the destination.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

TMP[15:0] $\leftarrow(D E S T[31: 0] ~<~ 0) ~ ? ~ 0 ~: ~ D E S T[15: 0] ; ~ ; ~$
DEST[15:0] \& (DEST[31:0] > FFFFH) ? FFFFH : TMP[15:0];

TMP[31:16] $\leftarrow(\operatorname{DEST}[63: 32]<0) ? 0$ : DEST[47:32];
DEST[31:16] < (DEST[63:32] > FFFFH) ? FFFFH : TMP[31:16];
TMP[47:32] $\leftarrow($ DEST[95:64] < 0) ? 0 : DEST[79:64];
DEST[47:32] < (DEST[95:64] > FFFFH) ? FFFFH : TMP[47:32];
TMP[63:48] < (DEST[127:96] < 0) ? 0 : DEST[111:96];
DEST[63:48] < (DEST[127:96] > FFFFH) ? FFFFH : TMP[63:48];
TMP[63:48] $\leftarrow($ DEST[127:96] < 0) ? 0 : DEST[111:96];
DEST[63:48] < (DEST[127:96] > FFFFH) ? FFFFH : TMP[63:48];
TMP[79:64] $\leftarrow(S R C[31: 0]<0) ? 0: S R C[15: 0] ;$
DEST[63:48] < (SRC[31:0] > FFFFH) ? FFFFH : TMP[79:64];
TMP[95:80] $\leftarrow(S R C[63: 32]<0) ? 0$ : SRC[47:32];
DEST[95:80] < (SRC[63:32] > FFFFH) ? FFFFH : TMP[95:80];
TMP[111:96] $\leftarrow(S R C[95: 64]<0) ? 0: S R C[79: 64] ;$
DEST[111:96] < (SRC[95:64] > FFFFH) ? FFFFH : TMP[111:96];
TMP[127:112] < (SRC[127:96] < 0) ? 0 : SRC[111:96];
DEST[128:112] < (SRC[127:96] > FFFFH) ? FFFFH : TMP[127:112];

## PACKUSDW (128-bit Legacy SSE version)

DEST[127:0] ↔ UNSIGNED_SATURATING_PACK_DW(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

## VPACKUSDW (VEX. 128 encoded version)

DEST[127:0] < UNSIGNED_SATURATING_PACK_DW(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PACKUSDW: __m128i _mm_packus_epi32(__m128i m1,__m128i m2);

## Flags Affected

None.

SIMD Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PACKUSWB—Pack with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $67 / r^{1}$ <br> PACKUSWB mm, mm/m64 | RM | V/V | MMX | Converts 4 signed word integers from mm and 4 signed word integers from $\mathrm{mm} / \mathrm{m} 64$ into 8 unsigned byte integers in mm using unsigned saturation. |
| 66 OF 67 /r <br> PACKUSWB xmm1, xmm2/m128 | RM | V/V | SSE2 | Converts 8 signed word integers from $x m m 1$ and 8 signed word integers from xmm2/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation. |
| VEX.NDS.128.66.0F.WIG 67 <br> VPACKUSWB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Converts 8 signed word integers from $\mathrm{xmm2}$ and 8 signed word integers from xmm3/m128 into 16 unsigned byte integers in xmm1 using unsigned saturation. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts 4 or 8 signed word integers from the destination operand (first operand) and 4 or 8 signed word integers from the source operand (second operand) into 8 or 16 unsigned byte integers and stores the result in the destination operand. (See Figure $4-5$ for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than
$00 \mathrm{H})$, the saturated unsigned byte integer value of FFH or 00 H , respectively, is stored in the destination.

The PACKUSWB instruction operates on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

## PACKUSWB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[15:0];
DEST[15:8] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[31:16];
DEST[23:16] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[47:32];
DEST[31:24] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[63:48];
DEST[39:32] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[15:0];
DEST[47:40] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[31:16];
DEST[55:48] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[47:32];
DEST[63:56] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[63:48];

## PACKUSWB (with 128-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[15:0]);
DEST[15:8] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[31:16]);
DEST[23:16] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[47:32]);
DEST[31:24] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[63:48]);
DEST[39:32] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[79:64]);
DEST[47:40] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[95:80]);
DEST[55:48] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[111:96]);
DEST[63:56] $\leftarrow$ SaturateSignedWordToUnsignedByte (DEST[127:112]);
DEST[71:64] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[15:0]);
DEST[79:72] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[31:16]);
DEST[87:80] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[47:32]);
DEST[95:88] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[63:48]);
DEST[103:96] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[79:64]);
DEST[111:104] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[95:80]);
DEST[119:112] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[111:96]);
DEST[127:120] $\leftarrow$ SaturateSignedWordToUnsignedByte (SRC[127:112]);

```
PACKUSWB (128-bit Legacy SSE version)
DEST[127:0] < UNSIGNED_SATURATING_PACK_WB(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
```

VPACKUSWB (VEX. 128 encoded version)
DEST[127:0] < UNSIGNED_SATURATING_PACK_WB(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PACKUSWB: __m64 _mm_packs_pu16(__m64 m1, __m64 m2)
PACKUSWB: __m128i _mm_packus_epi16(__m128i m1,__m128i m2)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PADDB/PADDW/PADDD—Add Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF FC $/ \Gamma^{1}$ PADDB mm, mm/m64 | RM | V/V | MMX | Add packed byte integers from mm/m64 and mm. |
| 66 OF FC /r <br> PADDB xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed byte integers from $x m m 2 / m 128$ and xmm1. |
| OF FD $/ r^{1}$ PADDW mm, mm/m64 | RM | V/V | MMX | Add packed word integers from mm/m64 and mm. |
| 66 OF FD /r <br> PADDW xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed word integers from $x m m 2 / m 128$ and xmm1. |
| OF FE $/ r^{1}$ <br> PADDD mm, mm/m64 | RM | V/V | MMX | Add packed doubleword integers from mm/m64 and mm . |
| 66 OF FE /r <br> PADDD xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed doubleword integers from xmm2/m128 and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG FC / $/$ <br> VPADDB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed byte integers from $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm2. |
| VEX.NDS.128.66.0F.WIG FD /r VPADDW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed word integers from $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm2. |
| VEX.NDS.128.66.0F.WIG FE /r <br> VPADDD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed doubleword integers from xmm3/m128 and xmm 2 . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
Adds the packed byte, word, doubleword, or quadword integers in the first source operand to the second source operand and stores the result in the destination operand. When a result is too large to be represented in the $8 / 16 / 32$ integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PADDB (with 64-bit operands)

DEST[7:0] $\leftarrow$ DEST[7:0] + SRC[7:0];
(* Repeat add operation for 2nd through 7th byte *)
DEST[63:56] $\leftarrow$ DEST[63:56] + SRC[63:56];
PADDB (with 128-bit operands)
DEST[7:0] $\leftarrow ~ D E S T[7: 0] ~+~ S R C[7: 0] ; ~$
(* Repeat add operation for 2nd through 14th byte *)
DEST[127:120] $\leftarrow$ DEST[111:120] + SRC[127:120];
PADDW (with 64-bit operands)
DEST[15:0] $\leftarrow$ DEST[15:0] + SRC[15:0];
(* Repeat add operation for 2nd and 3th word *)
DEST[63:48] $\leftarrow$ DEST[63:48] + SRC[63:48];

```
PADDW (with 128-bit operands)
    DEST[15:0] \leftarrow DEST[15:0] + SRC[15:0];
    (* Repeat add operation for 2nd through 7th word *)
    DEST[127:112] \leftarrow DEST[127:112] + SRC[127:112];
PADDD (with 64-bit operands)
    DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];
    DEST[63:32] \leftarrow DEST[63:32] + SRC[63:32];
PADDD (with 128-bit operands)
    DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];
    (* Repeat add operation for 2nd and 3th doubleword *)
    DEST[127:96] \leftarrow DEST[127:96] + SRC[127:96];
VPADDB (VEX. }128\mathrm{ encoded version)
DEST[7:0] < SRC1[7:0]+SRC2[7:0]
DEST[15:8] < SRC1[15:8]+SRC2[15:8]
DEST[23:16] & SRC1[23:16]+SRC2[23:16]
DEST[31:24] & SRC1[31:24]+SRC2[31:24]
DEST[39:32] < SRC1[39:32]+SRC2[39:32]
DEST[47:40] < SRC1[47:40]+SRC2[47:40]
DEST[55:48] < SRC1[55:48]+SRC2[55:48]
DEST[63:56] < SRC1[63:56]+SRC2[63:56]
DEST[71:64] < SRC1[71:64]+SRC2[71:64]
DEST[79:72] < SRC1[79:72]+SRC2[79:72]
DEST[87:80] < SRC1[87:80]+SRC2[87:80]
DEST[95:88] < SRC1[95:88]+SRC2[95:88]
DEST[103:96] < SRC1[103:96]+SRC2[103:96]
DEST[111:104] < SRC1[111:104]+SRC2[111:104]
DEST[119:112] < SRC1[119:112]+SRC2[119:112]
DEST[127:120] < SRC1[127:120]+SRC2[127:120]
DEST[VLMAX-1:128] \leftarrow0
VPADDW (VEX. }128\mathrm{ encoded version)
DEST[15:0] < SRC1[15:0]+SRC2[15:0]
DEST[31:16] < SRC1[31:16]+SRC2[31:16]
DEST[47:32] < SRC1[47:32]+SRC2[47:32]
DEST[63:48] < SRC1[63:48]+SRC2[63:48]
DEST[79:64] < SRC1[79:64]+SRC2[79:64]
DEST[95:80] < SRC1[95:80]+SRC2[95:80]
DEST[111:96] < SRC1[111:96]+SRC2[111:96]
DEST[127:112] & SRC1[127:112]+SRC2[127:112]
DEST[VLMAX-1:128] <0
```

```
VPADDD (VEX. }128\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0]+SRC2[31:0]
DEST[63:32] < SRC1[63:32]+SRC2[63:32]
DEST[95:64] < SRC1[95:64]+SRC2[95:64]
DEST[127:96] < SRC1[127:96]+SRC2[127:96]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalents
PADDB: __m64 _mm_add_pi8(__m64 m1,__m64 m2)
PADDB: __m128i _mm_add_epi8 (__m128ia,__m128ib )
PADDW: __m64 _mm_add_pi16(__m64 m1, __m64 m2)
PADDW: __m128i _mm_add_epi16 ( __m128i a,__m128i b)
PADDD: __m64 _mm_add_pi32(__m64 m1, __m64 m2)
PADDD: __m128i _mm_add_epi32( __m128i a,__m128i b)
```

Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PADDQ—Add Packed Quadword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D4 $/ \Gamma^{1}$ <br> PADDQ mm1, mm2/m64 | RM | V/V | SSE2 | Add quadword integer $\mathrm{mm} 2 / \mathrm{m} 64$ to mm 1 . |
| 66 0F D4 /r PADDQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed quadword integers xmm2/m128 to xmm1. |
| VEX.NDS.128.66.0F.WIG D4/r VPADDQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed quadword integers $x m m 3 / m 128$ and xmm2. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds the first operand (destination operand) to the second operand (source operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD add is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).
Note that the PADDQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PADDQ (with 64-Bit operands)

$$
\text { DEST[63:0] } \leftarrow \text { DEST[63:0] + SRC[63:0]; }
$$

## PADDQ (with 128-Bit operands)

DEST[63:0] $\leftarrow$ DEST[63:0] + SRC[63:0];
DEST[127:64] $\leftarrow$ DEST[127:64] + SRC[127:64];
VPADDQ (VEX. 128 encoded version)
DEST[63:0] $\leqslant$ SRC1[63:0]+SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]+SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PADDQ: __m64 _mm_add_si64 (__m64 a, __m64 b)
PADDQ: __m128i _mm_add_epi64 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PADDSB/PADDSW—Add Packed Signed Integers with Signed

 Saturation| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{OF} \mathrm{EC} / \Gamma^{1} \\ & \mathrm{PADDSB} \mathrm{~mm}, \mathrm{~mm} / \mathrm{m} 64 \end{aligned}$ | RM | V/V | MMX | Add packed signed byte integers from mm/m64 and mm and saturate the results. |
| 66 OF EC /r <br> PADDSB xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed signed byte integers from xmm2/m128 and $x m m 1$ saturate the results. |
| OF ED $/ r^{1}$ <br> PADDSW mm, mm/m64 | RM | V/V | MMX | Add packed signed word integers from mm/m64 and mm and saturate the results. |
| 66 OF ED /r <br> PADDSW xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed signed word integers from xmm2/m128 and $x m m 1$ and saturate the results. |
| VEX.NDS.128.66.0F.WIG EC /г VPADDSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed signed byte integers from xmm3/m128 and xmm 2 saturate the results. |
| VEX.NDS.128.66.0F.WIG ED / / VPADDSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed signed word integers from xmm3/m128 and $x \mathrm{~mm} 2$ and saturate the results. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80 H ), the saturated value of 7 FH or 80 H , respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000 H ), the saturated value of 7FFFH or 8000 H , respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PADDSB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateToSignedByte(DEST[7:0] + SRC (7:0]);
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] $\leftarrow$ SaturateToSignedByte(DEST[63:56] + SRC[63:56] );

## PADDSB (with 128-bit operands)

DEST[7:0] ↔SaturateToSignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToSignedByte (DEST[111:120] + SRC[127:120]);

## VPADDSB

DEST[7:0] \& SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
PADDSW (with 64-bit operands)
DEST[15:0] $\leftarrow$ SaturateToSignedWord(DEST[15:0] + SRC[15:0] );
(* Repeat add operation for 2nd and 7th words *)
DEST[63:48] $\leftarrow$ SaturateToSignedWord(DEST[63:48] + SRC[63:48] );

## PADDSW (with 128-bit operands)

DEST[15:0] $\leftarrow$ SaturateToSignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToSignedWord (DEST[127:112] + SRC[127:112]);

## VPADDSW

DEST[15:0] \& SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToSignedWord (SRC1[127:112] + SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PADDSB: __m64 _mm_adds_pi8(__m64 m1, __m64 m2)
PADDSB: __m128i _mm_adds_epi8 ( __m128i a, __m128i b)
PADDSW: __m64 _mm_adds_pi16(__m64 m1, _m64 m2)
PADDSW: __m128i _mm_adds_epi16 ( __m128i a, __m128i b)

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PADDUSB/PADDUSW-Add Packed Unsigned Integers with Unsigned

Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DC $/ r^{1}$ <br> PADDUSB mm, mm/m64 | RM | V/V | MMX | Add packed unsigned byte integers from mm/m64 and mm and saturate the results. |
| 66 OF DC /r <br> PADDUSB xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed unsigned byte integers from xmm2/m128 and $x m m 1$ saturate the results. |
| OF DD $/ r^{1}$ <br> PADDUSW mm, mm/m64 | RM | V/V | MMX | Add packed unsigned word integers from mm/m64 and mm and saturate the results. |
| 66 OF DD /r <br> PADDUSW xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed unsigned word integers from xmm2/m128 to $x m m 1$ and saturate the results. |
| VEX.NDS.128.660F.WIG DC/r VPADDUSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed unsigned byte integers from xmm3/m128 to $x \mathrm{~mm} 2$ and saturate the results. |
| VEX.NDS.128.66.0F.WIG DD /г VPADDUSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed unsigned word integers from xmm3/m128 to $x m m 2$ and saturate the results. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.

The PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.
The PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PADDUSB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateToUnsignedByte(DEST[7:0] + SRC (7:0] );
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] $\leftarrow$ SaturateToUnsignedByte(DEST[63:56] + SRC[63:56]

## PADDUSB (with 128-bit operands)

DEST[7:0] $\leftarrow$ SaturateToUnsignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToUnSignedByte (DEST[127:120] + SRC[127:120]);

## VPADDUSB

DEST[7:0] < SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
PADDUSW (with 64-bit operands)DEST[15:0] $\leftarrow$ SaturateToUnsignedWord(DEST[15:0] + SRC[15:0] );(* Repeat add operation for 2nd and 3rd words *)DEST[63:48] $\leftarrow$ SaturateToUnsignedWord(DEST[63:48] + SRC[63:48] );
PADDUSW (with 128-bit operands)
DEST[15:0] $\leftarrow$ SaturateToUnsignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToUnSignedWord (DEST[127:112] + SRC[127:112]);

## VPADDUSW

DEST[15:0] \& SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToUnsignedWord (SRC1[127:112] + SRC2[127:112]); DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PADDUSB: __m64 _mm_adds_pu8(__m64 m1, __m64 m2)
PADDUSW: __m64 _mm_adds_pu16(__m64 m1, __m64 m2)
PADDUSB: __m128i _mm_adds_epu8 ( __m128i a, __m128i b)
PADDUSW: __m128i _mm_adds_epu16 ( __m128i a, __m128i b)
Flags Affected
None.

## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PALIGNR - Packed Align Right

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 3 A OF ${ }^{1}$ <br> PALIGNR mm1, mm2/m64, imm8 | RMI | V/V | SSSE3 | Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into mm1. |
| 66 OF 3 A OF <br> PALIGNR xmm1, xmm2/m128, imm8 | RMI | V/V | SSSE3 | Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into xmm1 |
| VEX.NDS.128.66.0F3A.WIG OF /r ib VPALIGNR $\mathrm{xmm1}$, xmm2, xmm3/m128, imm8 | RVMI | V/V | AVX | Concatenate xmm2 and xmm3/m128, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | imm8 | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

PALIGNR concatenates the destination operand (the first operand) and the source operand (the second operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the rightaligned result into the destination. The first and the second operands can be an MMX or an XMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2 L (i.e. 32 for 128 -bit operands, or 16 for 64 -bit operands) produce a zero result. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PALIGNR (with 64-bit operands)

temp1[127:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[63:0] = temp1[63:0]

## PALIGNR (with 128-bit operands)

temp1[255:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[127:0] = temp1[127:0]

## VPALIGNR

temp1[255:0] < CONCATENATE(SRC1,SRC2)>>(imm8*8)
DEST[127:0] $\leftarrow$ temp1[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalents
PALIGNR: __m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n)
PALIGNR: __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PAND-Logical AND

| Opcode/ | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF DB $/ r^{1}$ | RM | V/V | MMX | Bitwise AND mm/m64 and <br> mm. |
| PAND mm, mm/m64 |  |  |  |  |
| 66 OF DB $/ r$ | RM | V/V | SSE2 | Bitwise AND of <br> xmm2/m128 and $x m m 1$. |
| PAND $x m m 1, x m m 2 / m 128$ <br> VEX.NDS.128.66.0F.WIG DB $/ r$ <br> VPAND $x m m 1, x m m 2, x m m 3 / m 128$ | RVM V/V | AVX | Bitwise AND of <br> xmm3/m128 and $x m m . ~$ |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical AND operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1 ; otherwise, it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PAND (128-bit Legacy SSE version)

DEST $\leftarrow$ DEST AND SRC
DEST[VLMAX-1:1288] (Unmodified)
VPAND (VEX. 128 encoded version)
DEST $\leqslant$ SRC1 AND SRC2
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PAND: __m64 _mm_and_si64 (__m64 m1, __m64 m2)
PAND: __m128i _mm_and_si128 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PANDN-Logical AND NOT

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DF $/ \Gamma^{1}$ PANDN mm, mm/m64 | RM | V/V | MMX | Bitwise AND NOT of $\mathrm{mm} / \mathrm{m} 64$ and mm . |
| 66 OF DF /r <br> PANDN xmm1, xmm2/m128 | RM | V/V | SSE2 | Bitwise AND NOT of $x m m 2 / m 128$ and $x m m 1$. |
| VEX.NDS.128.66.0F.WIG DF /г VPANDN xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Bitwise AND NOT of $\mathrm{xmm} 3 / \mathrm{m} 128$ and $\mathrm{xmm2}$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical NOT of the destination operand (first operand), then performs a bitwise logical AND of the source operand (second operand) and the inverted destination operand. The result is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1 ; otherwise, it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PANDN(128-bit Legacy SSE version)DEST $\leqslant$ NOT(DEST) AND SRCDEST[VLMAX-1:128] (Unmodified)
VPANDN (VEX. 128 encoded version)
DEST $\leftarrow$ NOT(SRC1) AND SRC2
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PANDN: __m64 _mm_andnot_si64 (__m64 m1, __m64 m2)
PANDN: _m128i _mm_andnot_si128 ( __m128i a, __m128i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PAUSE-Spin Loop Hint

| Opcode | Instruction | Op/ <br> En <br> F3 90 | PAUSE | NP | Mode <br> Valid |
| :--- | :--- | :--- | :--- | :--- | :--- | | Compat/ |
| :--- |
| Leg Mode |
| Valid | | Description |
| :--- |
| Gives hint to processor that |
| improves performance of |
| spin-wait loops. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Improves the performance of spin-wait loops. When executing a "spin-wait loop," a Pentium 4 or Intel Xeon processor suffers a severe performance penalty when exiting the loop because it detects a possible memory order violation. The PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses this hint to avoid the memory order violation in most situations, which greatly improves processor performance. For this reason, it is recommended that a PAUSE instruction be placed in all spin-wait loops.
An additional function of the PAUSE instruction is to reduce the power consumed by a Pentium 4 processor while executing a spin loop. The Pentium 4 processor can execute a spin-wait loop extremely quickly, causing the processor to consume a lot of power while it waits for the resource it is spinning on to become available. Inserting a pause instruction in a spin-wait loop greatly reduces the processor's power consumption.

This instruction was introduced in the Pentium 4 processors, but is backward compatible with all IA-32 processors. In earlier IA-32 processors, the PAUSE instruction operates like a NOP instruction. The Pentium 4 and Intel Xeon processors implement the PAUSE instruction as a pre-defined delay. The delay is finite and can be zero for some processors. This instruction does not change the architectural state of the processor (that is, it performs essentially a delaying no-op operation).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

Execute_Next_Instruction(DELAY);
Numeric Exceptions
None.

## Exceptions (All Operating Modes)

\#UD If the LOCK prefix is used.

## PAVGB/PAVGW—Average Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF EO } / \Gamma^{1} \\ & \text { PAVGB mm1, mm2/m64 } \end{aligned}$ | RM | V/V | SSE | Average packed unsigned byte integers from $\mathrm{mm} 2 / \mathrm{m} 64$ and mm 1 with rounding. |
| 66 OF EO, /г <br> PAVGB xmm1, xmm2/m128 | RM | V/V | SSE2 | Average packed unsigned byte integers from xmm2/m128 and xmm1 with rounding. |
| OF E3 $/ r^{1}$ <br> PAVGW mm1, mm2/m64 | RM | V/V | SSE | Average packed unsigned word integers from $\mathrm{mm} 2 / \mathrm{m} 64$ and mm 1 with rounding. |
| 66 OF E3 /r <br> PAVGW xmm1, xmm2/m128 | RM | V/V | SSE2 | Average packed unsigned word integers from $x m m 2 / m 128$ and $x m m 1$ with rounding. |
| VEX.NDS.128.66.0F.WIG EO /г VPAVGB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Average packed unsigned byte integers from xmm3/m128 and $x m m 2$ with rounding. |
| VEX.NDS.128.66.0F.WIG E3 /г VPAVGW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Average packed unsigned word integers from xmm3/m128 and $x m m 2$ with rounding. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD average of the packed unsigned integers from the source operand
(second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PAVGB instruction operates on packed unsigned bytes and the PAVGW instruction operates on packed unsigned words.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PAVGB (with 64-bit operands)

DEST[7:0] $\leftarrow(S R C[7: 0]+\operatorname{DEST}[7: 0]+1) \gg 1$; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 6 *)
DEST[63:56] $\leftarrow(S R C[63: 56]+\operatorname{DEST}[63: 56]+1) \gg 1$;
PAVGW (with 64-bit operands)
DEST[15:0] $\leftarrow(S R C[15: 0]+\operatorname{DEST}[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 and 3 *)
DEST[63:48] $\leftarrow(S R C[63: 48]+\operatorname{DEST[63:48]~+~1)~\gg ~1;~}$

## PAVGB (with 128-bit operands)

DEST[7:0] $\leftarrow(S R C[7: 0]+\operatorname{DEST[7:0]~+~1)~\gg ~1;~(*~Temp~sum~before~shifting~is~} 9$ bits *)
(* Repeat operation performed for bytes 2 through 14 *)
DEST[127:120] $\leftarrow(S R C[127: 120]+$ DEST[127:120] + 1) >> 1;

## PAVGW (with 128-bit operands)

DEST[15:0] $\leftarrow(S R C[15: 0]+\operatorname{DEST}[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 through 6 *)
DEST[127:112] $\leftarrow(S R C[127: 112]+\operatorname{DEST[127:112]~+~1)~\gg ~1;~}$

## VPAVGB (VEX. 128 encoded version)

DEST[7:0] < (SRC1[7:0] + SRC2[7:0] + 1) >> 1;
(* Repeat operation performed for bytes 2 through 15 *)
DEST[127:120] < (SRC1[127:120] + SRC2[127:120] + 1) >> 1
DEST[VLMAX-1:128] $\leftarrow 0$

## VPAVGW (VEX. 128 encoded version)

DEST[15:0] < (SRC1[15:0] + SRC2[15:0] + 1) >> 1;
(* Repeat operation performed for 16-bit words 2 through 7 *)
DEST[127:112] $\leftarrow(S R C 1[127: 112]+$ SRC2[127:112] + 1) >> 1
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PAVGB: __m64 _mm_avg_pu8 (__m64 a, __m64 b)
PAVGW: __m64 _mm_avg_pu16 (__m64 a, __m64 b)
PAVGB: __m128i _mm_avg_epu8 ( __m128i a, __m128i b)
PAVGW: __m128i _mm_avg_epu16 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PBLENDVB - Variable Blend Packed Bytes

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3810 /r PBLENDVB xmm1, xmm2/m128, <XMMO> | RM | V/V | SSE4_1 | Select byte values from $x m m 1$ and $x m m 2 / m 128$ from mask specified in the high bit of each byte in $X M M O$ and store the values into xmm 1 . |
| VEX.NDS.128.66.0F3A.WO 4C/r/is4 VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4 | RVMR | V/V | AVX | Select byte values from xmm2 and $x m m 3 / m 128$ using mask bits in the specified mask register, xmm4, and store the values into $\mathrm{xmm1}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | <XMMO> | NA |
| RVMR | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | ModRM:reg (r) |

## Description

Conditionally copies byte elements from the source operand (second operand) to the destination operand (first operand) depending on mask bits defined in the implicit third register argument, XMMO. The mask bits are the most significant bit in each byte element of the XMMO register.

If a mask bit is "1", then the corresponding byte element in the source operand is copied to the destination, else the byte element in the destination operand is left unchanged.

The register assignment of the implicit third operand is defined to be the architectural register XMMO.
128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMMO. An attempt to execute PBLENDVB with a VEX prefix will cause \#UD.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (VLMAX-1:128) of the corresponding YMM
register (destination register) are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD. VEX.W must be 0, otherwise, the instruction will \#UD.
VPBLENDVB permits the mask to be any XMM or YMM register. In contrast, PBLENDVB treats XMMO implicitly as the mask and do not support non-destructive destination operation. An attempt to execute PBLENDVB encoded with a VEX prefix will cause a \#UD exception.

## Operation

PBLENDVB (128-bit Legacy SSE version)
MASK $\leftarrow$ XMMO
IF (MASK[7] = 1) THEN DEST[7:0] $\leftarrow$ SRC[7:0];
ELSE DEST[7:0] ↔ DEST[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] $\leftarrow$ SRC[15:8];
ELSE DEST[15:8] < DEST[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] $\leftarrow$ SRC[23:16]
ELSE DEST[23:16] Һ DEST[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] \& SRC[31:24]
ELSE DEST[31:24] < DEST[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] $\leqslant ~ S R C[39: 32] ~$
ELSE DEST[39:32] < DEST[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] $\leftarrow \operatorname{SRC}[47: 40]$
ELSE DEST[47:40] $\leftarrow$ DEST[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] $\leftarrow \operatorname{SRC[55:48]~}$
ELSE DEST[55:48] < DEST[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] $\leqslant ~ S R C[63: 56]$
ELSE DEST[63:56] Һ DEST[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] $\leftarrow \operatorname{SRC[71:64]~}$
ELSE DEST[71:64] \& DEST[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] $\leftarrow \operatorname{SRC[79:72]~}$
ELSE DEST[79:72] < DEST[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] $\leftarrow ~ S R C[87: 80] ~$
ELSE DEST[87:80] < DEST[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] $\leftarrow$ SRC[95:88]
ELSE DEST[95:88] $\leftarrow ~ D E S T[95: 88] ;$
IF (MASK[103] = 1) THEN DEST[103:96] $\leftarrow \operatorname{SRC}[103: 96]$
ELSE DEST[103:96] $\leftarrow \quad$ DEST[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] $\leftarrow \operatorname{SRC[111:104]~}$
ELSE DEST[111:104] \& DEST[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] $\leftarrow \operatorname{SRC[119:112]~}$
ELSE DEST[119:112] $\leftarrow$ DEST[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] $\leqslant ~ S R C[127: 120]$
ELSE DEST[127:120] $\leftarrow$ DEST[127:120])

DEST[VLMAX-1:128] (Unmodified)

```
VPBLENDVB (VEX.128 encoded version)
MASK < SRC3
IF (MASK[7] = 1) THEN DEST[7:0] & SRC2[7:0];
ELSE DEST[7:0] & SRC1[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] < SRC2[15:8];
ELSE DEST[15:8] < SRC1[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] < SRC2[23:16]
ELSE DEST[23:16] < SRC1[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] & SRC2[31:24]
ELSE DEST[31:24] & SRC1[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] < SRC2[39:32]
ELSE DEST[39:32] \leftarrow SRC1[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] < SRC2[47:40]
ELSE DEST[47:40] < SRC1[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] < SRC2[55:48]
ELSE DEST[55:48] < SRC1[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] < SRC2[63:56]
ELSE DEST[63:56] < SRC1[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] < SRC2[71:64]
ELSE DEST[71:64] < SRC1[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] < SRC2[79:72]
ELSE DEST[79:72] < SRC1[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] & SRC2[87:80]
ELSE DEST[87:80] < SRC1[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] < SRC2[95:88]
ELSE DEST[95:88] < SRC1[95:88];
IF (MASK[103] = 1) THEN DEST[103:96] < SRC2[103:96]
ELSE DEST[103:96] & SRC1[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] & SRC2[111:104]
ELSE DEST[111:104] < SRC1[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] \leftarrow SRC2[119:112]
ELSE DEST[119:112] < SRC1[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] & SRC2[127:120]
ELSE DEST[127:120] < SRC1[127:120])
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalent
PBLENDVB: __m128i _mm_blendv_epi8 (__m128i v1, __m128i v2, __m128i mask);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UDIf $V E X . W=1$.

PBLENDW - Blend Packed Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A OE / r ib PBLENDW xmm1, xmm2/m128, imm8 | RMI | V/V | SSE4_1 | Select words from xmm1 and $x m m 2 / m 128$ from mask specified in imm8 and store the values into $x m m 1$. |
| VEX.NDS.128.6 VPBLENDW <br> 6.OF3A.WIG OE $x m m 1, x m m 2$, <br> $/\ulcorner$ ib $x m m 3 / \mathrm{m} 128$, <br>  imm8 | RVMI | V/V | AVX | Select words from xmm2 and $x \mathrm{~mm} 3 / \mathrm{m} 128$ from mask specified in imm8 and store the values into xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r, w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | imm8 |

## Description

Conditionally copies word elements from the source operand (second operand) to the destination operand (first operand) depending on the immediate byte (third operand). Each bit of Imm8 correspond to a word element.

If a bit is "1", then the corresponding word element in the source operand is copied to the destination, else the word element in the destination operand is left unchanged.
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PBLENDW (128-bit Legacy SSE version)
IF (imm8[0] = 1) THEN DEST[15:0] $\leftarrow$ SRC[15:0]
ELSE DEST[15:0] \& DEST[15:0]
IF (imm8[1] = 1) THEN DEST[31:16] $\leftarrow ~ S R C[31: 16] ~$
ELSE DEST[31:16] \& DEST[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] $\leftarrow ~ S R C[47: 32]$
ELSE DEST[47:32] < DEST[47:32]
IF (imm8[3] = 1) THEN DEST[63:48] $\leftarrow ~ S R C[63: 48]$

ELSE DEST[63:48] < DEST[63:48]
IF (imm8[4] = 1) THEN DEST[79:64] $\leqslant$ SRC[79:64]
ELSE DEST[79:64] < DEST[79:64]
IF (imm8[5] = 1) THEN DEST[95:80] $\leftarrow \operatorname{SRC}[95: 80]$
ELSE DEST[95:80] < DEST[95:80]
IF (imm8[6] = 1) THEN DEST[111:96] $\leftarrow \operatorname{SRC}[111: 96]$
ELSE DEST[111:96] \& DEST[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] $\leftarrow ~ S R C[127: 112]$
ELSE DEST[127:112] \& DEST[127:112]

## VPBLENDW (VEX. 128 encoded version)

IF (imm8[0] = 1) THEN DEST[15:0] $\leftarrow$ SRC2[15:0]
ELSE DEST[15:0] $\leftarrow$ SRC1[15:0]
IF (imm8[1] = 1) THEN DEST[31:16] $\leftarrow$ SRC2[31:16]
ELSE DEST[31:16] $\leftarrow$ SRC1[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] $\leftarrow$ SRC2[47:32]
ELSE DEST[47:32] $\leftarrow \operatorname{SRC1}[47: 32]$
IF (imm8[3] = 1) THEN DEST[63:48] $\leftarrow$ SRC2[63:48]
ELSE DEST[63:48] $\leftarrow \operatorname{SRC1}[63: 48]$
IF (imm8[4] = 1) THEN DEST[79:64] $\leftarrow$ SRC2[79:64]
ELSE DEST[79:64] < SRC1[79:64]
IF (imm8[5] = 1) THEN DEST[95:80] $\leftarrow$ SRC2[95:80]
ELSE DEST[95:80] $\leftarrow \operatorname{SRC1}[95: 80]$
IF (imm8[6] = 1) THEN DEST[111:96] $\leftarrow$ SRC2[111:96]
ELSE DEST[111:96] $\leftarrow$ SRC1[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] $\leftarrow$ SRC2[127:112]
ELSE DEST[127:112] < SRC1[127:112]
DEST[VLMAX-1:128] $\leftarrow 0$

## Intel C/C++ Compiler Intrinsic Equivalent

PBLENDW: __m128i _mm_blend_epi16 (__m128i v1, __m128i v2, const int mask);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCLMULQDQ - Carry-Less Multiplication Quadword

| Opcode/ | Op/ <br> En <br> Instruction | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| 66 OF 3A 44/r ib |  |  |  |  |
| PCLMULQDQ xmm1, xmm2/m128, |  |  |  |  |
| imm8 | RMI | V/V | CLMUL | Carry-less multiplication of <br> one quadword of xmm1 by <br> one quadword of <br> xmm2/m128, stores the <br> 128-bit result in xmm1. The <br> immediate is used to deter- <br> mine which quadwords of <br> xmm1 and xmm2/m128 |
| should be used. |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Performs a carry-less multiplication of two quadwords, selected from the first source and second source operand according to the value of the immediate byte. Bits 4 and 0 are used to select which 64-bit half of each operand to use according to Table 4-13, other bits of the immediate byte are ignored.

Table 4-13. PCLMULQDQ Quadword Selection of Immediate Byte

| Imm[4] | Imm[0] | PCLMULQDQ Operation |
| :--- | :--- | :--- |
| 0 | 0 | CL_MUL( SRC2 ${ }^{1}$ [63:0], SRC1[63:0] ) |
| 0 | 1 | CL_MUL( SRC2[63:0], SRC1[127:64] ) |
| 1 | 0 | CL_MUL( SRC2[127:64], SRC1[63:0] ) |
| 1 | 1 | CL_MUL( SRC2[127:64], SRC1[127:64] ) |

## NOTES:

1. SRC2 denotes the second source operand, which can be a register or memory; SRC1 denotes the first source and destination operand.

The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

Compilers and assemblers may implement the following pseudo-op syntax to simply programming and emit the required encoding for Imm8.

Table 4-14. Pseudo-Op and PCLMULQDQ Implementation

| Pseudo-Op | Imm8 Encoding |
| :--- | :--- |
| PCLMULLQLQDQ $x m m 1, x m m 2$ | 0000_0000B |
| PCLMULHQLQDQ $x m m 1, x m m 2$ | 0000_0001B |
| PCLMULLQHDQ $x m m 1, x m m 2$ | 0001_0000B |
| PCLMULHQHDQ $\times m m 1, x m m 2$ | 0001_0001B |

## Operation

```
PCLMULQDQ
IF (Imm8[0] = 0 )
    THEN
    TEMP1 < SRC1 [63:0];
    ELSE
        TEMP1 < SRC1 [127:64];
FI
IF (Imm8[4] = 0 )
    THEN
        TEMP2 < SRC2 [63:0];
    ELSE
        TEMP2 < SRC2 [127:64];
FI
For i=0 to 63 {
    TmpB [ i ] < (TEMP1[ 0 ] and TEMP2[ i ]);
    For j=1 to i{
        TmpB [ i ] < TmpB [ i ] xor (TEMP1[j ] and TEMP2[ i - j ])
    }
    DEST[ i ] < TmpB[ i ];
}
For i=64 to 126 {
```

```
    TmpB [ i ] < 0;
    For j = i - 63 to 63 {
        TmpB [ i ] < TmpB [ i ] xor (TEMP1[j ] and TEMP2[ i-j ])
    }
    DEST[ i ] & TmpB[ i ];
}
DEST[127] <0;
DEST[VLMAX-1:128] (Unmodified)
```


## VPCLMULQDQ

```
IF (Imm8[0] = 0 )
    THEN
        TEMP1 < SRC1 [63:0];
    ELSE
        TEMP1 < SRC1 [127:64];
FI
IF (Imm8[4] = 0 )
    THEN
        TEMP2 < SRC2 [63:0];
    ELSE
        TEMP2 < SRC2 [127:64];
FI
For i= 0 to 63 {
    TmpB [ i ] < (TEMP1[ 0 ] and TEMP2[ i ]);
    For j = 1 to i{
        TmpB [i] < TmpB [i] xor (TEMP1[j] and TEMP2[ i-j ])
    }
    DEST[i] < TmpB[i];
}
For i=64 to 126 {
    TmpB [ i ] < 0;
    Forj = i-63 to 63{
        TmpB [i] \leftarrow TmpB [i] xor (TEMP1[ j ] and TEMP2[ i - j ])
    }
    DEST[i] < TmpB[i];
}
DEST[VLMAX-1:127] <0;
Intel C/C++ Compiler Intrinsic Equivalent
(V)PCLMULQDQ: __m128i _mm_clmulepi64_si128 (__m128i, __m128i, const int)
```

INSTRUCTION SET REFERENCE, M-Z

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4.

## PCMPEQB/PCMPEQW/PCMPEQD- Compare Packed Data for Equal

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $74 / \Gamma^{1}$ PCMPEQB mm, mm/m64 | RM | V/V | MMX | Compare packed bytes in $\mathrm{mm} / \mathrm{m} 64$ and mm for equality. |
| 66 OF 74 /r PCMPEQB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed bytes in xmm2/m128 and xmm1 for equality. |
| OF $75 / \Gamma^{1}$ PCMPEQW mm, mm/m64 | RM | V/V | MMX | Compare packed words in $\mathrm{mm} / \mathrm{m} 64$ and mm for equality. |
| $660 F 75$ /r PCMPEQW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed words in xmm2/m128 and xmm 1 for equality. |
| OF $76 / r^{1}$ PCMPEQD mm, mm/m64 | RM | V/V | MMX | Compare packed doublewords in mm/m64 and $m m$ for equality. |
| 66 0F 76 /г PCMPEQD xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed doublewords in xmm2/m128 and xmm1 for equality. |
| VEX.NDS.128.66.0F.WIG 74 /г <br> VPCMPEQB xmm1, xmm2, xmm3 /m128 | RVM | V/V | AVX | Compare packed bytes in xmm3/m128 and xmm2 for equality. |
| VEX.NDS.128.66.0F.WIG 75 /г VPCMPEQW $x m m 1, ~ x m m 2$, xmm3/m128 | RVM | V/V | AVX | Compare packed words in xmm3/m128 and xmm2 for equality. |
| VEX.NDS.128.66.0F.WIG 76 /г <br> VPCMPEQD xmm1, xmm2, <br> xmm3/m128 | RVM | V/V | AVX | Compare packed doublewords in $x m m 3 / m 128$ and $x m m 2$ for equality. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\Gamma, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0 s . The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
The PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the PCMPEQW instruction compares the corresponding words in the destination and source operands; and the PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PCMPEQB (with 64-bit operands)
    IF DEST[7:0] = SRC[7:0]
        THEN DEST[7:0) \leftarrowFFH;
        ELSE DEST[7:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
    IF DEST[63:56] = SRC[63:56]
        THEN DEST[63:56] \leftarrowFFH;
        ELSE DEST[63:56] \leftarrow0; FI;
```

PCMPEQB (with 128-bit operands)
IF DEST[7:0] = SRC[7:0]
THEN DEST[7:0) $\leftarrow \mathrm{FFH} ;$
ELSE DEST[7:0] $\leftarrow 0$; FI;
(* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
IF DEST[127:120] = SRC[127:120]
THEN DEST[127:120] $\leftarrow \mathrm{FFH} ;$

ELSE DEST[127:120] $\leftarrow 0$; FI;

```
PCMPEQW (with 64-bit operands)
    IF DEST[15:0] = SRC[15:0]
        THEN DEST[15:0] \leftarrowFFFFH;
        ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
    IF DEST[63:48] = SRC[63:48]
    THEN DEST[63:48] \leftarrowFFFFH;
    ELSE DEST[63:48]}\leftarrow0; FI
PCMPEQW (with 128-bit operands)
    IF DEST[15:0] = SRC[15:0]
        THEN DEST[15:0]\leftarrowFFFFH;
        ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd through 7th words in DEST and SRC *)
    IF DEST[127:112] = SRC[127:112]
        THEN DEST[127:112]}\leftarrowFFFFH
        ELSE DEST[127:112]\leftarrow0; FI;
PCMPEQD (with 64-bit operands)
    IF DEST[31:0] = SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; FI;
    IF DEST[63:32] = SRC[63:32]
        THEN DEST[63:32] \leftarrowFFFFFFFFH;
        ELSE DEST[63:32] \leftarrow0; FI;
PCMPEQD (with 128-bit operands)
    IF DEST[31:0] = SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
    IF DEST[127:96] = SRC[127:96]
        THEN DEST[127:96] \leftarrowFFFFFFFFFH;
        ELSE DEST[127:96] \leftarrow0; FI;
```

VPCMPEQB (VEX. 128 encoded version)
DEST[127:0] <COMPARE_BYTES_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPEQW (VEX. 128 encoded version)
DEST[127:0] <COMPARE_WORDS_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## VPCMPEQD (VEX. 128 encoded version) <br> DEST[127:0] <COMPARE_DWORDS_EQUAL(SRC1,SRC2) <br> DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PCMPEQB: __m64 _mm_cmpeq_pi8 (__m64 m1, __m64 m2)
PCMPEQW: __m64 _mm_cmpeq_pi16 (__m64 m1, __m64 m2)
PCMPEQD: __m64 _mm_cmpeq_pi32 (__m64 m1, __m64 m2)
PCMPEQB: __m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b)
PCMPEQW: __m128i _mm_cmpeq_epi16 ( __m128ia, __m128i b)
PCMPEQD: __m128i_mm_cmpeq_epi32 ( __m128ia, __m128i b)

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPEQQ - Compare Packed Qword Data for Equal

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3829 /г PCMPEQQ xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed qwords in $x m m 2 / m 128$ and $x m m 1$ for equality. |
| VEX.NDS.128.66.0F38.WIG 29 /r VPCMPEQQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed quadwords in $\mathrm{xmm} 3 / \mathrm{m} 128$ and xmm 2 for equality. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare for equality of the packed quadwords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination is set to all 1 s ; otherwise, it is set to 0s.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
IF (DEST[63:0] = SRC[63:0])
    THEN DEST[63:0] \leftarrowFFFFFFFFFFFFFFFFFH;
    ELSE DEST[63:0] <0; FI;
IF (DEST[127:64] = SRC[127:64])
    THEN DEST[127:64] \leftarrow FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127:64] < 0; Fl;
VPCMPEQQ (VEX. }128\mathrm{ encoded version)
DEST[127:0] <COMPARE_QWORDS_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalent
PCMPEQQ: __m128i _mm_cmpeq_epi64( ..... m128ia, ..... _m128i b);
Flags AffectedNone.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

## PCMPESTRI - Packed Compare Explicit Length Strings, Return Index

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $61 /$ / imm8 PCMPESTRI xmm1, xmm2/m128, imm8 | RMI | V/V | SSE4_2 | Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX. |
| VEX.128.66.0F3A.WIG $61 / г$ ib VPCMPESTRI xmm1, xmm2/m128, imm8 | RMI | V/V | AVX | Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares and processes data from two string fragments based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to the count register (ECX/RCX).
Each string fragment is represented by two values. The first value is an xmm (or possibly m 128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for $x \mathrm{~mm} 1$ ) or EDX/RDX (for $x \mathrm{~mm} 2 / \mathrm{m} 128$ ). The length represents the number of bytes/words which are valid for the respective xmm/m128 data.

The length of each input is interpreted as being the absolute-value of the value in the length register. The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than $-16(-8)$.
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 (see Section 4.1.4) is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

ZFlag - Set if absolute-value of EDX is < 16 (8), reset otherwise
SFlag - Set if absolute-value of EAX is < 16 (8), reset otherwise
OFlag - IntRes2[0]
AFlag-Reset
PFlag - Reset

## Effective Operand Size

| Operating <br> mode/size | Operand 1 | Operand 2 | Length 1 | Length 2 | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 32 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 64 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 64 bit + REX.W | $x m m$ | $x m m / m 128$ | RAX | RDX | RCX |

Intel C/C++ Compiler Intrinsic Equivalent For Returning Index int _mm_cmpestri (__m128i a, int la,__m128i b, int lb, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $!=1111 \mathrm{~B}$.

# PCMPESTRM - Packed Compare Explicit Length Strings, Return Mask 

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $60 /$ / imm8 PCMPESTRM $x m m 1, x m m 2 / m 128$, imm8 | RMI | V/V | SSE4_2 | Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO |
| VEX.128.66.0F3A.WIG $60 / ヶ$ ib VPCMPESTRM $x m m 1, x m m 2 / m 128$, imm8 | RMI | V/V | AVX | Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (г) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two string fragments based on the encoded value in the imm8 contol byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates a mask stored to XMMO.

Each string fragment is represented by two values. The first value is an xmm (or possibly m 128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for $x \mathrm{~mm} 2 / \mathrm{m} 128$ ). The length represents the number of bytes/words which are valid for the respective xmm/m128 data.

The length of each input is interpreted as being the absolute-value of the value in the length register. The absolute-value computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than $16(8)$ or less than $-16(-8)$.
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMMO (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMMO.
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise

```
ZFlag - Set if absolute-value of EDX is < 16 (8), reset otherwise
SFlag - Set if absolute-value of EAX is < 16 (8), reset otherwise
OFlag -IntRes2[0]
AFlag - Reset
PFlag - Reset
```

Note: In VEX. 128 encoded versions, bits (VLMAX-1:128) of XMMO are zeroed.
VEX.vVVv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Effective Operand Size

| Operating <br> mode/size | Operand1 | Operand 2 | Length1 | Length2 | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | EAX | EDX | XMMO |
| 32 bit | xmm | xmm/m128 | EAX | EDX | XMMO |
| 64 bit | xmm | xmm/m128 | EAX | EDX | XMMO |
| 64 bit + REX.W | xmm | $x m m / m 128$ | RAX | RDX | XMMO |

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask

__m128i _mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading Eflag Results

int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vVvv $!=1111 \mathrm{~B}$.

## PCMPGTB/PCMPGTW/PCMPGTD—Compare Packed Signed Integers for Greater Than

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $64 / \Gamma^{1}$ <br> PCMPGTB mm, mm/m64 | RM | V/V | MMX | Compare packed signed byte integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 64 /г <br> PCMPGTB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed signed byte integers in xmm1 and xmm2/m128 for greater than. |
| OF $65 / \Gamma^{1}$ <br> PCMPGTW mm, mm/m64 | RM | V/V | MMX | Compare packed signed word integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 65 /г PCMPGTW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed signed word integers in $x m m 1$ and xmm2/m128 for greater than. |
| $\begin{aligned} & \text { OF } 66 / \Gamma^{1} \\ & \text { PCMPGTD mm, mm/m64 } \end{aligned}$ | RM | V/V | MMX | Compare packed signed doubleword integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 66 /r <br> PCMPGTD xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed signed doubleword integers in $x m m 1$ and $x m m 2 / m 128$ for greater than. |
| VEX.NDS.128.66.0F.WIG 64 / VPCMPGTB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed byte integers in xmm2 and xmm3/m128 for greater than. |
| VEX.NDS.128.66.0F.WIG 65 /г VPCMPGTW $\mathrm{xmm} 1, \mathrm{xmm2}$, xmm3/m128 | RVM | V/V | AVX | Compare packed signed word integers in xmm2 and xmm3/m128 for greater than. |


| VEX.NDS.128.66.0F.WIG $66 / r$ | RVM V/V AVX | Compare packed signed <br> doubleword integers in <br> VPCMPGTD xmm1, xmm2, |  |
| :--- | :--- | :--- | :--- |
| xmm2 and xmm3/m128 for |  |  |  |
| greater than. |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs an SIMD signed compare for the greater value of the packed byte, word, or doubleword integers in the destination operand (first operand) and the source operand (second operand). If a data element in the destination operand is greater than the corresponding date element in the source operand, the corresponding data element in the destination operand is set to all 1s; otherwise, it is set to all 0 s . The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

The PCMPGTB instruction compares the corresponding signed byte integers in the destination and source operands; the PCMPGTW instruction compares the corresponding signed word integers in the destination and source operands; and the PCMPGTD instruction compares the corresponding signed doubleword integers in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PCMPGTB (with 64-bit operands)

IF DEST[7:0] > SRC[7:0]
THEN DEST[7:0) $\leftarrow \mathrm{FFH} ;$

```
            ELSE DEST[7:0]}\leftarrow0; FI
(* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
IF DEST[63:56] > SRC[63:56]
    THEN DEST[63:56] \leftarrowFFH;
    ELSE DEST[63:56] \leftarrow0; FI;
PCMPGTB (with 128-bit operands)
    IF DEST[7:0] > SRC[7:0]
    THEN DEST[7:0) \leftarrowFFH;
    ELSE DEST[7:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
    IF DEST[127:120] > SRC[127:120]
    THEN DEST[127:120] \leftarrowFFH;
    ELSE DEST[127:120]}\leftarrow0; FI
PCMPGTW (with 64-bit operands)
    IF DEST[15:0] > SRC[15:0]
    THEN DEST[15:0]\leftarrowFFFFFH;
    ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd and 3rd words in DEST and SRC *)
    IF DEST[63:48] > SRC[63:48]
    THEN DEST[63:48] \leftarrowFFFFH;
    ELSE DEST[63:48]\leftarrow0; FI;
PCMPGTW (with 128-bit operands)
    IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0]\leftarrowFFFFF;
        ELSE DEST[15:0] \leftarrow0; Fl;
    (* Continue comparison of 2nd through 7th words in DEST and SRC *)
    IF DEST[63:48] > SRC[127:112]
    THEN DEST[127:112] \leftarrowFFFFH;
    ELSE DEST[127:112]\leftarrow0; FI;
PCMPGTD (with 64-bit operands)
    IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; Fl;
    IF DEST[63:32] > SRC[63:32]
        THEN DEST[63:32] \leftarrowFFFFFFFFH;
        ELSE DEST[63:32] \leftarrow0; FI;
PCMPGTD (with 128-bit operands)
    IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
    ELSE DEST[31:0] \leftarrow0; FI;
```

```
(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
IF DEST[127:96] > SRC[127:96]
    THEN DEST[127:96] \leftarrowFFFFFFFFFH;
    ELSE DEST[127:96]}\leftarrow0; Fl
```

VPCMPGTB (VEX. 128 encoded version)
DEST[127:0] <COMPARE_BYTES_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

VPCMPGTW (VEX. 128 encoded version)
DEST[127:0] <COMPARE_WORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPGTD (VEX. 128 encoded version)
DEST[127:0] <COMPARE_DWORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PCMPGTB: __m64 _mm_cmpgt_pi8 (__m64 m1, __m64 m2)
PCMPGTW: __m64 _mm_pcmpgt_pi16 (__m64 m1, __m64 m2)
DCMPGTD: __m64 _mm_pcmpgt_pi32 (__m64 m1, __m64 m2)
PCMPGTB: __m128i _mm_cmpgt_epi8 ( __m128i a, __m128i b)
PCMPGTW: __m128i _mm_cmpgt_epi16 ( __m128i a, __m128i b)
DCMPGTD: __m128i _mm_cmpgt_epi32 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPGTQ - Compare Packed Data for Greater Than

| Opcode/ Instruction | Op/ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $3837 /$ / PCMPGTQ xmm1,xmm2/m128 | RM | V/V | SSE4_2 | Compare packed signed qwords in $x m m 2 / m 128$ and xmm1 for greater than. |
| VEX.NDS.128.66.0F38.WIG 37 /г VPCMPGTQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed qwords in xmm2 and xmm3/m128 for greater than. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD signed compare for the packed quadwords in the destination operand (first operand) and the source operand (second operand). If the data element in the first (destination) operand is greater than the corresponding element in the second (source) operand, the corresponding data element in the destination is set to all 1s; otherwise, it is set to 0s.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[63-0] > SRC[63-0])
    THEN DEST[63-0] \leftarrow FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63-0] <0; FI
IF (DEST[127-64] > SRC[127-64])
    THEN DEST[127-64] < FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127-64] < 0; FI
VPCMPGTQ (VEX. }128\mathrm{ encoded version)
DEST[127:0] <COMPARE_QWORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalent
PCMPGTQ: __m128i _mm_cmpgt_epi64(__m128i a, __m128i b)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPISTRI - Packed Compare Implicit Length Strings, Return Index

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $63 /$ / imm8 PCMPISTRI $x m m 1, x m m 2 / m 128$, imm8 | RM | V/V | SSE4_2 | Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX. |
| VEX.128.66.0F3A.WIG $63 /\ulcorner\mathrm{ib}$ VPCMPISTRI $x m m 1, x m m 2 / m 128$, imm8 | RM | V/V | AVX | Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two strings based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to ECX.
Each string is represented by a single value. The value is an xmm (or possibly $m 128$ for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)

The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if any byte/word of xmm2/mem128 is null, reset otherwise
SFlag - Set if any byte/word of xmm1 is null, reset otherwise
OFlag -IntRes2[0]
AFlag - Reset
PFlag - Reset

Note: In VEX. 128 encoded version, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Result |
| :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | ECX |
| 32 bit | xmm | $x m m / m 128$ | ECX |
| 64 bit | $x m m$ | $x m m / m 128$ | ECX |
| 64 bit + REX.W | $x m m$ | $x m m / m 128$ | RCX |

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Index

int _mm_cmpistri (__m128i a, __m128i b, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpistra (__m128ia, __m128i b, const int mode);
int _mm_cmpistrc (__m128ia, __m128i b, const int mode);
int _mm_cmpistro (__m128ia, __m128i b, const int mode);
int _mm_cmpistrs (__m128ia, __m128i b, const int mode);
int _mm_cmpistrz (__m128ia, __m128i b, const int mode);

## SIMD Floating-Point Exceptions

None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv != 1111B.

## PCMPISTRM - Packed Compare Implicit Length Strings, Return Mask

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $62 /$ / imm8 PCMPISTRM xmm1, xmm2/m128, imm8 | RM | V/V | SSE4_2 | Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in $X M M O$. |
| VEX.128.66.0F3A.WIG 62 /г ib VPCMPISTRM xmm1, xmm2/m128, imm8 | RM | V/V | AVX | Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMMO. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two strings based on the encoded value in the imm8 byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM") generating a mask stored to XMMO.
Each string is represented by a single value. The value is an xmm (or possibly $m 128$ for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)
The comparison and aggregation operation are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMMO (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMMO.

Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if any byte/word of $x \mathrm{~mm} 2 / \mathrm{mem} 128$ is null, reset otherwise
SFlag - Set if any byte/word of xmm1 is null, reset otherwise
OFlag - IntRes2[0]
AFlag - Reset
PFlag - Reset

Note: In VEX. 128 encoded versions, bits (VLMAX-1:128) of XMMO are zeroed. VEX.VVVv is reserved and must be $1111 \mathrm{~b}, \mathrm{VEX} . \operatorname{L}$ must be 0 , otherwise the instruction will \#UD.

## Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Result |
| :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | XMM0 |
| 32 bit | xmm | xmm/m128 | XMM0 |
| 64 bit | xmm | xmm/m128 | XMM0 |
| 64 bit + REX.W | xmm | xmm/m128 | XMM0 |

## Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask

$\qquad$ m128i _mm_cmpistrm $\qquad$ m128ia, $\qquad$ m128i b, const int mode);

## Intel C/C++ Compiler Intrinsics For Reading EFlag Results

int _mm_cmpistra (__m128i a, __m128i b, const int mode);
int _mm_cmpistrc (__m128ia,__m128i b, const int mode);
int _mm_cmpistro (__m128ia, __m128i b, const int mode);
int _mm_cmpistrs (__m128i a, __m128i b, const int mode);
int _mm_cmpistrz (__m128ia,__m128i b, const int mode);

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
If VEX.vVvv $!=1111 \mathrm{~B}$.

## PEXTRB/PEXTRD/PEXTRQ - Extract Byte/Dword/Qword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| ```66 OF 3A 14 /r ib PEXTRB reg/m8, xmm2, imm8``` | MRI | V/V | SSE4_1 | Extract a byte integer value from $x m m 2$ at the source byte offset specified by imm8 into rreg or m8. The upper bits of r32 or r64 are zeroed. |
| ```66 OF 3A 16 /r ib PEXTRD r/m32, xmm2, imm8``` | MRI | V/V | SSE4_1 | Extract a dword integer value from $x m m 2$ at the source dword offset specified by imm8 into r/m32. |
| ```6 6 ~ R E X . W ~ O F ~ З A ~ 1 6 ~ /r ib PEXTRQ r/m64, xmm2, imm8``` | MRI | V/N.E. | SSE4_1 | Extract a qword integer value from $x m m 2$ at the source qword offset specified by imm8 into r/m64. |
| VEX.128.66.0F3A.WO 14 /r ib VPEXTRB reg/m8, xmm2, imm8 | MRI | $V^{1} / \mathrm{V}$ | AVX | Extract a byte integer value from $x m m 2$ at the source byte offset specified by imm8 into reg or m8. The upper bits of r64/r32 is filled with zeros. |
| VEX.128.66.0F3A.WO $16 /$ / ib VPEXTRD r32/m32, xmm2, imm8 | MRI | V/V | AVX | Extract a dword integer value from $x m m 2$ at the source dword offset specified by imm8 into「32/m32. |
| VEX.128.66.0F3A.W1 16 /r ib VPEXTRQ r64/m64, xmm2, imm8 | MRI | V/i | AVX | Extract a qword integer value from $x m m 2$ at the source dword offset specified by imm8 into r64/m64. |

## NOTES:

1. In 64-bit mode, VEX.W1 is ignored for VPEXTRB (similar to legacy REX.W=1 prefix in PEXTRB).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MRI | ModRM:r/m (w) | ModRM:reg (r) | imm8 | NA |

## Description

Extract a byte/dword/qword integer value from the source XMM register at a byte/dword/qword offset determined from imm8[3:0]. The destination can be a register or byte/dword/qword memory location. If the destination is a register, the upper bits of the register are zero extended.

In legacy non-VEX encoded version and if the destination operand is a register, the default operand size in 64-bit mode for PEXTRB/PEXTRD is 64 bits, the bits above the least significant byte/dword data are filled with zeros. PEXTRQ is not encodable in non-64-bit modes and requires REX.W in 64-bit mode.
Note: In VEX. 128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRB/VPEXTRD is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros. Attempt to execute VPEXTRQ in non-64-bit mode will cause \#UD.

## Operation

CASE of
PEXTRB: SEL $\leftarrow$ COUNT[3:0];
TEMP < (Src >> SEL*8) AND FFH;
IF (DEST = Mem8)
THEN
Mem8 < TEMP[7:0];
ELSE IF (64-Bit Mode and 64-bit register selected)
THEN
R64[7:0] $\leftarrow$ TEMP[7:0];
r64[63:8] $\leftarrow$ ZERO_FILL; \};
ELSE
R32[7:0] $\leftarrow$ TEMP[7:0];
r32[31:8] $\leftarrow$ ZERO_FILL; \};
Fl;
PEXTRD:SEL $\leftarrow$ COUNT[1:0];
TEMP < (Src >> SEL*32) AND FFFF_FFFFFH;
DEST $\leftarrow$ TEMP;
PEXTRQ: SEL $\leftarrow$ COUNT[0];
TEMP < (Src >> SEL*64);
DEST $\leftarrow$ TEMP;
EASC:

## (V)PEXTRTD/(V)PEXTRQ

IF (64-Bit Mode and 64-bit dest operand)
THEN
Src_Offset $\leftarrow$ Imm8[0]

```
    r64/m64 <(Src >> Src_Offset * 64)
ELSE
    Src_Offset < Imm8[1:0]
    r32/m32 < ((Src >> Src_Offset *32) AND OFFFFFFFFh);
FI
(V)PEXTRB ( dest=m8)
SRC_Offset < Imm8[3:0]
Mem8 < (Src >> Src_Offset*8)
(V)PEXTRB ( dest=reg)
IF (64-Bit Mode )
THEN
    SRC_Offset < Imm8[3:0]
    DEST[7:0] < ((Src >> Src_Offset*8) AND OFFh)
    DEST[63:8] \leftarrow ZERO_FILL;
ELSE
    SRC_Offset <. Imm8[3:0];
    DEST[7:0] < ((Src >> Src_Offset*8) AND OFFh);
    DEST[31:8] \leftarrow ZERO_FILL;
FI
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRB: int _mm_extract_epi8 (__m128i src, const int ndx);
PEXTRD: int _mm_extract_epi32 (__m128i src, const int ndx);
PEXTRQ: __int64 _mm_extract_epi64 (__m128i src, const int ndx);
Flags Affected
None.
```


## SIMD Floating-Point Exceptions

```
None.
```


## Other Exceptions

```
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv != 1111B.
If VPEXTRQ in non-64-bit mode, VEX.W=1.
```


## PEXTRW-Extract Word

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C5 $/$ rib ${ }^{1}$ <br> PEXTRW reg, mm, imm8 | RMI | V/V | SSE | Extract the word specified by imm8 from mm and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed. |
| 66 OF C5 /rib PEXTRW reg, xmm, imm8 | RMI | V/V | SSE2 | Extract the word specified by imm8 from xmm and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed. |
| ```66 OF 3A 15 ``` | MRI | V/V | SSE4_1 | Extract the word specified by imm8 from xmm and copy it to lowest 16 bits of reg or m16. Zero-extend the result in the destination, г32 or r64. |
| VEX.128.66.0F.WO C5 / ז ib VPEXTRW reg, xmm1, imm8 | RMI | $V^{2} / \mathrm{V}$ | AVX | Extract the word specified by imm8 from xmm1 and move it to reg, bits 15:0. Zero-extend the result. The upper bits of r64/r32 is filled with zeros. |
| VEX.128.66.0F3A.W0 15 /r ib VPEXTRW reg/m16, xmm2, imm8 | MRI | V/V | AVX | Extract a word integer value from $x m m 2$ at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. In 64-bit mode, VEX.W1 is ignored for VPEXTRW (similar to legacy REX.W=1 prefix in PEXTRW).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |


| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MRI | ModRM:r/m (w) | ModRM:reg (r) | imm8 | NA |

## Description

Copies the word in the source operand (second operand) specified by the count operand (third operand) to the destination operand (first operand). The source operand can be an MMX technology register or an XMM register. The destination operand can be the low word of a general-purpose register or a 16-bit memory address. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location. The content of the destination register above bit 16 is cleared (set to all 0 s ).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). If the destination operand is a general-purpose register, the default operand size is 64-bits in 64-bit mode.
Note: In VEX. 128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRW is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros.

## Operation

```
IF (DEST = Mem16)
THEN
    SEL \leftarrowCOUNT[2:0];
    TEMP < (Src >> SEL*16) AND FFFFH;
    Mem16 < TEMP[15:0];
ELSE IF (64-Bit Mode and destination is a general-purpose register)
    THEN
        FOR (PEXTRW instruction with 64-bit source operand)
        { SEL \leftarrowCOUNT[1:0];
            TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
            r64[15:0] \leftarrow TEMP[15:0];
        r64[63:16] \leftarrow ZERO_FILL; };
    FOR (PEXTRW instruction with 128-bit source operand)
        { SEL \leftarrow COUNT[2:0];
            TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
            r64[15:0] \leftarrow TEMP[15:0];
            r64[63:16] \leftarrow ZERO_FILL;}
        ELSE
        FOR (PEXTRW instruction with 64-bit source operand)
    { SEL \leftarrowCOUNT[1:0];
        TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
```

```
        r32[15:0]}\leftarrow TEMP[15:0]
        r32[31:16] \leftarrow ZERO_FILL; };
        FOR (PEXTRW instruction with 128-bit source operand)
    { SEL \leftarrow COUNT[2:0];
        TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
        r32[15:0]\leftarrow TEMP[15:0];
        r32[31:16] \leftarrow ZERO_FILL; };
    FI;
Fl;
(V)PEXTRW ( dest=m16)
SRC_Offset < Imm8[2:0]
Mem16 < (Src >> Src_Offset*16)
(V)PEXTRW ( dest=reg)
IF (64-Bit Mode )
THEN
    SRC_Offset < Imm8[2:0]
    DEST[15:0] < ((Src >> Src_Offset*16) AND OFFFFFh)
    DEST[63:16] & ZERO_FILL;
ELSE
    SRC_Offset < Imm8[2:0]
    DEST[15:0] < ((Src >> Src_Offset*16) AND OFFFFFh)
    DEST[31:16] < ZERO_FILL;
FI
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRW: int _mm_extract_pi16 (__m64 a, int n)
PEXTRW: int _mm_extract_epi16 (__m128i a, int imm)
```


## Flags Affected

```
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv \(!=1111 B\).
```


## PHADDW/PHADDD - Packed Horizontal Add

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3801 / r^{1}$ <br> PHADDW mm1, mm2/m64 | RM | V/V | SSSE3 | Add 16-bit integers horizontally, pack to MM1. |
| 66 OF 3801 /r <br> PHADDW xmm1, xmm2/m128 | RM | V/v | SSSE3 | Add 16-bit integers horizontally, pack to XMM1. |
| OF 3802 /r <br> PHADDD mm1, mm2/m64 | RM | V/V | SSSE3 | Add 32-bit integers horizontally, pack to MM1. |
| 66 OF 3802 /r <br> PHADDD xmm1, xmm2/m128 | RM | V/v | SSSE3 | Add 32-bit integers horizontally, pack to XMM1. |
| VEX.NDS.128.66.0F38.WIG 01 /r VPHADDW xmm1, xmm2, xmm3/m128 | RVM | V/v | AVX | Add 16-bit integers horizontally, pack to xmm1 |
| VEX.NDS.128.66.0F38.WIG 02 /г VPHADDD xmm1, xmm2, xmm3/m128 | RVM | V/v | AVX | Add 32-bit integers horizontally, pack to xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel' 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16 -bit signed results to the destination operand (first operand). PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32 -bit signed results to the destination operand (first operand). Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indi-
cate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

PHADDW (with 64-bit operands)

$$
m m 1[15-0]=m m 1[31-16]+m m 1[15-0] ;
$$

$\mathrm{mm} 1[31-16]=\mathrm{mm} 1[63-48]+\mathrm{mm} 1[47-32] ;$
$\mathrm{mm} 1[47-32]=\mathrm{mm} 2 / \mathrm{m} 64[31-16]+\mathrm{mm} 2 / \mathrm{m64}[15-0]$;
$\mathrm{mm} 1[63-48]=\mathrm{mm} 2 / \mathrm{m} 64[63-48]+\mathrm{mm} 2 / \mathrm{m} 64[47-32] ;$

## PHADDW (with 128-bit operands)

```
    xmm1[15-0] = xmm1[31-16] + xmm1[15-0];
    xmm1[31-16] = xmm1[63-48] + xmm1[47-32];
    \(x m m 1[47-32]=x m m 1[95-80]+x m m 1[79-64] ;\)
    \(x m m 1[63-48]=x m m 1[127-112]+x m m 1[111-96] ;\)
    xmm1[79-64] \(=x m m 2 / m 128[31-16]+x m m 2 / m 128[15-0] ;\)
    \(x m m 1[95-80]=x m m 2 / m 128[63-48]+x m m 2 / m 128[47-32] ;\)
    xmm1[111-96] \(=x m m 2 / m 128[95-80]+x m m 2 / m 128[79-64] ;\)
    xmm1[127-112] = xmm2/m128[127-112] \(+x m m 2 / m 128[111-96] ;\)
```


## PHADDD (with 64-bit operands)

```
    mm1[31-0] = mm1[63-32] + mm1[31-0];
    \(\mathrm{mm} 1[63-32]=\mathrm{mm} 2 / \mathrm{m} 64[63-32]+\mathrm{mm} 2 / \mathrm{m} 64[31-0]\);
```


## PHADDD (with 128-bit operands)

xmm1[31-0] = xmm1[63-32] + xmm1[31-0];
xmm1[63-32] $=x m m 1[127-96]+x m m 1[95-64] ;$
$x m m 1[95-64]=x m m 2 / m 128[63-32]+x m m 2 / m 128[31-0] ;$
$x m m 1[127-96]=x m m 2 / m 128[127-96]+x m m 2 / m 128[95-64] ;$
VPHADDW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow$ SRC1[31:16] + SRC1[15:0]
DEST[31:16] $\leftarrow \operatorname{SRC1}[63: 48]+\operatorname{SRC1}[47: 32]$
DEST[47:32] $\leftarrow$ SRC1[95:80] + SRC1[79:64]
DEST[63:48] $\leqslant$ SRC1[127:112] + SRC1[111:96]
DEST[79:64] $\leftarrow$ SRC2[31:16] + SRC2[15:0]
DEST[95:80] $\leqslant$ SRC2[63:48] + SRC2[47:32]

```
DEST[111:96] < SRC2[95:80] + SRC2[79:64]
DEST[127:112] < SRC2[127:112] + SRC2[111:96]
DEST[VLMAX-1:128] <0
VPHADDD (VEX.128 encoded version)
DEST[31-0] < SRC1[63-32] + SRC1[31-0]
DEST[63-32] < SRC1[127-96] + SRC1[95-64]
DEST[95-64] < SRC2[63-32] + SRC2[31-0]
DEST[127-96] < SRC2[127-96] + SRC2[95-64]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalents
PHADDW: __m64 _mm_hadd_pi16 (__m64 a, __m64 b)
PHADDW: __m128i _mm_hadd_epi16 (__m128i a,__m128i b)
PHADDD: __m64 _mm_hadd_pi32 (__m64 a,__m64 b)
PHADDD: __m128i _mm_hadd_epi32 (__m128i a,__m128i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD
If VEX.L = 1.
```


## PHADDSW - Packed Horizontal Add and Saturate

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3803 / r^{1}$ <br> PHADDSW mm1, mm2/m64 | RM | V/V | SSSE3 | Add 16-bit signed integers horizontally, pack saturated integers to MM1. |
| 66 OF 3803 /r <br> PHADDSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Add 16-bit signed integers horizontally, pack saturated integers to XMM1. |
| VEX.NDS.128.66.0F38.WIG 03 /г VPHADDSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add 16-bit signed integers horizontally, pack saturated integers to xmm 1 . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\bullet} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and saturates the signed results; packs the signed, saturated 16-bit results to the destination operand (first operand) Both operands can be MMX or XMM registers. When the source operand is a 128 -bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PHADDSW (with 64-bit operands)

```
mm1[15-0] = SaturateToSignedWord((mm1[31-16] + mm1[15-0]);
mm1[31-16] = SaturateToSignedWord(mm1[63-48] + mm1[47-32]);
mm1[47-32] = SaturateToSignedWord(mm2/m64[31-16] + mm2/m64[15-0]);
mm1[63-48] = SaturateToSignedWord(mm2/m64[63-48] + mm2/m64[47-32]);
```


## PHADDSW (with 128-bit operands)

xmm1[15-0]= SaturateToSignedWord(xmm1[31-16] + xmm1[15-0]);
xmm1[31-16] = SaturateToSignedWord(xmm1[63-48] + xmm1[47-32]);
xmm1[47-32] = SaturateToSignedWord(xmm1[95-80] + xmm1[79-64]);
xmm1[63-48] = SaturateToSignedWord(xmm1[127-112] + xmm1[111-96]);
xmm1[79-64] = SaturateToSignedWord(xmm2/m128[31-16] + xmm2/m128[15-0]);
xmm1[95-80] = SaturateToSignedWord(xmm2/m128[63-48] + xmm2/m128[47-32]);
xmm1[111-96] = SaturateToSignedWord(xmm2/m128[95-80] + xmm2/m128[79-64]);
xmm1[127-112] = SaturateToSignedWord(xmm2/m128[127-112] + xmm2/m128[111-96]);

## VPHADDSW (VEX. 128 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[31:16] + SRC1[15:0])
DEST[31:16] = SaturateToSignedWord(SRC1[63:48] + SRC1[47:32])
DEST[47:32] = SaturateToSignedWord(SRC1[95:80] + SRC1[79:64])
DEST[63:48] = SaturateToSignedWord(SRC1[127:112] + SRC1[111:96])
DEST[79:64] = SaturateToSignedWord(SRC2[31:16] + SRC2[15:0])
DEST[95:80] = SaturateToSignedWord(SRC2[63:48] + SRC2[47:32])
DEST[111:96] = SaturateToSignedWord(SRC2[95:80] + SRC2[79:64])
DEST[127:112] = SaturateToSignedWord(SRC2[127:112] + SRC2[111:96])
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PHADDSW: __m64 _mm_hadds_pi16 (__m64 a, __m64 b)
PHADDSW: __m128i _mm_hadds_epi16 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PHMINPOSUW - Packed Horizontal Word Minimum

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3841 /r PHMINPOSUW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Find the minimum unsigned word in $x m m 2 / m 128$ and place its value in the low word of xmm1 and its index in the second-lowest word of $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG $41 / \Gamma$ VPHMINPOSUW xmm1, xmm2/m128 | RM | V/V | AVX | Find the minimum unsigned word in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and place its value in the low word of xmm1 and its index in the second-lowest word of xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Determine the minimum unsigned word value in the source operand (second operand) and place the unsigned word in the low word (bits 0-15) of the destination operand (first operand). The word index of the minimum value is stored in bits 1618 of the destination operand. The remaining upper bits of the destination are set to zero.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

PHMINPOSUW (128-bit Legacy SSE version)
INDEX $\leftarrow 0$;
MIN $\leftarrow$ SRC[15:0]
IF (SRC[31:16] < MIN)
THEN INDEX $\leftarrow 1$; MIN $\leftarrow$ SRC[31:16]; Fl;
IF (SRC[47:32] < MIN)

THEN INDEX $\leftarrow 2$; MIN $\leqslant$ SRC[47:32]; Fl;

* Repeat operation for words 3 through 6

IF (SRC[127:112] < MIN)
THEN INDEX $\leftarrow 7$; MIN $\leqslant$ SRC[127:112]; Fl;
DEST[15:0] < MIN;
DEST[18:16] < INDEX;
DEST[127:19] $\leftarrow 0000000000000000000000000000 \mathrm{H}$;

```
VPHMINPOSUW (VEX. }128\mathrm{ encoded version)
INDEX \leftarrow0
MIN < SRC[15:0]
IF (SRC[31:16] < MIN) THEN INDEX < 1; MIN < SRC[31:16]
IF (SRC[47:32] < MIN) THEN INDEX < 2; MIN < SRC[47:32]
* Repeat operation for words 3 through 6
IF (SRC[127:112] < MIN) THEN INDEX < 7; MIN < SRC[127:112]
DEST[15:0] < MIN
DEST[18:16] \leftarrowINDEX
DEST[127:19] <00000000000000000000000000000H
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalent
PHMINPOSUW: __m128i _mm_minpos_epu16( __m128i packed_words);

Flags Affected
None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv != 1111B.

## PHSUBW/PHSUBD - Packed Horizontal Subtract

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3805 / r^{1}$ <br> PHSUBW mm1, mm2/m64 | RM | V/V | SSSE3 | Subtract 16-bit signed integers horizontally, pack to MM1. |
| 66 OF 3805 / <br> PHSUBW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Subtract 16-bit signed integers horizontally, pack to XMM1. |
| OF $3806 / r$ <br> PHSUBD mm1, mm2/m64 | RM | V/V | SSSE3 | Subtract 32-bit signed integers horizontally, pack to MM1. |
| 66 OF 3806 /r PHSUBD xmm1, xmm2/m128 | RM | V/V | SSSE3 | Subtract 32-bit signed integers horizontally, pack to XMM1. |
| VEX.NDS.128.66.0F38.WIG 05 /г VPHSUBW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract 16-bit signed integers horizontally, pack to xmm 1 . |
| VEX.NDS.128.66.0F38.WIG 06 /г VPHSUBD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract 32-bit signed integers horizontally, pack to xmm 1 . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (r,w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands, and packs the signed 16-bit results to the destination operand (first operand). PHSUBD performs horizontal subtraction on each adjacent pair of 32-bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed

32-bit result to the destination operand. Both operands can be MMX or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PHSUBW (with 64-bit operands)

$\mathrm{mm} 1[15-0]=\mathrm{mm} 1[15-0]-\mathrm{mm} 1[31-16]$;
$\mathrm{mm} 1[31-16]=\mathrm{mm} 1[47-32]-\mathrm{mm} 1[63-48] ;$
$\mathrm{mm} 1[47-32]=\mathrm{mm} 2 / \mathrm{m} 64[15-0]-\mathrm{mm} 2 / \mathrm{m} 64[31-16]$;
$\mathrm{mm} 1[63-48]=\mathrm{mm} 2 / \mathrm{m} 64[47-32]-\mathrm{mm} 2 / \mathrm{m} 64[63-48] ;$

## PHSUBW (with 128-bit operands)

xmm1[15-0] = xmm1[15-0] - xmm1[31-16];
$x m m 1[31-16]=x m m 1[47-32]-x m m 1[63-48] ;$
$x m m 1[47-32]=x m m 1[79-64]-x m m 1[95-80] ;$
xmm1[63-48] = xmm1[111-96] - xmm1[127-112];
xmm1[79-64] $=x m m 2 / m 128[15-0]-x m m 2 / m 128[31-16] ;$
xmm1[95-80] = xmm2/m128[47-32] - xmm2/m128[63-48];
xmm1[111-96] = xmm2/m128[79-64] - xmm2/m128[95-80];
$x m m 1[127-112]=x m m 2 / m 128[111-96]-x m m 2 / m 128[127-112] ;$

## PHSUBD (with 64-bit operands)

$\mathrm{mm} 1[31-0]=\mathrm{mm} 1[31-0]-\mathrm{mm} 1[63-32]$;
$\mathrm{mm} 1[63-32]=\mathrm{mm} 2 / \mathrm{m} 64[31-0]-\mathrm{mm} 2 / \mathrm{m} 64[63-32] ;$
PHSUBD (with 128-bit operands)
xmm1[31-0] = xmm1[31-0] - xmm1[63-32];
xmm1[63-32] = xmm1[95-64] - xmm1[127-96];
xmm1[95-64] = xmm2/m128[31-0]-xmm2/m128[63-32];
xmm1[127-96] = xmm2/m128[95-64] - xmm2/m128[127-96];
VPHSUBW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow$ SRC1[15:0] - SRC1[31:16]
DEST[31:16] < SRC1[47:32] - SRC1[63:48]
DEST[47:32] $\leftarrow$ SRC1[79:64] - SRC1[95:80]
DEST[63:48] $\leftarrow$ SRC1[111:96] - SRC1[127:112]

```
DEST[79:64] < SRC2[15:0] - SRC2[31:16]
DEST[95:80] < SRC2[47:32] - SRC2[63:48]
DEST[111:96] < SRC2[79:64] - SRC2[95:80]
DEST[127:112] < SRC2[111:96] - SRC2[127:112]
DEST[VLMAX-1:128] <0
VPHSUBD (VEX. }128\mathrm{ encoded version)
DEST[31-0] < SRC1[31-0] - SRC1[63-32]
DEST[63-32] < SRC1[95-64] - SRC1[127-96]
DEST[95-64] < SRC2[31-0] - SRC2[63-32]
DEST[127-96] < SRC2[95-64] - SRC2[127-96]
DEST[VLMAX-1:128] <0
```

Intel C/C++ Compiler Intrinsic Equivalents
PHSUBW: __m64 _mm_hsub_pi16 (__m64 a, __m64 b)
PHSUBW: __m128i_mm_hsub_epi16 (__m128i a, __m128i b)
PHSUBD: __m64 _mm_hsub_pi32 (__m64 a, __m64 b)
PHSUBD: __m128i _mm_hsub_epi32 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PHSUBSW - Packed Horizontal Subtract and Saturate

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF } 3807 / \Gamma^{1} \\ & \text { PHSUBSW mm1, mm2/m64 } \end{aligned}$ | RM | V/V | SSSE3 | Subtract 16-bit signed integer horizontally, pack saturated integers to MM1. |
| 66 OF 3807 / <br> PHSUBSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Subtract 16-bit signed integer horizontally, pack saturated integers to XMM1 |
| VEX.NDS.128.66.0F38.WIG 07 <br> VPHSUBSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1 |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\bullet} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (r,w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands. The signed, saturated 16-bit results are packed to the destination operand (first operand). Both operands can be MMX or XMM register. When the source operand is a 128 -bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PHSUBSW (with 64-bit operands)

mm1[15-0] = SaturateToSignedWord(mm1[15-0] - mm1[31-16]);
mm1[31-16] = SaturateToSignedWord(mm1[47-32] - mm1[63-48]);
mm1[47-32] = SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16]);
mm1[63-48] = SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48]);
PHSUBSW (with 128-bit operands)
xmm1[15-0] = SaturateToSignedWord(xmm1[15-0] - xmm1[31-16]);
xmm1[31-16] = SaturateToSignedWord(xmm1[47-32] - xmm1[63-48]);
xmm1[47-32] = SaturateToSignedWord(xmm1[79-64] - xmm1[95-80]);
xmm1[63-48] = SaturateToSignedWord(xmm1[111-96] - xmm1[127-112]);
xmm1[79-64] = SaturateToSignedWord(xmm2/m128[15-0] - xmm2/m128[31-16]);
xmm1[95-80] =SaturateToSignedWord(xmm2/m128[47-32] - xmm2/m128[63-48]);
xmm1[111-96] =SaturateToSignedWord(xmm2/m128[79-64] - xmm2/m128[95-80]);
xmm1[127-112] = SaturateToSignedWord(xmm2/m128[111-96] - xmm2/m128[127-112]);

## VPHSUBSW (VEX. 128 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[15:0] - SRC1[31:16])
DEST[31:16] = SaturateToSignedWord(SRC1[47:32] - SRC1[63:48])
DEST[47:32] = SaturateToSignedWord(SRC1[79:64] - SRC1[95:80])
DEST[63:48] = SaturateToSignedWord(SRC1[111:96] - SRC1[127:112])
DEST[79:64] = SaturateToSignedWord(SRC2[15:0] - SRC2[31:16])
DEST[95:80] = SaturateToSignedWord(SRC2[47:32] - SRC2[63:48])
DEST[111:96] = SaturateToSignedWord(SRC2[79:64] - SRC2[95:80])
DEST[127:112] = SaturateToSignedWord(SRC2[111:96] - SRC2[127:112])
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PHSUBSW: __m64 _mm_hsubs_pi16 (__m64 a, __m64 b)
PHSUBSW: __m128i_mm_hsubs_epi16 (__m128i a, __m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PINSRB/PINSRD/PINSRQ — Insert Byte/Dword/Qword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit <br> Mode <br> Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $20 /$ / ib PINSRB xmm1, r32/m8, imm8 | RMI | V/V | SSE4_1 | Insert a byte integer value from r32/m8 into xmm1 at the destination element in xmm1 specified by imm8. |
| 66 OF 3A 22 /г ib PINSRD xmm1, r/m32, imm8 | RMI | V/V | SSE4_1 | Insert a dword integer value from r/m32 into the xmm1 at the destination element specified by imm8. |
| 66 REX.W OF ЗA $22 /$ /rib PINSRQ xmm1, r/m64, imm8 | RMI | N. E./V | SSE4_1 | Insert a qword integer value from $\mathrm{r} / \mathrm{m} 32$ into the $\mathrm{xmm1}$ at the destination element specified by imm8. |
| VEX.NDS.128.66.0F3A.WO $20 / \stackrel{\text { ib }}{ }$ VPINSRB xmm1, xmm2, r32/m8, imm8 | RVMI | $V^{1} / V$ | AVX | Merge a byte integer value from r32/m8 and rest from $x m m 2$ into $x m m 1$ at the byte offset in imm8. |
| VEX.NDS.128.66.0F3A.WO 22 /г ib VPINSRD xmm1, xmm2, r32/m32, imm8 | RVMI | V/V | AVX | Insert a dword integer value from r32/m32 and rest from $x m m 2$ into $x m m 1$ at the dword offset in imm8. |
| VEX.NDS.128.66.0F3A.W1 22 /r ib VPINSRQ xmm1, xmm2, r64/m64, imm8 | RVMI | V/I | AVX | Insert a qword integer value from r64/m64 and rest from xmm2 into xmm 1 at the qword offset in imm8. |

NOTES:

1. In 64-bit mode, VEX.W1 is ignored for VPINSRB (similar to legacy REX.W=1 prefix with PINSRB).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Copies a byte/dword/qword from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other elements in the destination register are left untouched.) The source operand can be a general-purpose register or a memory
location. (When the source operand is a general-purpose register, PINSRB copies the low byte of the register.) The destination operand is an XMM register. The count operand is an 8 -bit immediate. When specifying a qword[dword, byte] location in an an XMM register, the [2,4] least-significant bit(s) of the count operand specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD. Attempt to execute VPINSRQ in non-64-bit mode will cause \#UD.

## Operation

CASE OF
PINSRB: SEL $\leftarrow$ COUNT[3:0];
MASK $\leftarrow$ (OFFH << (SEL * 8));
TEMP $\leftarrow$ (((SRC[7:0] << (SEL *8)) AND MASK);
PINSRD: SEL < COUNT[1:0];
MASK $\leftarrow$ (OFFFFFFFFFH << (SEL * 32));
TEMP $\leftarrow(((S R C \ll(S E L ~ * 32))$ AND MASK) ;
PINSRQ: SEL $\leftarrow$ COUNT[0]
MASK $\leftarrow$ (OFFFFFFFFFFFFFFFFFH << (SEL * 64));
TEMP $\leftarrow(((S R C \ll(S E L ~ * 32))$ AND MASK) ;
ESAC;
DEST $\leftarrow((D E S T$ AND NOT MASK) OR TEMP);

## VPINSRB (VEX. 128 encoded version)

SEL $\leftarrow$ imm8[3:0]
DEST[127:0] \& write_b_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] $\leftarrow 0$

## VPINSRD (VEX. 128 encoded version)

SEL $\leftarrow$ imm8[1:0]
DEST[127:0] < write_d_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] $\leftarrow 0$
VPINSRQ (VEX. 128 encoded version)
SEL $\leftarrow \mathrm{imm8}$ [0]
DEST[127:0] $\leftarrow$ write_q_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PINSRB: __m128i _mm_insert_epi8 (__m128i s1, int s2, const int ndx);
PINSRD: __m128i _mm_insert_epi32 (__m128i s2, int s, const int ndx);
PINSRQ: __m128i _mm_insert_epi64(__m128i s2, __int64 s, const int ndx);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VPINSRQ in non-64-bit mode with VEX.W=1.

PINSRW-Insert Word

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C4/rib ${ }^{1}$ | RMI | V/V | SSE | Insert the low word from |
| PINSRW mm, r32/m16, imm8 |  |  |  | r32 or from m16 into mm at the word position specified by imm8 |
| 66 OF C4 / $/$ ib PINSRW xmm, r32/m16, imm8 | RMI | V/V | SSE2 | Move the low word of r32 or from $m 16$ into $x m m$ at the word position specified by imm8. |
| VEX.NDS.128.66.0F.WO C4 / i ib VPINSRW xmm1, xmm2, r32/m16, imm8 | RVMI | $V^{2} / \mathrm{V}$ | AVX | Insert a word integer value from r32/m16 and rest from $x m m 2$ into $x m m 1$ at the word offset in imm8. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. In 64-bit mode, VEX.W1 is ignored for VPINSRW (similar to legacy REX.W=1 prefix in PINSRW).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvVv (r) | ModRM:r/m (r) | imm8 |

## Description

Copies a word from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16-bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8-bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PINSRW (with 64-bit source operand)
SEL $\leftarrow$ COUNT AND 3H;
CASE (Determine word position) OF
SEL $\leftarrow 0: \quad$ MASK $\leftarrow 000000000000 F F F F H ;$
SEL $\leftarrow 1: \quad$ MASK $\leftarrow 00000000 F F F F 0000 H ;$
SEL $\leftarrow 2: \quad$ MASK $\leftarrow 0000 F F F F 00000000 \mathrm{H}$;
SEL $\leftarrow 3: \quad$ MASK $\leftarrow$ FFFF $000000000000 \mathrm{H} ;$
DEST $\leftarrow($ DEST AND NOT MASK) OR (((SRC $\ll$ (SEL * 16)) AND MASK);

## PINSRW (with 128-bit source operand)

SEL $\leftarrow$ COUNT AND 7H;
CASE (Determine word position) OF
SEL $\leftarrow 0: \quad$ MASK $\leftarrow 0000000000000000000000000000 F F F F H ;$
SEL $\leftarrow 1: \quad$ MASK $\leftarrow 000000000000000000000000 F F F F O 000 \mathrm{H}$;
SEL $\leftarrow 2: \quad$ MASK $\leftarrow 00000000000000000000 F F F F 00000000 \mathrm{H}$;
SEL $\leftarrow 3: \quad$ MASK $\leftarrow 0000000000000000 F F F F 00000000000 \mathrm{H}$;
SEL $\leftarrow 4: \quad$ MASK $\leftarrow 000000000000 F F F F 000000000000000 \mathrm{H}$;
SEL $\leftarrow 5: \quad$ MASK $\leftarrow 00000000 F F F F 00000000000000000000 \mathrm{H}$;
SEL $\leftarrow 6: \quad$ MASK $\leftarrow 0000 F F F F 000000000000000000000000 \mathrm{H}$;
SEL $\leftarrow 7: \quad$ MASK $\leftarrow$ FFFF 0000000000000000000000000000 H ;
DEST $\leftarrow($ DEST AND NOT MASK) OR (((SRC $\ll ~(S E L ~ * ~ 16)) ~ A N D ~ M A S K) ; ~ ;$

## VPINSRW (VEX. 128 encoded version)

SEL $\leftarrow$ imm8[2:0]
DEST[127:0] \& write_w_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PINSRW: __m64 _mm_insert_pi16 (__m64 a, int d, int n)
PINSRW: __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)
Flags Affected
None.

## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VPINSRW in non-64-bit mode with VEX.W=1.

## PMADDUBSW - Multiply and Add Packed Signed and Unsigned Bytes

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3804 / \Gamma^{1}$ <br> PMADDUBSW mm1, mm2/m64 | RM | V/V | MMX | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to MM1. |
| 66 0F 3804 / <br> PMADDUBSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to XMM1. |
| VEX.NDS.128.66.0F38.WIG 04 /г VPMADDUBSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to $\mathrm{xmm1}$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PMADDUBSW multiplies vertically each unsigned byte of the destination operand (first operand) with the corresponding signed byte of the source operand (second operand), producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7-0) in the source and destination operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2 nd lowest-order bytes (bits 15-8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15-0). The same operation is performed on the other pairs of adjacent bytes. Both operands can be MMX register or XMM registers. When the source
operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PMADDUBSW (with 64 bit operands)
DEST[15-0] = SaturateToSignedWord(SRC[15-8]*DEST[15-8]+SRC[7-0]*DEST[7-0]);
DEST[31-16] = SaturateToSignedWord(SRC[31-24]*DEST[31-24]+SRC[23-16]*DEST[23-16]);
DEST[47-32] = SaturateToSignedWord(SRC[47-40]*DEST[47-40]+SRC[39-32]*DEST[39-32]);
DEST[63-48] = SaturateToSignedWord(SRC[63-56]*DEST[63-56]+SRC[55-48]*DEST[55-48]);

## PMADDUBSW (with 128 bit operands)

DEST[15-0] = SaturateToSignedWord(SRC[15-8]* DEST[15-8]+SRC[7-0]*DEST[7-0]);
// Repeat operation for 2nd through 7th word
SRC1/DEST[127-112] = SaturateToSignedWord(SRC[127-120]*DEST[127-120]+ SRC[119112]* DEST[119-112]);

## VPMADDUBSW (VEX. 128 encoded version)

DEST[15:0] \& SaturateToSignedWord(SRC2[15:8]* SRC1[15:8]+SRC2[7:0]*SRC1[7:0])
// Repeat operation for 2nd through 7th word
DEST[127:112] \& SaturateToSignedWord(SRC2[127:120]*SRC1[127:120]+ SRC2[119:112]*
SRC1[119:112])
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalents
PMADDUBSW: __m64 _mm_maddubs_pi16 (__m64 a, __m64 b)
PMADDUBSW: __m128i _mm_maddubs_epi16 (__m128i a,_m128i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMADDWD-Multiply and Add Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F5 $/ \Gamma^{1}$ PMADDWD mm, mm/m64 | RM | V/V | MMX | Multiply the packed words in mm by the packed words in $\mathrm{mm} / \mathrm{m} 64$, add adjacent doubleword results, and store in mm. |
| 66 OF F5 /r <br> PMADDWD xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm 1 . |
| VEX.NDS.128.66.0F.WIG F5 /r <br> VPMADDWD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply the packed word integers in xmm2 by the packed word integers in xmm3/m128, add adjacent doubleword results, and store in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the individual signed words of the destination operand (first operand) by the corresponding signed words of the source operand (second operand), producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding loworder words (15-0) and (31-16) in the source and destination operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. (Figure 4-6 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register
or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
The PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000 H . In this case, the result wraps around to 80000000 H .
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-6. PMADDWD Execution Model Using 64-bit Operands

## Operation

## PMADDWD (with 64-bit operands)


DEST[63:32] $\leftarrow(D E S T[47: 32] ~ * ~ S R C[47: 32]) ~+~(D E S T[63: 48] ~ * ~ S R C[63: 48]) ; ~ ;$

## PMADDWD (with 128-bit operands)

DEST[31:0] $\leftarrow(\operatorname{DEST}[15: 0]$ * SRC[15:0]) + (DEST[31:16] * SRC[31:16]);
DEST[63:32] $\leftarrow(\operatorname{DEST}[47: 32]$ * SRC[47:32] $)+(D E S T[63: 48] ~ * ~ S R C[63: 48]) ; ~$
DEST[95:64] $\leftarrow(D E S T[79: 64] ~ * ~ S R C[79: 64]) ~+~(D E S T[95: 80] ~ * ~ S R C[95: 80]) ; ~ ;$
DEST[127:96] $\leftarrow(\operatorname{DEST}[111: 96] * \operatorname{SRC}[111: 96])+(D E S T[127: 112] * \operatorname{SRC}[127: 112]) ;$

## VPMADDWD (VEX. 128 encoded version)

DEST[31:0] $\leftarrow(S R C 1[15: 0]$ * SRC2[15:0]) + (SRC1[31:16] * SRC2[31:16])
DEST[63:32] < (SRC1[47:32] * SRC2[47:32]) + (SRC1[63:48] * SRC2[63:48])
DEST[95:64] < (SRC1[79:64] * SRC2[79:64]) + (SRC1[95:80] * SRC2[95:80])

DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PMADDWD: __m64 _mm_madd_pi16(__m64 m1, __m64 m2)
PMADDWD: __m128i _mm_madd_epi16 ( __m128i a, __m128i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXSB - Maximum of Packed Signed Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 38 3C / <br> PMAXSB xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed signed byte integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3C/r VPMAXSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[7:0] > SRC[7:0])
THEN DEST[7:0] \& DEST[7:0];
ELSE DEST[7:0] $\leftarrow$ SRC[7:0]; Fl;
IF (DEST[15:8] > SRC[15:8])
THEN DEST[15:8] < DEST[15:8];
ELSE DEST[15:8] \& SRC[15:8]; FI;
IF (DEST[23:16] > SRC[23:16])
THEN DEST[23:16] \& DEST[23:16];
ELSE DEST[23:16] < SRC[23:16]; Fl;
IF (DEST[31:24] > SRC[31:24])

THEN DEST[31:24] \& DEST[31:24];
ELSE DEST[31:24] \& SRC[31:24]; Fl; IF (DEST[39:32] > SRC[39:32])

THEN DEST[39:32] \& DEST[39:32]; ELSE DEST[39:32] \& SRC[39:32]; Fl;
IF (DEST[47:40] > SRC[47:40])
THEN DEST[47:40] < DEST[47:40];
ELSE DEST[47:40] < SRC[47:40]; FI;
IF (DEST[55:48] > SRC[55:48])
THEN DEST[55:48] \& DEST[55:48];
ELSE DEST[55:48] < SRC[55:48]; FI;
IF (DEST[63:56] > SRC[63:56])
THEN DEST[63:56] \& DEST[63:56];
ELSE DEST[63:56] < SRC[63:56]; Fl;
IF (DEST[71:64] > SRC[71:64])
THEN DEST[71:64] \& DEST[71:64];
ELSE DEST[71:64] $\leqslant ~ S R C[71: 64] ;$ Fl;
IF (DEST[79:72] > SRC[79:72])
THEN DEST[79:72] \& DEST[79:72];
ELSE DEST[79:72] $\leqslant$ SRC[79:72]; Fl;
IF (DEST[87:80] > SRC[87:80])
THEN DEST[87:80] \& DEST[87:80];
ELSE DEST[87:80] $\leqslant ~ S R C[87: 80] ;$ FI;
IF (DEST[95:88] > SRC[95:88])
THEN DEST[95:88] \& DEST[95:88];
ELSE DEST[95:88] < SRC[95:88]; FI;
IF (DEST[103:96] > SRC[103:96])
THEN DEST[103:96] \& DEST[103:96];
ELSE DEST[103:96] < SRC[103:96]; FI;
IF (DEST[111:104] > SRC[111:104])
THEN DEST[111:104] < DEST[111:104];
ELSE DEST[111:104] < SRC[111:104]; Fl;
IF (DEST[119:112] > SRC[119:112])
THEN DEST[119:112] \& DEST[119:112];
ELSE DEST[119:112] \& SRC[119:112]; Fl;
IF (DEST[127:120] > SRC[127:120])
THEN DEST[127:120] \& DEST[127:120];
ELSE DEST[127:120] < SRC[127:120]; FI;

## VPMAXSB (VEX. 128 encoded version)

IF SRC1[7:0] >SRC2[7:0] THEN
DEST[7:0] $\leftarrow ~ S R C 1[7: 0] ;$
ELSE
DEST[7:0] \& SRC2[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] >SRC2[127:120] THEN
DEST[127:120] \& SRC1[127:120];
ELSE
DEST[127:120] \& SRC2[127:120]; FI;
DEST[VLMAX-1:128] < 0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSB: __m128i _mm_max_epi8 (__m128ia,_m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMAXSD - Maximum of Packed Signed Dword Integers

\(\left.$$
\begin{array}{|lllll|}\hline \text { Opcode/ } & \begin{array}{l}\text { Op/ } \\
\text { En }\end{array} & \begin{array}{l}\text { 64/32 bit } \\
\text { Mode } \\
\text { Support }\end{array} & \begin{array}{l}\text { CPUID } \\
\text { Feature } \\
\text { Flag }\end{array} & \text { Description } \\
\text { 66 OF 38 3D /r } & & \text { RM } & \text { V/V } & \text { SSE4_1 }\end{array}
$$ \begin{array}{l}Compare packed signed <br>
PMAXSD xmm1, xmm2/m128 <br>
dword integers in xmm1 and <br>
xmm2/m128 and store <br>
packed maximum values in <br>

xmm1.\end{array}\right\}\)| Compare packed signed |
| :--- |
| VEX.NDS.128.66.0F38.WIG 3D/r |
| VPMAXSD xmm1, xmm2, |
| xmm3/m128 |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[31:0] > SRC[31:0])
    THEN DEST[31:0] & DEST[31:0];
    ELSE DEST[31:0] < SRC[31:0]; Fl;
IF (DEST[63:32] > SRC[63:32])
    THEN DEST[63:32] < DEST[63:32];
    ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] > SRC[95:64])
    THEN DEST[95:64] < DEST[95:64];
    ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] > SRC[127:96])
```

THEN DEST[127:96] \& DEST[127:96];ELSE DEST[127:96] < SRC[127:96]; FI;
VPMAXSD (VEX. 128 encoded version)
IF SRC1[31:0] > SRC2[31:0] THENDEST[31:0] $\leftarrow \operatorname{SRC1}[31: 0] ;$
ELSE
DEST[31:0] ↔ SRC2[31:0]; Fl;
(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)IF SRC1[127:95] > SRC2[127:95] THENDEST[127:95] $\leftarrow$ SRC1[127:95];
ELSEDEST[127:95] < SRC2[127:95]; FI;DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSD:

$\qquad$
m128ia,
$\qquad$
m128i b);

## Flags Affected

None.

## SIMD Floating-Point Exceptions

None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMAXSW—Maximum of Packed Signed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EE $/ \Gamma^{1}$ PMAXSW mm1, mm2/m64 | RM | V/V | SSE | Compare signed word integers in mm2/m64 and mm1 and return maximum values. |
| 66 OF EE /r <br> PMAXSW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare signed word integers in $x m m 2 / m 128$ and xmm1 and return maximum values. |
| VEX.NDS.128.66.0F.WIG EE /r <br> VPMAXSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed word integers in $\mathrm{xmm} 3 / \mathrm{m} 128$ and xmm 2 and store packed maximum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
PMAXSW (64-bit operands)
    IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
    (* Repeat operation for 2nd and 3rd words in source and destination operands *)
    IF DEST[63:48] > SRC[63:48]) THEN
        DEST[63:48] \leftarrow DEST[63:48];
    ELSE
        DEST[63:48] \leftarrow SRC[63:48]; FI;
```

PMAXSW (128-bit operands)
IF DEST[15:0] > SRC[15:0]) THEN
DEST[15:0] $\leftarrow$ DEST[15:0];
ELSE
DEST[15:0] $\leftarrow$ SRC[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
IF DEST[127:112] > SRC[127:112]) THEN
DEST[127:112] $\leftarrow$ DEST[127:112];
ELSE
DEST[127:112] $\leftarrow$ SRC[127:112]; FI;
VPMAXSW (VEX. 128 encoded version)
IF SRC1[15:0] > SRC2[15:0] THEN
DEST[15:0] $\leftarrow$ SRC1[15:0];
ELSE
DEST[15:0] $\leftarrow$ SRC2[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
IF SRC1[127:112] >SRC2[127:112] THEN
DEST[127:112] \& SRC1[127:112];
ELSE
DEST[127:112] $\leftarrow$ SRC2[127:112]; Fl;
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSW: __m64 _mm_max_pi16(__m64 a, __m64 b)
PMAXSW: __m128i _mm_max_epi16 (__m128i a, __m128i b)

## Flags Affected

None.

## Numeric Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXUB—Maximum of Packed Unsigned Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DE $/ \Gamma^{1}$ <br> PMAXUB mm1, mm2/m64 | RM | V/V | SSE | Compare unsigned byte integers in mm2/m64 and mm 1 and returns maximum values. |
| 66 OF DE /r <br> PMAXUB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare unsigned byte integers in $x m m 2 / m 128$ and xmm1 and returns maximum values. |
| VEX.NDS.128.66.0F.WIG DE/r <br> VPMAXUB xmm1, xmm2, <br> xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

```
Operation
PMAXUB (64-bit operands)
    IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
    ELSE
        DEST[7:0] \leftarrow SRC[7:0]; Fl;
    (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
    IF DEST[63:56] > SRC[63:56]) THEN
    DEST[63:56] \leftarrow DEST[63:56];
    ELSE
    DEST[63:56] \leftarrow SRC[63:56]; FI;
PMAXUB (128-bit operands)
    IF DEST[7:0] > SRC[17:0]) THEN
        DEST[7:0] \leftarrow DEST[7:0];
    ELSE
        DEST[7:0] \leftarrow SRC[7:0]; Fl;
    (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
    IF DEST[127:120] > SRC[127:120]) THEN
        DEST[127:120] \leftarrow DEST[127:120];
    ELSE
        DEST[127:120] \leftarrow SRC[127:120]; Fl;
VPMAXUB (VEX. }128\mathrm{ encoded version)
    IF SRC1[7:0] >SRC2[7:0] THEN
    DEST[7:0] & SRC1[7:0];
    ELSE
        DEST[7:0] < SRC2[7:0]; FI;
    (* Repeat operation for 2nd through 15th bytes in source and destination operands *)
    IF SRC1[127:120] >SRC2[127:120] THEN
        DEST[127:120] & SRC1[127:120];
    ELSE
        DEST[127:120] < SRC2[127:120]; Fl;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUB: __m64 _mm_max_pu8(__m64 a,__m64 b)
PMAXUB: __m128i _mm_max_epu8 ( __m128i a,__m128i b)
Flags Affected
None.
```

INSTRUCTION SET REFERENCE, M-Z

Numeric Exceptions
None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXUD - Maximum of Packed Unsigned Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $383 \mathrm{~F} / \mathrm{r}$ <br> PMAXUD xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned dword integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3F/r VPMAXUD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed maximum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[31:0] > SRC[31:0])
    THEN DEST[31:0] < DEST[31:0];
    ELSE DEST[31:0] < SRC[31:0]; Fl;
IF (DEST[63:32] > SRC[63:32])
    THEN DEST[63:32] < DEST[63:32];
    ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] > SRC[95:64])
    THEN DEST[95:64] & DEST[95:64];
    ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] > SRC[127:96])
```

```
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; Fl;
VPMAXUD (VEX. }128\mathrm{ encoded version)
    IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] & SRC1[31:0];
    ELSE
        DEST[31:0] < SRC2[31:0]; Fl;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] > SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
    ELSE
        DEST[127:95] < SRC2[127:95]; Fl;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUD: __m128i _mm_max_epu32 ( __m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMAXUW - Maximum of Packed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 ЗЕ / <br> PMAXUW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned word integers in xmm1 and $x m m 2 / m 128$ and store packed maximum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3E/r VPMAXUW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned word integers in $\mathrm{xmm} 3 / \mathrm{m} 128$ and xmm 2 and store maximum packed values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

IF (DEST[15:0] > SRC[15:0])
THEN DEST[15:0] \& DEST[15:0];
ELSE DEST[15:0] < SRC[15:0]; FI;
IF (DEST[31:16] > SRC[31:16])
THEN DEST[31:16] \& DEST[31:16];
ELSE DEST[31:16] < SRC[31:16]; Fl;
IF (DEST[47:32] > SRC[47:32])
THEN DEST[47:32] \& DEST[47:32];
ELSE DEST[47:32] < SRC[47:32]; FI;
IF (DEST[63:48] > SRC[63:48])

```
    THEN DEST[63:48] < DEST[63:48];
    ELSE DEST[63:48] < SRC[63:48]; Fl;
IF (DEST[79:64] > SRC[79:64])
    THEN DEST[79:64] < DEST[79:64];
    ELSE DEST[79:64] < SRC[79:64]; Fl;
IF (DEST[95:80] > SRC[95:80])
    THEN DEST[95:80] < DEST[95:80];
    ELSE DEST[95:80] < SRC[95:80]; Fl;
IF (DEST[111:96] > SRC[111:96])
    THEN DEST[111:96] < DEST[111:96];
    ELSE DEST[111:96] < SRC[111:96]; Fl;
IF (DEST[127:112] > SRC[127:112])
    THEN DEST[127:112] < DEST[127:112];
    ELSE DEST[127:112] < SRC[127:112]; FI;
VPMAXUW (VEX.128 encoded version)
    IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] < SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] >SRC2[127:112] THEN
        DEST[127:112] < SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; FI;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMAXUW: __m128i _mm_max_epu16 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
```


## Other Exceptions

```
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
```


## PMINSB - Minimum of Packed Signed Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3838 /г PMINSB xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed signed byte integers in $x m m 1$ and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 38 /г VPMINSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed byte integers in $x m m 2$ and xmm3/m128 and store packed minimum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
IF (DEST[7:0] < SRC[7:0])
    THEN DEST[7:0] & DEST[7:0];
    ELSE DEST[7:0] < SRC[7:0]; Fl;
IF (DEST[15:8] < SRC[15:8])
    THEN DEST[15:8] < DEST[15:8];
    ELSE DEST[15:8] < SRC[15:8]; Fl;
IF (DEST[23:16] < SRC[23:16])
    THEN DEST[23:16] & DEST[23:16];
    ELSE DEST[23:16] & SRC[23:16]; FI;
IF (DEST[31:24] < SRC[31:24])
```

THEN DEST[31:24] < DEST[31:24]; ELSE DEST[31:24] < SRC[31:24]; Fl; IF (DEST[39:32] < SRC[39:32])

THEN DEST[39:32] \& DEST[39:32];
ELSE DEST[39:32] \& SRC[39:32]; Fl;
IF (DEST[47:40] < SRC[47:40])
THEN DEST[47:40] \& DEST[47:40];
ELSE DEST[47:40] < SRC[47:40]; Fl;
IF (DEST[55:48] < SRC[55:48])
THEN DEST[55:48] \& DEST[55:48];
ELSE DEST[55:48] < SRC[55:48]; Fl;
IF (DEST[63:56] < SRC[63:56])
THEN DEST[63:56] < DEST[63:56];
ELSE DEST[63:56] < SRC[63:56]; Fl;
IF (DEST[71:64] < SRC[71:64])
THEN DEST[71:64] \& DEST[71:64];
ELSE DEST[71:64] < SRC[71:64]; Fl;
IF (DEST[79:72] < SRC[79:72])
THEN DEST[79:72] \& DEST[79:72];
ELSE DEST[79:72] < SRC[79:72]; Fl;
IF (DEST[87:80] < SRC[87:80])
THEN DEST[87:80] < DEST[87:80];
ELSE DEST[87:80] < SRC[87:80]; Fl;
IF (DEST[95:88] < SRC[95:88])
THEN DEST[95:88] < DEST[95:88];
ELSE DEST[95:88] < SRC[95:88]; Fl;
IF (DEST[103:96] < SRC[103:96])
THEN DEST[103:96] \& DEST[103:96];
ELSE DEST[103:96] \& SRC[103:96]; Fl;
IF (DEST[111:104] < SRC[111:104])
THEN DEST[111:104] $\leftarrow$ DEST[111:104];
ELSE DEST[111:104] < SRC[111:104]; Fl;
IF (DEST[119:112] < SRC[119:112])
THEN DEST[119:112] \& DEST[119:112];
ELSE DEST[119:112] \& SRC[119:112]; FI;
IF (DEST[127:120] < SRC[127:120])
THEN DEST[127:120] \& DEST[127:120];
ELSE DEST[127:120] \& SRC[127:120]; FI;

## VPMINSB (VEX. 128 encoded version)

IF SRC1[7:0] < SRC2[7:0] THEN DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[7:0] \& SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *) IF SRC1[127:120] < SRC2[127:120] THEN
DEST[127:120] $\leftarrow \operatorname{SRC1}[127: 120] ;$
ELSE
DEST[127:120] \& SRC2[127:120]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
PMINSB: __m128i _mm_min_epi8 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMINSD - Minimum of Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 3839 /г PMINSD xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed signed dword integers in xmm1 and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 39 /г VPMINSD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\ulcorner, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[31:0] < SRC[31:0])
THEN DEST[31:0] < DEST[31:0];
ELSE DEST[31:0] \& SRC[31:0]; Fl;
IF (DEST[63:32] < SRC[63:32])
THEN DEST[63:32] \& DEST[63:32];
ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] < SRC[95:64])
THEN DEST[95:64] \& DEST[95:64];
ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] < SRC[127:96])

```
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; FI;
VPMINSD (VEX. }128\mathrm{ encoded version)
    IF SRC1[31:0] < SRC2[31:0] THEN
        DEST[31:0] < SRC1[31:0];
    ELSE
        DEST[31:0] < SRC2[31:0]; Fl;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] < SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
    ELSE
        DEST[127:95] < SRC2[127:95]; FI;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMINSD: __m128i _mm_min_epi32 (__m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMINSW—Minimum of Packed Signed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EA $/ \Gamma^{1}$ PMINSW mm1, mm2/m64 | RM | V/V | SSE | Compare signed word integers in mm2/m64 and mm 1 and return minimum values. |
| 66 OF EA /r <br> PMINSW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare signed word integers in $x m m 2 / m 128$ and xmm1 and return minimum values. |
| VEX.NDS.128.66.0F.WIG EA /r <br> VPMINSW xmm1, xmm2, <br> xmm3/m128 | RVM | V/V | AVX | Compare packed signed word integers in $\mathrm{xmm3} / \mathrm{m} 128$ and $\mathrm{xmm2}$ and return packed minimum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of word integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:1288) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

```
Operation
PMINSW (64-bit operands)
    IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; Fl;
    (* Repeat operation for 2nd and 3rd words in source and destination operands *)
    IF DEST[63:48] < SRC[63:48] THEN
    DEST[63:48] \leftarrow DEST[63:48];
    ELSE
    DEST[63:48] \leftarrow SRC[63:48]; FI;
PMINSW (128-bit operands)
    IF DEST[15:0] < SRC[15:0] THEN
    DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; Fl;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF DEST[127:112] < SRC/m64[127:112] THEN
        DEST[127:112] \leftarrow DEST[127:112];
    ELSE
        DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMINSW (VEX.128 encoded version)
    IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] & SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] < SRC2[127:112] THEN
        DEST[127:112] & SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; FI;
DEST[VLMAX-1:128]}\leftarrow
Intel C/C++ Compiler Intrinsic Equivalent
PMINSW: __m64 _mm_min_pi16 (__m64 a, __m64 b)
PMINSW: __m128i _mm_min_epi16 ( __m128i a,__m128i b)
Flags Affected
None.
```


## Numeric Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
\#MF
(64-bit operations only) If there is a pending $x 87$ FPU exception.

## PMINUB—Minimum of Packed Unsigned Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DA $/ \Gamma^{1}$ PMINUB mm1, mm2/m64 | RM | V/V | SSE | Compare unsigned byte integers in mm2/m64 and mm1 and returns minimum values. |
| 66 OF DA /r <br> PMINUB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare unsigned byte integers in $x m m 2 / m 128$ and xmm1 and returns minimum values. |
| VEX.NDS.128.66.0F.WIG DA /r <br> VPMINUB xmm1, xmm2, <br> xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned byte integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of byte integers to the destination operand. The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
PMINUB (for 64-bit operands)
    IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \leftarrow DEST[7:0];
    ELSE
        DEST[7:0] \leftarrow SRC[7:0]; Fl;
    (* Repeat operation for 2nd through 7th bytes in source and destination operands *)
    IF DEST[63:56] < SRC[63:56] THEN
        DEST[63:56] \leftarrow DEST[63:56];
    ELSE
        DEST[63:56] \leftarrow SRC[63:56]; FI;
```


## PMINUB (for 128-bit operands)

IF DEST[7:0] < SRC[17:0] THEN DEST[7:0] $\leftarrow$ DEST[7:0];
ELSE
DEST[7:0] $\leftarrow$ SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] < SRC[127:120] THEN
DEST[127:120] $\leftarrow$ DEST[127:120];
ELSE
DEST[127:120] $\leftarrow$ SRC[127:120]; Fl;

## VPMINUB (VEX. 128 encoded version)

VPMINUB instruction for 128-bit operands:
IF SRC1[7:0] < SRC2[7:0] THEN DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[7:0] \& SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] < SRC2[127:120] THEN
DEST[127:120] < SRC1[127:120];
ELSE
DEST[127:120] < SRC2[127:120]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PMINUB: __m64 _m_min_pu8 (__m64 a, __m64 b)
PMINUB: __m128i _mm_min_epu8 ( __m128i a, __m128i b)

## Flags Affected

None.

## Numeric Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMINUD - Minimum of Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 660 O 38 3B /r PMINUD xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned dword integers in xmm1 and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG $3 \mathrm{~B} /$ / VPMINUD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned dword integers in xmm2 and xmm3/m128 and store packed minimum values in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[31:0] < SRC[31:0])
THEN DEST[31:0] \& DEST[31:0];
ELSE DEST[31:0] \& SRC[31:0]; Fl;
IF (DEST[63:32] < SRC[63:32])
THEN DEST[63:32] \& DEST[63:32];
ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] < SRC[95:64])
THEN DEST[95:64] \& DEST[95:64];
ELSE DEST[95:64] < SRC[95:64]; Fl;
IF (DEST[127:96] < SRC[127:96])

```
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; FI;
VPMINUD (VEX. }128\mathrm{ encoded version)
VPMINUD instruction for 128-bit operands:
    IF SRC1[31:0] < SRC2[31:0] THEN
    DEST[31:0] < SRC1[31:0];
    ELSE
    DEST[31:0] < SRC2[31:0]; FI;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] < SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
    ELSE
        DEST[127:95] < SRC2[127:95]; FI;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMINUD: __m128i _mm_min_epu32 ( __m128i a, __m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
```


## Other Exceptions

```
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
```


## PMINUW - Minimum of Packed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $383 \mathrm{~A} / \mathrm{r}$ PMINUW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned word integers in xmm1 and $x m m 2 / m 128$ and store packed minimum values in xmm1. |
| VEX.NDS.128.66.0F38.WIG 3A/r VPMINUW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned word integers in $x \mathrm{~mm} 3 / \mathrm{m} 128$ and xmm 2 and return packed minimum values in xmm 1 . |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

IF (DEST[15:0] < SRC[15:0])
THEN DEST[15:0] \& DEST[15:0];
ELSE DEST[15:0] < SRC[15:0]; Fl;
IF (DEST[31:16] < SRC[31:16])
THEN DEST[31:16] \& DEST[31:16];
ELSE DEST[31:16] \& SRC[31:16]; Fl;
IF (DEST[47:32] < SRC[47:32])
THEN DEST[47:32] \& DEST[47:32];
ELSE DEST[47:32] < SRC[47:32]; Fl;
IF (DEST[63:48] < SRC[63:48])

```
    THEN DEST[63:48] < DEST[63:48];
    ELSE DEST[63:48] < SRC[63:48]; Fl;
IF (DEST[79:64] < SRC[79:64])
    THEN DEST[79:64] < DEST[79:64];
    ELSE DEST[79:64] < SRC[79:64]; Fl;
IF (DEST[95:80] < SRC[95:80])
    THEN DEST[95:80] < DEST[95:80];
    ELSE DEST[95:80] < SRC[95:80]; Fl;
IF (DEST[111:96] < SRC[111:96])
    THEN DEST[111:96] < DEST[111:96];
    ELSE DEST[111:96] < SRC[111:96]; Fl;
IF (DEST[127:112] < SRC[127:112])
    THEN DEST[127:112] < DEST[127:112];
    ELSE DEST[127:112] < SRC[127:112]; FI;
VPMINUW (VEX.128 encoded version)
VPMINUW instruction for 128-bit operands:
    IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] & SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] < SRC2[127:112] THEN
        DEST[127:112] \leftarrow SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; FI;
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PMINUW: __m128i _mm_min_epu16 ( __m128i a,__m128i b);
Flags Affected
None
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMOVMSKB—Move Byte Mask

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D7 $/ \Gamma^{1}$ PMOVMSKB reg, mm | RM | V/V | SSE | Move a byte mask of mm to reg. The upper bits of r32 or r64 are zeroed |
| 66 OF D7 /г PMOVMSKB reg, xmm | RM | V/V | SSE2 | Move a byte mask of $x m m$ to reg. The upper bits of r32 or r64 are zeroed |
| VEX.128.66.0F.WIG D7 / VPMOVMSKB reg, xmm1 | RM | V/V | AVX | Move a byte mask of xmm1 to reg. The upper bits of r32 or r64 are filled with zeros. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and $I A-32$

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand). The source operand is an MMX technology register or an XMM register; the destination operand is a general-purpose register. When operating on 64-bit operands, the byte mask is 8 bits; when operating on 128-bit operands, the byte mask is 16-bits.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

VEX. 128 encodings are valid but identical in function. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

PMOVMSKB (with 64-bit source operand and r32)
г32[0] $\leftarrow$ SRC[7];
r32[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 6 *)
г32[7] $\leftarrow$ SRC[63];
「32[31:8] $\leftarrow$ ZERO_FILL;
(V)PMOVMSKB (with 128-bit source operand and r32)
г32[0] $\leftarrow$ SRC[7];
г32[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 14 *)
г32[15] $\leftarrow$ SRC[127];
r32[31:16] $\leftarrow$ ZERO_FILL;
PMOVMSKB (with 64-bit source operand and r64)
r64[0] $\leftarrow$ SRC[7];
r64[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 6 *)
r64[7] $\leftarrow$ SRC[63];
r64[63:8] $\leftarrow$ ZERO_FILL;
(V)PMOVMSKB (with 128-bit source operand and r64)
r64[0] $\leftarrow$ SRC[7];
r64[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 14 *)
r64[15] $\leftarrow$ SRC[127];
r64[63:16] $\leftarrow$ ZERO_FILL;
Intel C/C++ Compiler Intrinsic Equivalent
PMOVMSKB: int _mm_movemask_pi8(__m64 a)
PMOVMSKB: int _mm_movemask_epi8 (__m128i a)
Flags Affected
None.

## Numeric Exceptions

None.
Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $!=1111 \mathrm{~B}$.

## PMOVSX - Packed Move with Sign Extend

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 Of $3820 / r$ PMOVSXBW xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Sign extend 8 packed signed 8 -bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed signed 16-bit integers in xmm1. |
| 66 Of 3821 / PMOVSXBD xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Sign extend 4 packed signed 8 -bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed signed 32-bit integers in xmm1. |
| $660 f 3822 /$ / <br> PMOVSXBQ xmm1, xmm2/m16 | RM | V/V | SSE4_1 | Sign extend 2 packed signed 8 -bit integers in the low 2 bytes of $x m m 2 / m 16$ to 2 packed signed 64-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of $3823 /$ / PMOVSXWD xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Sign extend 4 packed signed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed signed 32-bit integers in xmm1. |
| 66 Of 3824 / PMOVSXWQ xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Sign extend 2 packed signed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed signed 64-bit integers in xmm1. |
| 66 Of 3825 / PMOVSXDQ xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Sign extend 2 packed signed 32-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed signed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 20 / VPMOVSXBW xmm1, xmm2/m64 | RM | V/V | AVX | Sign extend 8 packed 8-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed 16-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 21 /r VPMOVSXBD xmm1, xmm2/m32 | RM | V/V | AVX | Sign extend 4 packed 8 -bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 4 packed 32 -bit integers in xmm1. |


| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.128.66.0F38.WIG $22 / r$ VPMOVSXBQ xmm1, xmm2/m16 | RM | V/V | AVX | Sign extend 2 packed 8 -bit integers in the low 2 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 16$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 23 /г VPMOVSXWD xmm1, xmm2/m64 | RM | V/V | AVX | Sign extend 4 packed 16-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 4 packed 32-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 24 /r VPMOVSXWQ xmm1, xmm2/m32 | RM | V/V | AVX | Sign extend 2 packed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 25 /r VPMOVSXDQ xmm1, xmm2/m64 | RM | V/V | AVX | Sign extend 2 packed 32-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 2 packed 64-bit integers in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Sign-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PMOVSXBW

DEST[15:0] < SignExtend(SRC[7:0]);
DEST[31:16] < SignExtend(SRC[15:8]);
DEST[47:32] \& SignExtend(SRC[23:16]);
DEST[63:48] $\leqslant$ SignExtend(SRC[31:24]);
DEST[79:64] \& SignExtend(SRC[39:32]);
DEST[95:80] < SignExtend(SRC[47:40]);
DEST[111:96] $\leftarrow$ SignExtend(SRC[55:48]);
DEST[127:112] \& SignExtend(SRC[63:56]);

## PMOVSXBD

DEST[31:0] < SignExtend(SRC[7:0]);
DEST[63:32] < SignExtend(SRC[15:8]);
DEST[95:64] < SignExtend(SRC[23:16]);
DEST[127:96] < SignExtend(SRC[31:24]);
PMOVSXBQ
DEST[63:0] \& SignExtend(SRC[7:0]);
DEST[127:64] \& SignExtend(SRC[15:8]);
PMOVSXWD
DEST[31:0] \& SignExtend(SRC[15:0]);
DEST[63:32] < SignExtend(SRC[31:16]);
DEST[95:64] < SignExtend(SRC[47:32]);
DEST[127:96] \& SignExtend(SRC[63:48]);

## PMOVSXWQ

DEST[63:0] \& SignExtend(SRC[15:0]);
DEST[127:64] \& SignExtend(SRC[31:16]);
PMOVSXDQ
DEST[63:0] \& SignExtend(SRC[31:0]);
DEST[127:64] \& SignExtend(SRC[63:32]);

## VPMOVSXBW

Packed_Sign_Extend_BYTE_to_WORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVSXBD

Packed_Sign_Extend_BYTE_to_DWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVSXBQ

Packed_Sign_Extend_BYTE_to_QWORD() DEST[VLMAX-1:128] $\leftarrow 0$

## VPMOVSXWD

Packed_Sign_Extend_WORD_to_DWORD() DEST[VLMAX-1:128] $\leftarrow 0$

```
VPMOVSXWQ
Packed_Sign_Extend_WORD_to_QWORD()
DEST[VLMAX-1:128] <0
VPMOVSXDQ
Packed_Sign_Extend_DWORD_to_QWORD()
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
\begin{tabular}{|c|c|}
\hline OVSXBW & a); \\
\hline PMOVSXBD: & m128i _mm_cvtepi8_epi32 ( __m128i a); \\
\hline PMOVSXBQ: & m128i _mm_cvtepi8_epi64 ( __m128i a); \\
\hline PMOVSXWD: & m128i _mm_cvtepi16_epi32 ( __m128i a); \\
\hline PMOVSXWQ: & m128i _mm_cvtepi16_epi64 ( __m128i a); \\
\hline PMOVSXDQ: & m128i _mm_ cvtepi32_epi64 ( __m128i a) \\
\hline
\end{tabular}
```

Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv != 1111B.

## PMOVZX - Packed Move with Zero Extend

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Featu Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 Of $3830 /$ / PMOVZXBW xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Zero extend 8 packed 8 -bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 8 packed 16 -bit integers in $x m m 1$. |
| 66 Of $3831 /$ / PMOVZXBD xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Zero extend 4 packed 8-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 4 packed 32 -bit integers in xmm1. |
| 66 of $3832 / \stackrel{ }{2}$ PMOVZXBQ xmm1, xmm2/m16 | RM | V/V | SSE4_1 | Zero extend 2 packed 8 -bit integers in the low 2 bytes of $x m m 2 / m 16$ to 2 packed 64-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of $3833 /$ / PMOVZXWD xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Zero extend 4 packed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed 32 -bit integers in xmm1. |
| 66 Of 3834 /r PMOVZXWQ xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Zero extend 2 packed 16-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 2 packed 64-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of $3835 /$ / PMOVZXDQ xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Zero extend 2 packed 32-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 30 /г VPMOVZXBW xmm1, xmm2/m64 | RM | V/V | AVX | Zero extend 8 packed 8-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 8 packed 16 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG $31 /$ / VPMOVZXBD xmm1, xmm2/m32 | RM | V/V | AVX | Zero extend 4 packed 8-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 4 packed 32 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG $32 /$ / VPMOVZXBQ xmm1, xmm2/m16 | RM | V/V | AVX | Zero extend 2 packed 8 -bit integers in the low 2 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 16$ to 2 packed 64-bit integers in xmm1. |


| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.128.66.0F38.WIG 33 /г VPMOVZXWD xmm1, xmm2/m64 | RM | V/V | AVX | Zero extend 4 packed 16-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 4 packed 32 -bit integers in xmm1. |
| VEX.128.66.0F38.WIG 34 /r VPMOVZXWQ xmm1, xmm2/m32 | RM | V/V | AVX | Zero extend 2 packed 16-bit integers in the low 4 bytes of $x m m 2 / \mathrm{m} 32$ to 2 packed 64-bit integers in xmm1. |
| VEX.128.66.0F38.WIG $35 /$ / VPMOVZXDQ xmm1, xmm2/m64 | RM | V/V | AVX | Zero extend 2 packed 32-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 2 packed 64-bit integers in xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Zero-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PMOVZXBW
DEST[15:0] $\leftarrow$ ZeroExtend(SRC[7:0]);
DEST[31:16] \& ZeroExtend(SRC[15:8]);
DEST[47:32] \& ZeroExtend(SRC[23:16]);
DEST[63:48] Һ ZeroExtend(SRC[31:24]);
DEST[79:64] \& ZeroExtend(SRC[39:32]);
DEST[95:80] < ZeroExtend(SRC[47:40]);
DEST[111:96] < ZeroExtend(SRC[55:48]);
DEST[127:112] \& ZeroExtend(SRC[63:56]);
PMOVZXBDDEST[31:0] $\leftarrow$ ZeroExtend(SRC[7:0]);DEST[63:32] < ZeroExtend(SRC[15:8]);DEST[95:64] < ZeroExtend(SRC[23:16]);DEST[127:96] \& ZeroExtend(SRC[31:24]);
PMOVZXQB
DEST[63:0] $\leftarrow$ ZeroExtend(SRC[7:0]);
DEST[127:64] ↔ ZeroExtend(SRC[15:8]);
PMOVZXWDDEST[31:0] $\leftarrow$ ZeroExtend(SRC[15:0]);DEST[63:32] < ZeroExtend(SRC[31:16]);DEST[95:64] $\leftarrow$ ZeroExtend(SRC[47:32]);DEST[127:96] \& ZeroExtend(SRC[63:48]);
PMOVZXWQ
DEST[63:0] $\leftarrow$ ZeroExtend(SRC[15:0]);
DEST[127:64] \& ZeroExtend(SRC[31:16]);
PMOVZXDQDEST[63:0] $\leftarrow$ ZeroExtend(SRC[31:0]);DEST[127:64] $\leftarrow$ ZeroExtend(SRC[63:32]);
VPMOVZXBW
Packed_Zero_Extend_BYTE_to_WORD()DEST[VLMAX-1:128] $\leftarrow 0$
VPMOVZXBD
Packed_Zero_Extend_BYTE_to_DWORD()DEST[VLMAX-1:128] $\leftarrow 0$
VPMOVZXBQ
Packed_Zero_Extend_BYTE_to_QWORD()DEST[VLMAX-1:128] $\leftarrow 0$
VPMOVZXWD
Packed_Zero_Extend_WORD_to_DWORD()DEST[VLMAX-1:128] $\leftarrow 0$
VPMOVZXWQ
Packed_Zero_Extend_WORD_to_QWORD()DEST[VLMAX-1:128] $\leftarrow 0$
VPMOVZXDQ

## Packed_Zero_Extend_DWORD_to_QWORD() DEST[VLMAX-1:128] $\leftarrow 0$

Flags Affected
None
Intel C/C++ Compiler Intrinsic Equivalent
PMOVZXBW:
__m128i _mm_cvtepu8_epi16 (__m128ia);
PMOVZXBD:
PMOVZXBQ:
__m128i _mm_ cvtepu8_epi32 ( __m128i a);

PMOVZXWD:
__m128i _mm_cvtepu8_epi64 ( __m128i a);
PMOVZXWQ:
PMOVZXDQ:
__m128i _mm_cvtepu16_epi32 (__m128ia);
__m128i _mm_cvtepu16_epi64 ( __m128ia);
__m128i _mm_ cvtepu32_epi64 ( __m128i a);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv != 1111B

## PMULDQ - Multiply Packed Signed Dword Integers

| Opcode/ | Op/ <br> En <br> Instruction | 64/32 bit <br> Mode <br> Support <br> 66 OF $3828 / r$ | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| PMULDQ xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Multiply the packed signed <br> dword integers in $x m m 1$ and <br> xmm2/m128 and store the <br> quadword product in xmm1. |
| VEX.NDS.128.66.0F38.WIG 28/r | RVM V/V | AVX | Multiply packed signed <br> doubleword integers in <br> VPMULDQ xmm1, xmm2, <br> xmm3/m128 |  |
| xmm2 by packed signed |  |  |  |  |
| doubleword integers in |  |  |  |  |
| xmm3/m128, and store the |  |  |  |  |
| quadword results in xmm1. |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs two signed multiplications from two pairs of signed dword integers and stores two 64-bit products in the destination operand (first operand). The 64-bit product from the first/third dword element in the destination operand and the first/third dword element of the source operand (second operand) is stored to the low/high qword element of the destination.
If the source is a memory operand then all 128 bits will be fetched from memory but the second and fourth dwords will not be used in the computation.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PMULDQ (128-bit Legacy SSE version)
DEST[63:0] Һ DEST[31:0] * SRC[31:0]
DEST[127:64] < DEST[95:64] * SRC[95:64]
DEST[VLMAX-1:128] (Unmodified)

## VPMULDQ (VEX. 128 encoded version)

DEST[63:0] $\leftarrow \operatorname{SRC1}[31: 0]$ * SRC2[31:0]
DEST[127:64] \& SRC1[95:64] * SRC2[95:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PMULDQ: __m128i _mm_mul_epi32( __m128i a, __m128i b);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv != 1111B.

## PMULHRSW - Packed Multiply High with Round and Scale

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $380 \mathrm{OB} / \mathrm{r}^{1}$ <br> PMULHRSW mm1, mm2/m64 | RM | V/V | SSSE3 | Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to MM1. |
| 66 OF 38 0B /r <br> PMULHRSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to XMM1. |
| VEX.NDS.128.66.0F38.WIG OB/г <br> VPMULHRSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply 16-bit signed words, scale and round signed doublewords, pack high 16 bits to $x m m 1$ |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and $I A-32$ Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PMULHRSW multiplies vertically each signed 16-bit integer from the destination operand (first operand) with the corresponding signed 16-bit integer of the source operand (second operand), producing intermediate, signed 32-bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18-bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18-bit intermediate result and packed to the destination operand. Both operands can be MMX register or XMM registers.

When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PMULHRSW (with 64-bit operands)

temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >> 14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRc[63:48]) >> 14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:16] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];

## PMULHRSW (with 128-bit operand)

```
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >>14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1;
temp4[31:0] = INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1;
temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1;
temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1;
temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112) >>14) + 1;
DEST[15:0] = tempO[16:1];
DEST[31:16] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
DEST[79:64] = temp4[16:1];
DEST[95:80] = temp5[16:1];
DEST[111:96] = temp6[16:1];
DEST[127:112] = temp7[16:1];
```

```
VPMULHRSW (VEX.128 encoded version)
temp0[31:0] < INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp1[31:0] < INT32 ((SRC1[31:16] * SRC2[31:16]) >> 14) + 1
temp2[31:0] < INT32 ((SRC1[47:32] * SRC2[47:32]) >>14) + 1
temp3[31:0] < INT32 ((SRC1[63:48] * SRC2[63:48]) >>14) + 1
temp4[31:0] < INT32 ((SRC1[79:64] * SRC2[79:64]) >>14) + 1
temp5[31:0] < INT32 ((SRC1[95:80] * SRC2[95:80]) >> 14) + 1
temp6[31:0] < INT32 ((SRC1[111:96] * SRC2[111:96]) >> 14) + 1
```

```
temp7[31:0] < INT32 ((SRC1[127:112] * SRC2[127:112) >> 14) + 1
DEST[15:0] < temp0[16:1]
DEST[31:16] < temp1[16:1]
DEST[47:32] < temp2[16:1]
DEST[63:48] < temp3[16:1]
DEST[79:64] < temp4[16:1]
DEST[95:80] < temp5[16:1]
DEST[111:96] < temp6[16:1]
DEST[127:112] < temp7[16:1]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalents
PMULHRSW: __m64 _mm_mulhrs_pi16 (__m64 a,__m64 b)
PMULHRSW: __m128i_mm_mulhrs_epi16 (__m128i a,__m128i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.L = 1.
```


## PMULHUW—Multiply Packed Unsigned Integers and Store High Result

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E4 $/ \Gamma^{1}$ <br> PMULHUW mm1, mm2/m64 | RM | V/V | SSE | Multiply the packed unsigned word integers in mm 1 register and $m m 2 / m 64$, and store the high 16 bits of the results in mm1. |
| 66 OF E4 /г <br> PMULHUW xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply the packed unsigned word integers in $x m m 1$ and $x m m 2 / m 128$, and store the high 16 bits of the results in xmm1. |
| VEX.NDS.128.66.0F.WIG E4 / / VPMULHUW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply the packed unsigned word integers in xmm2 and $x m m 3 / m 128$, and store the high 16 bits of the results in xmm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-7 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-7. PMULHUW and PMULHW Instruction Operation Using 64-bit Operands

## Operation

PMULHUW (with 64-bit operands)
TEMPO[31:0] $\leftarrow \quad$ DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
PMULHUW (with 128-bit operands)
TEMPO[31:0] $\leftarrow$ DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
TEMP4[31:0] $\leftarrow \quad$ DEST[79:64] * SRC[79:64];
TEMP5[31:0] $\leftarrow \quad$ DEST[95:80] * SRC[95:80];
TEMP6[31:0] $\leftarrow \quad$ DEST[111:96] * SRC[111:96];
TEMP7[31:0] $\leftarrow \quad$ DEST[127:112] * SRC[127:112];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
DEST[79:64] $\leftarrow \quad$ TEMP4[31:16];

```
DEST[95:80] }\leftarrow TEMP5[31:16];
DEST[111:96] \leftarrow TEMP6[31:16];
DEST[127:112]}\leftarrow TEMP7[31:16]
```

```
VPMULHUW (VEX.128 encoded version)
```

VPMULHUW (VEX.128 encoded version)
TEMPO[31:0] \& SRC1[15:0] * SRC2[15:0]
TEMPO[31:0] \& SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] < SRC1[31:16] * SRC2[31:16]
TEMP1[31:0] < SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] < SRC1[47:32] * SRC2[47:32]
TEMP2[31:0] < SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] < SRC1[63:48] * SRC2[63:48]
TEMP3[31:0] < SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] < SRC1[79:64] * SRC2[79:64]
TEMP4[31:0] < SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] < SRC1[95:80] * SRC2[95:80]
TEMP5[31:0] < SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] < SRC1[111:96] * SRC2[111:96]
TEMP6[31:0] < SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] < SRC1[127:112] * SRC2[127:112]
TEMP7[31:0] < SRC1[127:112] * SRC2[127:112]
DEST[15:0] \leftarrow TEMPO[31:16]
DEST[15:0] \leftarrow TEMPO[31:16]
DEST[31:16] \leftarrow TEMP1[31:16]
DEST[31:16] \leftarrow TEMP1[31:16]
DEST[47:32] < TEMP2[31:16]
DEST[47:32] < TEMP2[31:16]
DEST[63:48] < TEMP3[31:16]
DEST[63:48] < TEMP3[31:16]
DEST[79:64] < TEMP4[31:16]
DEST[79:64] < TEMP4[31:16]
DEST[95:80] < TEMP5[31:16]
DEST[95:80] < TEMP5[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[127:112] < TEMP7[31:16]
DEST[127:112] < TEMP7[31:16]
DEST[VLMAX-1:128] \leftarrow0
DEST[VLMAX-1:128] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
PMULHUW: __m64 _mm_mulhi_pu16(__m64 a,__m64 b)
PMULHUW: __m128i _mm_mulhi_epu16 (__m128i a,__m128i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

```

\section*{PMULHW—Multiply Packed Signed Integers and Store High Result}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF E5 \(/ r^{1}\) \\
PMULHW mm, mm/m64
\end{tabular} & RM & V/V & MMX & Multiply the packed signed word integers in mm1 register and \(m m 2 / m 64\), and store the high 16 bits of the results in mm1. \\
\hline \begin{tabular}{l}
66 OF E5 /r \\
PMULHW xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Multiply the packed signed word integers in xmm1 and \(x m m 2 / m 128\), and store the high 16 bits of the results in xmm1. \\
\hline VEX.NDS.128.66.0F.WIG E5 /г VPMULHW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Multiply the packed signed word integers in xmm2 and \(x m m 3 / m 128\), and store the high 16 bits of the results in xmm1. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each intermediate 32-bit result in the destination operand.
(Figure 4-7 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
n 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

\section*{Operation}

\section*{PMULHW (with 64-bit operands)}

TEMPO[31:0] \(\leftarrow \quad\) DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] \(\leftarrow \quad\) DEST[31:16] * SRC[31:16];
TEMP2[31:0] \(\leftarrow \quad\) DEST[47:32] * SRC[47:32];
TEMP3[31:0] \(\leftarrow \quad\) DEST[63:48] * SRC[63:48];
DEST[15:0] \(\leftarrow \quad\) TEMPO[31:16];
DEST[31:16] \(\leftarrow \quad\) TEMP1[31:16];
DEST[47:32] \(\leftarrow \quad\) TEMP2[31:16];
DEST[63:48] \(\leftarrow \quad\) TEMP3[31:16];

\section*{PMULHW (with 128-bit operands)}

TEMPO[31:0] \(\leftarrow \quad\) DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] \(\leftarrow \quad\) DEST[31:16] * SRC[31:16];
TEMP2[31:0] \(\leftarrow \quad\) DEST[47:32] * SRC[47:32];
TEMP3[31:0] \(\leftarrow \quad\) DEST[63:48] * SRC[63:48];
TEMP4[31:0] \(\leftarrow \quad\) DEST[79:64] * SRC[79:64];
TEMP5[31:0] \(\leftarrow \quad\) DEST[95:80] * SRC[95:80];
TEMP6[31:0] \(\leftarrow \quad\) DEST[111:96] * SRC[111:96];
TEMP7[31:0] \(\leftarrow \quad\) DEST[127:112] * SRC[127:112];
DEST[15:0] \(\leftarrow \quad\) TEMPO[31:16];
DEST[31:16] \(\leftarrow \quad\) TEMP1[31:16];
DEST[47:32] \(\leftarrow \quad\) TEMP2[31:16];
DEST[63:48] \(\leftarrow \quad\) TEMP3[31:16];
DEST[79:64] \(\leftarrow \quad\) TEMP4[31:16];
DEST[95:80] \(\leftarrow \quad\) TEMP5[31:16];
DEST[111:96] \(\leftarrow\) TEMP6[31:16];
DEST[127:112] \(\leftarrow\) TEMP7[31:16];
VPMULHW (VEX. 128 encoded version)

TEMP1[31:0] \(\leftarrow\) SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] < SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] ↔ SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] < SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] < SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] < SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] \(\leftarrow\) SRC1[127:112] * SRC2[127:112]
```

DEST[15:0] \leftarrow TEMPO[31:16]
DEST[31:16] < TEMP1[31:16]
DEST[47:32] < TEMP2[31:16]
DEST[63:48] \leftarrow TEMP3[31:16]
DEST[79:64] < TEMP4[31:16]
DEST[95:80] \leftarrow TEMP5[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[127:112] < TEMP7[31:16]
DEST[VLMAX-1:128] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
PMULHW: __m64 _mm_mulhi_pi16 (__m64 m1, __m64 m2)
PMULHW: __m128i _mm_mulhi_epi16 (__m128i a,__m128i b)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

```
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline 66 OF 3840 /r PMULLD xmm1, xmm2/m128 & RM & V/V & SSE4_1 & Multiply the packed dword signed integers in xmm1 and \(x m m 2 / m 128\) and store the low 32 bits of each product in xmm1. \\
\hline VEX.NDS.128.66.0F38.WIG 40 /r VPMULLD xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Multiply the packed dword signed integers in xmm2 and \(\mathrm{xmm} 3 / \mathrm{m} 128\) and store the low 32 bits of each product in xmm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs four signed multiplications from four pairs of signed dword integers and stores the lower 32 bits of the four 64-bit products in the destination operand (first operand). Each dword element in the destination operand is multiplied with the corresponding dword element of the source operand (second operand) to obtain a 64-bit intermediate product.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

\section*{Operation}
```

TempO[63:0] \leftarrow DEST[31:0] * SRC[31:0];
Temp1[63:0] < DEST[63:32] * SRC[63:32];
Temp2[63:0] < DEST[95:64] * SRC[95:64];
Temp3[63:0] \leftarrow DEST[127:96] * SRC[127:96];
DEST[31:0] < Temp0[31:0];
DEST[63:32] \leftarrow Temp1[31:0];
DEST[95:64] \& Temp2[31:0];

```
```

DEST[127:96] < Temp3[31:0];
VPMULLD (VEX. }128\mathrm{ encoded version)
Temp0[63:0] \& SRC1[31:0] * SRC2[31:0]
Temp1[63:0] \& SRC1[63:32] * SRC2[63:32]
Temp2[63:0] < SRC1[95:64] * SRC2[95:64]
Temp3[63:0] \& SRC1[127:96] * SRC2[127:96]
DEST[31:0] \leftarrow Temp0[31:0]
DEST[63:32] \leftarrow Temp1[31:0]
DEST[95:64] < Temp2[31:0]
DEST[127:96] < Temp3[31:0]
DEST[VLMAX-1:128] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
PMULLUD: __m128i _mm_mullo_epi32(__m128i a,__m128i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

```

\section*{PMULLW-Multiply Packed Signed Integers and Store Low Result}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
OF D5 \(/ \Gamma^{1}\) \\
PMULLW mm, mm/m64
\end{tabular} & RM & V/V & MMX & Multiply the packed signed word integers in mm1 register and \(m m 2 / m 64\), and store the low 16 bits of the results in mm1. \\
\hline \begin{tabular}{l}
66 0F D5 /r \\
PMULLW xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Multiply the packed signed word integers in \(x m m 1\) and \(x m m 2 / m 128\), and store the low 16 bits of the results in xmm1. \\
\hline VEX.NDS.128.66.0F.WIG D5 /r VPMULLW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Multiply the packed dword signed integers in xmm2 and \(x \mathrm{~mm} 3 / \mathrm{m} 128\) and store the low 32 bits of each product in xmm1. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the low 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-7 shows this operation when using 64-bit operands.) The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & SRC & X3 & X2 & X1 & X0 & \\
\hline & DEST & Y3 & Y2 & Y1 & Yo & \\
\hline \multirow[t]{2}{*}{TEMP} & \(Z 3=X 3 * Y 3\) & \multicolumn{2}{|l|}{\(\mathrm{Z} 2=\mathrm{X} 2 * \mathrm{Y} 2\)} & \multicolumn{2}{|l|}{\(\mathrm{Z} 1=\mathrm{X} 1\) * Y 1} & \(\mathrm{ZO}=\mathrm{XO}\) * Y0 \\
\hline & DEST & Z3[15:0] & Z2[15:0] & 21[15:0] & ZO[15:0] & \\
\hline
\end{tabular}

Figure 4-8. PMULLU Instruction Operation Using 64-bit Operands

\section*{Operation}

\section*{PMULLW (with 64-bit operands)}

TEMPO[31:0] \(\leftarrow \quad\) DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] \(\leftarrow \quad\) DEST[31:16] * SRC[31:16];
TEMP2[31:0] \(\leftarrow \quad\) DEST[47:32] * SRC[47:32];
TEMP3[31:0] \(\leftarrow \quad\) DEST[63:48] * SRC[63:48];
DEST[15:0] \(\leftarrow \quad\) TEMPO[15:0];
DEST[31:16] \(\leftarrow \quad\) TEMP1[15:0];
DEST[47:32] \(\leftarrow \quad\) TEMP2[15:0];
DEST[63:48] \(\leftarrow \quad\) TEMP3[15:0];

\section*{PMULLW (with 128-bit operands)}

TEMPO[31:0] \(\leftarrow \quad\) DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] \(\leftarrow \quad\) DEST[31:16] * SRC[31:16];
TEMP2[31:0] \(\leftarrow \quad\) DEST[47:32] * SRC[47:32];
TEMP3[31:0] \(\leftarrow \quad\) DEST[63:48] * SRC[63:48];
TEMP4[31:0] \(\leftarrow \quad\) DEST[79:64] * SRC[79:64];
TEMP5[31:0] \(\leftarrow \quad\) DEST[95:80] * SRC[95:80];
TEMP6[31:0] \(\leftarrow \quad\) DEST[111:96] * SRC[111:96];
TEMP7[31:0] \(\leftarrow \quad\) DEST[127:112] * SRC[127:112];
DEST[15:0] \(\leftarrow \quad\) TEMPO[15:0];
DEST[31:16] \(\leftarrow \quad\) TEMP1[15:0];
DEST[47:32] \(\leftarrow \quad\) TEMP2[15:0];
DEST[63:48] \(\leftarrow \quad\) TEMP3[15:0];
DEST[79:64] \(\leftarrow \quad\) TEMP4[15:0];
```

DEST[95:80] }\leftarrow TEMP5[15:0]
DEST[111:96] \leftarrow TEMP6[15:0];
DEST[127:112] \leftarrow TEMP7[15:0];

```
```

VPMULLW (VEX.128 encoded version)
Temp0[31:0] \leftarrow SRC1[15:0] * SRC2[15:0]
Temp1[31:0] < SRC1[31:16] * SRC2[31:16]
Temp2[31:0] \& SRC1[47:32] * SRC2[47:32]
Temp3[31:0] \leftarrow SRC1[63:48] * SRC2[63:48]
Temp4[31:0] \& SRC1[79:64] * SRC2[79:64]
Temp5[31:0] < SRC1[95:80] * SRC2[95:80]
Temp6[31:0] < SRC1[111:96] * SRC2[111:96]
Temp7[31:0] \& SRC1[127:112] * SRC2[127:112]
DEST[15:0] \leftarrow TempO[15:0]
DEST[31:16] < Temp1[15:0]
DEST[47:32] < Temp2[15:0]
DEST[63:48] < Temp3[15:0]
DEST[79:64] < Temp4[15:0]
DEST[95:80] < Temp5[15:0]
DEST[111:96] < Temp6[15:0]
DEST[127:112] < Temp7[15:0]
DEST[VLMAX-1:128] <0

```
Intel C/C++ Compiler Intrinsic Equivalent
PMULLW: __m64 _mm_mullo_pi16(__m64 m1, __m64 m2)
PMULLW: __m128i_mm_mullo_epi16 ( __m128i a, __m128i b)

Flags Affected
None.
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

\section*{PMULUDQ-Multiply Packed Unsigned Doubleword Integers}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \begin{tabular}{l}
64/32 bit \\
Mode \\
Support
\end{tabular} & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF F4 \(/ \Gamma^{1}\) \\
PMULUDQ mm1, mm2/m64
\end{tabular} & RM & V/V & SSE2 & Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm1. \\
\hline \begin{tabular}{l}
66 OF F4 / \\
PMULUDQ xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Multiply packed unsigned doubleword integers in xmm1 by packed unsigned doubleword integers in \(x m m 2 / m 128\), and store the quadword results in \(x \mathrm{~mm} 1\). \\
\hline VEX.NDS.128.66.0F.WIG F4 / VPMULUDQ xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in \(x m m 3 / m 128\), and store the quadword results in xmm1. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\oplus} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel' 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in the destination operand. The source operand can be an unsigned doubleword integer stored in the low doubleword of an MMX technology register or a 64-bit memory location, or it can be two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or an 128-bit memory location. The destination operand can be an unsigned doubleword integer stored in the low doubleword an MMX technology register or two packed doubleword integers stored in the first and third doublewords of an XMM register. The
result is an unsigned quadword integer stored in the destination an MMX technology register or two packed unsigned quadword integers stored in an XMM register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).
For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the computation; for 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD.

\section*{Operation}

PMULUDQ (with 64-Bit operands)
DEST[63:0] \(\leftarrow\) DEST[31:0] * SRC[31:0];

\section*{PMULUDQ (with 128-Bit operands)}

DEST[63:0] \(\leftarrow\) DEST[31:0] * SRC[31:0];
DEST[127:64] \(\leftarrow\) DEST[95:64] * SRC[95:64];

\section*{VPMULUDQ (VEX. 128 encoded version) \\ DEST[63:0] \(\leftarrow\) SRC1[31:0] * SRC2[31:0] \\ DEST[127:64] \(\leftarrow\) SRC1[95:64] * SRC2[95:64] \\ DEST[VLMAX-1:128] \(\leftarrow 0\)}

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

PMULUDQ: __m64 _mm_mul_su32 (__m64 a, __m64 b)
PMULUDQ: __m128i _mm_mul_epu32 ( __m128i a, __m128i b)

\section*{Flags Affected}

None.

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally

INSTRUCTION SET REFERENCE, M-Z
\#UD If VEX.L = 1 .

POP—Pop a Value from the Stack
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 8F/0 & POP r/m16 & M & Valid & Valid & Pop top of stack into m16; increment stack pointer. \\
\hline 8F/0 & POP r/m32 & M & N.E. & Valid & Pop top of stack into m32; increment stack pointer. \\
\hline 8F /0 & POP r/m64 & M & Valid & N.E. & Pop top of stack into m64; increment stack pointer. Cannot encode 32-bit operand size. \\
\hline 58+ rw & POP r16 & 0 & Valid & Valid & Pop top of stack into r16; increment stack pointer. \\
\hline 58+ rd & POP r32 & 0 & N.E. & Valid & Pop top of stack into r32; increment stack pointer. \\
\hline 58+ rd & POP r64 & 0 & Valid & N.E. & Pop top of stack into r64; increment stack pointer. Cannot encode 32-bit operand size. \\
\hline 1F & POP DS & NP & Invalid & Valid & Pop top of stack into DS; increment stack pointer. \\
\hline 07 & POP ES & NP & Invalid & Valid & Pop top of stack into ES; increment stack pointer. \\
\hline 17 & POP SS & NP & Invalid & Valid & Pop top of stack into SS; increment stack pointer. \\
\hline OF A1 & POP FS & NP & Valid & Valid & Pop top of stack into FS; increment stack pointer by 16 bits. \\
\hline OF A1 & POP FS & NP & N.E. & Valid & Pop top of stack into FS; increment stack pointer by 32 bits. \\
\hline OF A1 & POP FS & NP & Valid & N.E. & Pop top of stack into FS; increment stack pointer by 64 bits. \\
\hline OF A9 & POP GS & NP & Valid & Valid & Pop top of stack into GS; increment stack pointer by 16 bits. \\
\hline OF A9 & POP GS & NP & N.E. & Valid & Pop top of stack into GS; increment stack pointer by 32 bits. \\
\hline
\end{tabular}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF A9 & POP GS & NP & Valid & N.E. & \begin{tabular}{l} 
Pop top of stack into GS; \\
increment stack pointer by \\
64 bits.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
\(M\) & ModRM:r/m (w) & NA & NA & NA \\
0 & opcode \(+r d(w)\) & NA & NA & NA \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the value from the top of the stack to the location specified with the destination operand (or explicit opcode) and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.

Address and operand sizes are determined and used as follows:
- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).
The address size is used only when writing to a destination operand in memory.
- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes (66H or REX.W).
The operand size ( 16,32 , or 64 bits) determines the amount by which the stack pointer is incremented ( 2,4 or 8 ).
- Stack-address size. Outside of 64-bit mode, the B flag in the current stacksegment descriptor determines the size of the stack pointer (16 or 32 bits); in 64 -bit mode, the size of the stack pointer is always 64 bits.
The stack-address size determines the width of the stack pointer when reading from the stack in memory and when incrementing the stack pointer. (As stated above, the amount by which the stack pointer is incremented is determined by the operand size.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Operation" section below).

A NULL value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (\#GP). In this situation, no memory reference occurs and the saved value of the segment register is NULL.

The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.

If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to OH as a result of the POP instruction, the resulting location of the memory write is processor-family-specific.

The POP ESP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP SS instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP SS and MOV ESP, EBP instructions without the danger of having an invalid stack during an interrupt \({ }^{1}\). However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). When in 64-bit mode, POPs using 32-bit operands are not encodable and POPs to DS, ES, SS are not valid. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF StackAddrSize = 32
THEN
IF OperandSize = 32
THEN
DEST $\leftarrow$ SS:ESP; (* Copy a doubleword *)
$\mathrm{ESP} \leftarrow \mathrm{ESP}+4 ;$
ELSE (* OperandSize = 16*)
DEST $\leftarrow$ SS:ESP; (* Copy a word *)

```
1. If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a POP SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that POP the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.
In the following sequence, interrupts may be recognized before POP ESP executes:
POP SS
POP SS
POP ESP
```

        ESP}\leftarrow\textrm{ESP}+2
    Fl;
    ELSE IF StackAddrSize = 64
THEN
IF OperandSize = 64
THEN
DEST \leftarrow SS:RSP; (* Copy quadword *)
RSP \leftarrowRSP + 8;
ELSE (* OperandSize = 16*)
DEST \leftarrow SS:RSP; (* Copy a word *)
RSP}\leftarrow\textrm{RSP}+2
Fl;
Fl;
ELSE StackAddrSize = 16
THEN
IF OperandSize = 16
THEN
DEST \leftarrow SS:SP; (* Copy a word *)
SP}\leftarrowSP+2
ELSE (* OperandSize = 32 *)
DEST \leftarrow SS:SP; (* Copy a doubleword *)
SP}\leftarrowSP+4
Fl;
Fl;

```

Loading a segment register while in protected mode results in special actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

64-BIT_MODE
IF FS, or GS is loaded with non-NULL selector;
THEN
IF segment selector index is outside descriptor table limits
OR segment is not a data or readable code segment
OR ((segment is a data or nonconforming code segment)
AND (both RPL and CPL > DPL))
THEN \#GP(selector);
IF segment not marked present
THEN \#NP(selector);
ELSE
SegmentRegister \(\leftarrow\) segment selector;
SegmentRegister \(\leftarrow\) segment descriptor;
FI;
```

Fl;
IF FS, or GS is loaded with a NULL selector;
THEN
SegmentRegister }\leftarrow\mathrm{ segment selector;
SegmentRegister }\leftarrow\mathrm{ segment descriptor;
Fl;
PREOTECTED MODE OR COMPATIBILITY MODE;
IF SS is loaded;
THEN
IF segment selector is NULL
THEN \#GP(0);
FI;
IF segment selector index is outside descriptor table limits
or segment selector's RPL = CPL
or segment is not a writable data segment
or DPL }=\textrm{CPL
THEN \#GP(selector);
Fl;
IF segment not marked present
THEN \#SS(selector);
ELSE
SS }\leftarrow\mathrm{ segment selector;
SS }\leftarrow\mathrm{ segment descriptor;
Fl;
Fl;
IF DS, ES, FS, or GS is loaded with non-NULL selector;
THEN
IF segment selector index is outside descriptor table limits
or segment is not a data or readable code segment
or ((segment is a data or nonconforming code segment)
and (both RPL and CPL > DPL))
THEN \#GP(selector);
Fl;
IF segment not marked present
THEN \#NP(selector);
ELSE
SegmentRegister }\leftarrow\mathrm{ segment selector;
SegmentRegister }\leftarrow\mathrm{ segment descriptor;
Fl;

```

\section*{Fl ;}

IF DS, ES, FS, or GS is loaded with a NULL selector THEN

SegmentRegister \(\leftarrow\) segment selector;
SegmentRegister \(\leftarrow\) segment descriptor;
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If attempt is made to load SS register with NULL segment selector.
If the destination operand is in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#GP(selector) If segment selector index is outside descriptor table limits. If the SS register is being loaded and the segment selector's RPL and the segment descriptor's DPL are not equal to the CPL.
If the SS register is being loaded and the segment pointed to is a non-writable data segment.
If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment. If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If the current top of stack is not within the stack segment. \\
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#SS(selector) & \begin{tabular}{l} 
If the SS register is being loaded and the segment pointed to is \\
marked not present. \\
If the DS, ES, FS, or GS register is being loaded and the \\
segment pointed to is marked not present. \\
\#NP
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
If an unaligned memory reference is made while the current \\
privilege level is 3 and alignment checking is enabled.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If the LOCK prefix is used.
\end{tabular}
\end{tabular}

\section*{Real-Address Mode Exceptions}
\begin{tabular}{ll} 
\#GP & If a memory operand effective address is outside the CS, DS, \\
\#UD & ES, FS, or GS segment limit. \\
If the LOCK prefix is used.
\end{tabular}

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same as for protected mode exceptions.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(U) & If the stack address is in a non-canonical form. \\
\#GP(selector) & \begin{tabular}{l} 
If the descriptor is outside the descriptor table limit. \\
If the FS or GS register is being loaded and the segment pointed \\
to is not a data or readable code segment. \\
If the FS or GS register is being loaded and the segment pointed \\
to is a data or nonconforming code segment, but both the RPL \\
and the CPL are greater than the DPL.
\end{tabular} \\
& \begin{tabular}{l} 
If an unaligned memory reference is made while alignment \\
checking is enabled.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If a page fault occurs. \\
If the FS or GS register is being loaded and the segment pointed \\
\#NP
\end{tabular} \\
to is marked not present. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{POPA/POPAD-Pop All General-Purpose Registers}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
61 & POPA & NP & Invalid & Valid & \begin{tabular}{l} 
Pop DI, SI, BP, BX, DX, CX, \\
and AX.
\end{tabular} \\
61 & POPAD & NP & Invalid & Valid & \begin{tabular}{l} 
Pop EDI, ESI, EBP, EBX, EDX, \\
ECX, and EAX.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Pops doublewords (POPAD) or words (POPA) from the stack into the general-purpose registers. The registers are loaded in the following order: EDI, ESI, EBP, EBX, EDX, ECX, and EAX (if the operand-size attribute is 32) and DI, SI, BP, BX, DX, CX, and AX (if the operand-size attribute is 16). (These instructions reverse the operation of the PUSHA/PUSHAD instructions.) The value on the stack for the ESP or SP register is ignored. Instead, the ESP or SP register is incremented after each register is loaded.
The POPA (pop all) and POPAD (pop all double) mnemonics reference the same opcode. The POPA instruction is intended for use when the operand-size attribute is 16 and the POPAD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when POPA is used and to 32 when POPAD is used (using the operand-size override prefix [66H] if necessary). Others may treat these mnemonics as synonyms (POPA/POPAD) and use the current setting of the operand-size attribute to determine the size of values to be popped from the stack, regardless of the mnemonic used. (The D flag in the current code segment's segment descriptor determines the operand-size attribute.)

This instruction executes as described in non-64-bit modes. It is not valid in 64-bit mode.

\section*{Operation}
```

IF 64-Bit Mode
THEN
\#UD;
ELSE
IF OperandSize = 32 (* Instruction = POPAD *)
THEN
EDI }\leftarrow\textrm{Pop();
ESI }\leftarrow\textrm{Pop();
EBP}\leftarrow\textrm{Pop();

```
```

        Increment ESP by 4; (* Skip next 4 bytes of stack *)
        EBX \leftarrowPop();
        EDX \leftarrowPop();
        ECX \leftarrowPop();
        EAX \leftarrowPOop();
    ELSE (* OperandSize = 16, instruction = POPA *)
        DI}\leftarrowP\textrm{Pop();
        SI}\leftarrow\textrm{Pop();
        BP}\leftarrow\textrm{Pop();
        Increment ESP by 2; (* Skip next 2 bytes of stack *)
        BX \leftarrowPop();
        DX \leftarrowPop();
        CX \leftarrowPop();
        AX}\leftarrowPop()
    FI;
    Fl;
Flags Affected
None.
Protected Mode Exceptions
\#SS(0) If the starting or ending stack address is not within the stack
segment.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while the current
privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.

```

\section*{Real-Address Mode Exceptions}
\#SS
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#SS(0)
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

INSTRUCTION SET REFERENCE, M-Z

\section*{Compatibility Mode Exceptions}

Same as for protected mode exceptions.

\section*{64-Bit Mode Exceptions \#UD If in 64-bit mode.}

\section*{POPCNT - Return the Count of Number of Bits Set to 1}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
F3 OF B8 \(/ r\)
\end{tabular} & \begin{tabular}{l} 
POPCNT r16, \\
r/m16
\end{tabular}
\end{tabular} \begin{tabular}{ll} 
RM & Valid
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

This instruction calculates of number of bits set to 1 in the second operand (source) and returns the count in the first operand (a destination register).

\section*{Operation}

Count \(=0\);
For (i=0; i < OperandSize; i++)
\{ IF (SRC[ i] = 1) // i'th bit
THEN Count++; FI;
\}
DEST \(\leftarrow\) Count;

Flags Affected
\(\mathrm{OF}, \mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{CF}, \mathrm{PF}\) are all cleared. ZF is set if \(\mathrm{SRC}=0\), otherwise ZF is cleared Intel C/C++ Compiler Intrinsic Equivalent

POPCNT: int _mm_popcnt_u32(unsigned int a);
POPCNT: int64_t_mm_popcnt_u64(unsigned __int64 a);

\section*{Protected Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF (fault-code) & For a page fault. \\
\#UD & If CPUID.01H:ECX.POPCNT [Bit 23] = 0. \\
& If LOCK prefix is used. \\
& Either the prefix REP (F3h) or REPN (F2H) is used.
\end{tabular}

Real Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If any part of the operand lies outside of the effective address \\
space from 0 to 0FFFFH.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If CPUID.01H:ECX.POPCNT [Bit 23] \(=0\). \\
\\
If LOCK prefix is used. \\
Either the prefix REP (F3h) or REPN (F2H) is used.
\end{tabular}
\end{tabular}

Virtual 8086 Mode Exceptions
\#GP(0) If any part of the operand lies outside of the effective address space from 0 to OFFFFH.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF (fault-code) For a page fault.
\#UD If CPUID.01H:ECX.POPCNT [Bit 23] \(=0\).
If LOCK prefix is used.
Either the prefix REP (F3h) or REPN (F2H) is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in Protected Mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#PF (fault-code) & \begin{tabular}{l} 
For a page fault. \\
\#UD
\end{tabular} \\
& If CPUID.01H:ECX.POPCNT [Bit 23] = 0. \\
& If LOCK prefix is used. \\
& Either the prefix REP (F3h) or REPN (F2H) is used.
\end{tabular}

\section*{POPF/POPFD/POPFQ—Pop Stack into EFLAGS Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & \begin{tabular}{l} 
Description \\
Pop top of stack into lower \\
9D
\end{tabular} \\
POPF & POPFD & NP & N.E. & Valid & \begin{tabular}{l} 
Pop top of stack into \\
EFLAGS.
\end{tabular} \\
REX.W +9D & POPFQ & NP & Valid & N.E. & \begin{tabular}{l} 
Pop top of stack and zero- \\
extend into RFLAGS.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Pops a doubleword (POPFD) from the top of the stack (if the current operand-size attribute is 32 ) and stores the value in the EFLAGS register, or pops a word from the top of the stack (if the operand-size attribute is 16) and stores it in the lower 16 bits of the EFLAGS register (that is, the FLAGS register). These instructions reverse the operation of the PUSHF/PUSHFD instructions.

The POPF (pop flags) and POPFD (pop flags double) mnemonics reference the same opcode. The POPF instruction is intended for use when the operand-size attribute is 16; the POPFD instruction is intended for use when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 for POPF and to 32 for POPFD. Others may treat the mnemonics as synonyms (POPF/POPFD) and use the setting of the operand-size attribute to determine the size of values to pop from the stack.

The effect of POPF/POPFD on the EFLAGS register changes, depending on the mode of operation. When the processor is operating in protected mode at privilege level 0 (or in real-address mode, the equivalent to privilege level 0 ), all non-reserved flags in the EFLAGS register except RF \({ }^{1}\), VIP, VIF, and VM may be modified. VIP, VIF and VM remain unaffected.

When operating in protected mode with a privilege level greater than 0 , but less than or equal to IOPL, all flags can be modified except the IOPL field and VIP, VIF, and VM. Here, the IOPL flags are unaffected, the VIP and VIF flags are cleared, and the VM flag is unaffected. The interrupt flag (IF) is altered only when executing at a level at least as privileged as the IOPL. If a POPF/POPFD instruction is executed with insufficient privilege, an exception does not occur but privileged bits do not change.

\footnotetext{
1. RF is always zero after the execution of POPF. This is because POPF, like all instructions, clears RF as it begins to execute.
}

When operating in virtual-8086 mode, the IOPL must be equal to 3 to use POPF/POPFD instructions; VM, RF, IOPL, VIP, and VIF are unaffected. If the IOPL is less than 3, POPF/POPFD causes a general-protection exception (\#GP).

In 64-bit mode, use REX.W to pop the top of stack to RFLAGS. The mnemonic assigned is POPFQ (note that the 32-bit operand is not encodable). POPFQ pops 64 bits from the stack, loads the lower 32 bits into RFLAGS, and zero extends the upper bits of RFLAGS.

See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS registers.

\section*{Operation}

IF VM \(=0\) (* Not in Virtual-8086 Mode *)
THEN IF CPL \(=0\)
THEN
IF OperandSize = 32;
THEN
EFLAGS \(\leftarrow\) Pop(); (* 32-bit pop *)
(* All non-reserved flags except RF, VIP, VIF, and VM can be modified; VIP and VIF are cleared; RF, VM, and all reserved bits are unaffected. *) ELSE IF (Operandsize = 64)

RFLAGS = Pop(); (* 64-bit pop *)
(* All non-reserved flags except RF, VIP, VIF, and VM can be modified; VIP and VIF are cleared; RF, VM, and all reserved bits are unaffected.*)
ELSE (* OperandSize = 16 *)
EFLAGS[15:0] \(\leftarrow\) Pop(); (* 16-bit pop *)
(* All non-reserved flags can be modified. *)
FI;
ELSE (* CPL > 0 *)
IF OperandSize \(=32\)
THEN
IF CPL > IOPL THEN

EFLAGS \(\leftarrow\) Pop(); (* 32-bit pop *)
(* All non-reserved bits except IF, IOPL, RF, VIP, and VIF can be modified; IF, IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *) ELSE

EFLAGS \(\leftarrow\) Pop(); (* 32-bit pop *)
(* All non-reserved bits except IOPL, RF, VIP, and VIF can be modified; IOPL, RF, VM, and all reserved bits are unaffected; VIP and VIF are cleared. *)

FI;
```

            ELSE IF (Operandsize = 64)
                    IF CPL > IOPL
                    THEN
                RFLAGS \leftarrowPop(); (* 64-bit pop *)
                (* All non-reserved bits except IF, IOPL, RF, VIP, and
                    VIF can be modified; IF, IOPL, RF, VM, and all reserved
                bits are unaffected; VIP and VIF are cleared. *)
            ELSE
                RFLAGS \leftarrowPop(); (* 64-bit pop *)
                (* All non-reserved bits except IOPL, RF, VIP, and VIF can be
                modified; IOPL, RF, VM, and all reserved bits are
                unaffected; VIP and VIF are cleared. *)
            Fl;
                ELSE (* OperandSize = 16 *)
            EFLAGS[15:0] \leftarrowPop(); (* 16-bit pop *)
            (* All non-reserved bits except IOPL can be modified; IOPL and all
            reserved bits are unaffected. *)
            Fl;
        FI;
    ELSE (* In Virtual-8086 Mode *)
    IF IOPL = 3
            THEN IF OperandSize = 32
                THEN
                EFLAGS }\leftarrowP\operatorname{Pop();
                    (* All non-reserved bits except VM, RF, IOPL, VIP, and VIF can be
                modified; VM, RF, IOPL, VIP, VIF, and all reserved bits are unaffected. *)
            ELSE
                EFLAGS[15:0] \leftarrowPop(); FI;
                (* All non-reserved bits except IOPL can be modified;
                IOPL and all reserved bits are unaffected. *)
    ELSE (* IOPL < 3 *)
            #GP(0); (* Trap to virtual-8086 monitor. *)
        Fl;
    Fl;
    ```

\section*{Flags Affected}
```

All flags may be affected; see the Operation section for details.

```

\section*{Protected Mode Exceptions}
```

\#SS(0)
If the top of stack is not within the stack segment.
\#PF(fault-code) If a page fault occurs.

```
FI;
\begin{tabular}{ll} 
\#AC(0) & If an unaligned memory reference is made while the current \\
privilege level is 3 and alignment checking is enabled. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#SS If the top of stack is not within the stack segment.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the I/O privilege level is less than 3. \\
& \begin{tabular}{l} 
If an attempt is made to execute the POPF/POPFD instruction \\
with an operand-size override prefix.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If the top of stack is not within the stack segment. \\
\#PF(fault-code) \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If a page fault occurs. \\
If an unaligned memory reference is made while alignment \\
checking is enabled.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same as for protected mode exceptions.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(0) & If the stack address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

POR-Bitwise Logical OR
\begin{tabular}{|lllll|}
\hline Opcode \(\quad\) Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
OF EB \(/ r^{1}\) & RM & V/V & MMX & \begin{tabular}{l} 
Bitwise OR of \(m m / m 64\) and \\
mm.
\end{tabular} \\
POR mm, mm/m64 & RM & V/V & SSE2 & \begin{tabular}{l} 
Bitwise OR of \(x m m 2 / m 128\) \\
and \(x m m 1\).
\end{tabular} \\
\begin{tabular}{l} 
POR \(x m m 1, x m m 2 / m 128\) \\
VEX.NDS.128.66.0F.WIG EB \(/ r\) \\
VPOR \(x m m 1, x m m 2, x m m 3 / m 128 ~\)
\end{tabular} & RVM V/V & AVX & \begin{tabular}{l} 
Bitwise OR of \(x m m 2 / m 128\) \\
and \(x m m 3\).
\end{tabular} \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1 ; otherwise, it is set to 0 .
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

\section*{Operation}

\section*{POR (128-bit Legacy SSE version)}
DEST \(\leftarrow\) DEST OR SRCDEST[VLMAX-1:128] (Unmodified)
VPOR (VEX. 128 encoded version)DEST \(\leftarrow\) SRC1 OR SRC2DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
POR: __m64 _mm_or_si64(__m64 m1, __ ..... m64 m2)
POR: __m128i _mm_or_si128(
 m128im1,
 m128im2)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD ..... If VEX.L = 1.

\section*{PREFETCHh-Prefetch Data Into Caches}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF \(18 / 1\) & PREFETCHTO m8 & M & Valid & Valid & Move data from m 8 closer to the processor using T0 hint. \\
\hline OF \(18 / 2\) & PREFETCHT1 m8 & M & Valid & Valid & Move data from m8 closer to the processor using T1 hint. \\
\hline OF 18 /3 & PREFETCHT2 m8 & M & Valid & Valid & Move data from m 8 closer to the processor using T2 hint. \\
\hline OF 18 /0 & PREFETCHNTA m8 & M & Valid & Valid & Move data from m8 closer to the processor using NTA hint. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:
- T0 (temporal data)—prefetch data into all levels of the cache hierarchy.
- Pentium III processor-1st- or 2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- T1 (temporal data with respect to first level cache)—prefetch data into level 2 cache and higher.
- Pentium III processor-2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- T2 (temporal data with respect to second level cache)—prefetch data into level 2 cache and higher.
- Pentium III processor-2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- NTA (non-temporal data with respect to all cache levels)-prefetch data into nontemporal cache structure and into a location close to the processor, minimizing cache pollution.
- Pentium III processor-1st-level cache
- Pentium 4 and Intel Xeon processors-2nd-level cache

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)

If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.
The PREFETCH \(h\) instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCH \(h\) instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCH \(h\) instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCH \(h\) instruction is also unordered with respect to CLFLUSH instructions, other PREFETCH \(h\) instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}

FETCH (m8);

\section*{Intel C/C++ Compiler Intrinsic Equivalent}
void _mm_prefetch(char *p, int i)
The argument "*p" gives the address of the byte (and corresponding cache line) to be prefetched. The value "i" gives a constant (_MM_HINT_T0, _MM_HINT_T1, _MM_HINT_T2, or _MM_HINT_NTA) that specifies the type of prefetch operation to be performed.

\section*{Numeric Exceptions}

None.

\section*{Exceptions (All Operating Modes)}
\#UD If the LOCK prefix is used.

\section*{PSADBW-Compute Sum of Absolute Differences}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline OF F6 \(/ \Gamma^{1}\) PSADBW mm1, mm2/m64 & RM & V/V & SSE & Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result. \\
\hline 66 OF F6 /r PSADBW xmm1, xmm2/m128 & RM & V/V & SSE2 & Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and xmm1; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F.WIG F6 /r \\
VPSADBW xmm1, xmm2, \\
xmm3/m128
\end{tabular} & RVM & V/V & AVX & Computes the absolute differences of the packed unsigned byte integers from xmm3/m128 and xmm2; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel' 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg \((r, w)\) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. The source operand can be an MMX technology register or a 64-bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Figure 4-9 shows the operation of the PSADBW instruction when using 64-bit operands.

When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all Os.

When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 highorder bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-9. PSADBW Instruction Operation Using 64-bit Operands

\section*{Operation}

PSADBW (when using 64-bit operands)
TEMPO \(\leftarrow\) ABS(DEST[7:0] - SRC[7:0]);
(* Repeat operation for bytes 2 through 6 *)
TEMP7 \(\leftarrow\) ABS(DEST[63:56] - SRC[63:56]);
```

    DEST[15:0] \leftarrow SUM(TEMPO:TEMP7);
    DEST[63:16] \leftarrow 000000000000H;
    PSADBW (when using 128-bit operands)
TEMPO \leftarrow ABS(DEST[7:0] - SRC[7:0]);
(* Repeat operation for bytes 2 through 14 *)
TEMP15 \leftarrow ABS(DEST[127:120] - SRC[127:120]);
DEST[15:0] \leftarrow SUM(TEMPO:TEMP7);
DEST[63:16] \leftarrow000000000000H;
DEST[79:64] \leftarrow SUM(TEMP8:TEMP15);
DEST[127:80]}\leftarrow000000000000H
DEST[VLMAX-1:128] (Unmodified)
VPSADBW (VEX.128 encoded version)
TEMPO < ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 2 through 14 *)
TEMP15 < ABS(SRC1[127:120] - SRC2[127:120])
DEST[15:0] <SUM(TEMPO:TEMP7)
DEST[63:16] < 000000000000H
DEST[79:64] < SUM(TEMP8:TEMP15)
DEST[127:80] <00000000000
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PSADBW: __m64 _mm_sad_pu8(__m64 a,__m64 b)
PSADBW: __m128i _mm_sad_epu8(__m128i a,__m128i b)
Flags Affected
None.

```

\section*{SIMD Floating-Point Exceptions}
```

None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

```

\section*{PSHUFB - Packed Shuffle Bytes}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \[
\begin{aligned}
& \text { OF } 3800 / \Gamma^{1} \\
& \text { PSHUFB mm1, mm2/m64 }
\end{aligned}
\] & RM & V/V & SSSE3 & Shuffle bytes in mm1 according to contents of mm2/m64. \\
\hline \begin{tabular}{l}
66 OF 3800 / \\
PSHUFB xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSSE3 & Shuffle bytes in xmm1 according to contents of xmm2/m128. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F38.WIG 00 /r \\
VPSHUFB xmm1, xmm2, xmm3/m128
\end{tabular} & RVM & V/V & AVX & Shuffle bytes in xmm2 according to contents of xmm3/m128. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle control mask in the source operand (the second operand). The instruction permutes the data in the destination operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits (128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: The destination operand is the first operand, the first source operand is the second operand, the second source operand is the third operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

\section*{Operation}

\section*{PSHUFB (with 64 bit operands)}
```

    for \(\mathrm{i}=0\) to 7 \{
        if \((\operatorname{SRC}[(i * 8)+7]=1)\) then
            DEST[(i*8)+7...(i*8)+0] \(\leftarrow 0 ;\)
        else
            index[2..0] \(\leftarrow\) SRC[(i*8)+2 .. (i*8)+0];
            DEST[(i*8)+7...(i*8)+0] \(\leftarrow \operatorname{DEST[(index*8+7)..(index*8+0)];~}\)
        endif;
    \}
    ```
PSHUFB (with 128 bit operands)
    for \(\mathrm{i}=0\) to 15 \{
        if (SRC[(i * 8)+7] = 1 ) then
            DEST[(i*8)+7..(i*8)+0] \(\leftarrow 0 ;\)
    else
        index[3..0] \(\leftarrow\) SRC[(i*8)+3 .. (i*8)+0];
        DEST[(i*8)+7..(i*8)+0] \(\leftarrow\) DEST[(index*8+7)..(index*8+0)];
    endif
    \}
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSHUFB (VEX. 128 encoded version)
for \(\mathrm{i}=0\) to 15 \{
    if \((\operatorname{SRC2}[(i * 8)+7]=1)\) then
        DEST[(i*8)+7..(i*8)+0] \(\leftarrow 0\);
        else
        index[3..0] \(\leftarrow \operatorname{SRC} 2[(i * 8)+3 . .(i * 8)+0]\);
        DEST[(i*8)+7..(i*8)+0] \(\leqslant\) SRC1[(index*8+7)..(index*8+0)];
    endif
\}
DEST[VLMAX-1:128] \(\leftarrow 0\)


Figure 4-10. PSHUB with 64-Bit Operands

Intel C/C++ Compiler Intrinsic Equivalent
PSHUFB:
__m64 _mm_shuffle_pi8 (__ m64 a, __m64 b)

PSHUFB: __m128i _mm_shuffle_epi8 (__m128i a, __m128i b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

\section*{PSHUFD-Shuffle Packed Doublewords}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 OF \(70 /\) / ib PSHUFD xmm1, xmm2/m128, imm8 & RMI & V/V & SSE2 & Shuffle the doublewords in \(x m m 2 / m 128\) based on the encoding in imm8 and store the result in \(x m m 1\). \\
\hline VEX.128.66.0F.WIG \(70 / r\) ib VPSHUFD xmm1, xmm2/m128, imm8 & RMI & V/V & AVX & Shuffle the doublewords in xmm2/m128 based on the encoding in imm8 and store the result in xmm 1 . \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Copies doublewords from source operand (second operand) and inserts them in the destination operand (first operand) at the locations selected with the order operand (third operand). Figure 4-11 shows the operation of the PSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location in the destination operand. For example, bits 0 and 1 of the order operand select the contents of doubleword 0 of the destination operand. The encoding of bits 0 and 1 of the order operand (see the field encoding in Figure 4-11) determines which doubleword from the source operand will be copied to doubleword 0 of the destination operand.


Figure 4-11. PSHUFD Instruction Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8 -bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:1288) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

\section*{Operation}
```

PSHUFD (128-bit Legacy SSE version)
DEST[31:0] < (SRC >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] < (SRC >> (ORDER[3:2] * 32))[31:0];
DEST[95:64] < (SRC >> (ORDER[5:4] * 32))[31:0];
DEST[127:96] < (SRC >> (ORDER[7:6] * 32))[31:0];
DEST[VLMAX-1:128] (Unmodified)

```
VPSHUFD (VEX. 128 encoded version)
DEST[31:0] < (SRC >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] < (SRC >> (ORDER[3:2] * 32))[31:0];
DEST[95:64] < (SRC >> (ORDER[5:4] * 32))[31:0];
DEST[127:96] < (SRC >> (ORDER[7:6] * 32))[31:0];
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
PSHUFD: __m128i_mm_shuffle_epi32(__m128ia, int n)

Flags Affected
None.

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv != 1111B.

\section*{PSHUFHW—Shuffle Packed High Words}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline F3 OF \(70 / г \mathrm{ib}\) PSHUFHW xmm1, xmm2/m128, imm8 & RMI & V/V & SSE2 & Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm1. \\
\hline VEX.128.F3.OF.WIG \(70 /\ulcorner\) ib VPSHUFHW xmm1, xmm2/m128, imm8 & RMI & V/V & AVX & Shuffle the high words in xmm2/m128 based on the encoding in imm8 and store the result in xmm 1 . \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Copies words from the high quadword of the source operand (second operand) and inserts them in the high quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-11. For the PSHUFHW instruction, each 2-bit field in the order operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the order operand fields select words ( \(0,1,2\) or 3,4 ) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand.
The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

\section*{Operation}
PSHUFHW (128-bit Legacy SSE version)DEST[63:0] \(\leqslant\) SRC[63:0]
DEST[79:64] < (SRC >> (imm[1:0] *16))[79:64]
\[
\operatorname{DEST}[95: 80] \leftarrow(S R C \gg(\text { imm }[3: 2] \text { * 16) })[79: 64]
\]
DEST[111:96] < (SRC >> (imm[5:4] * 16))[79:64]
DEST[127:112] < (SRC >> (imm[7:6] * 16))[79:64]
DEST[VLMAX-1:128] (Unmodified)
VPSHUFHW (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0]
DEST[79:64] < (SRC1 >> (imm[1:0] *16))[79:64]
DEST[95:80] < (SRC1 >> (imm[3:2] * 16))[79:64]DEST[111:96] < (SRC1 >> (imm[5:4] * 16))[79:64]DEST[127:112] \(\leqslant(S R C 1 \gg(i m m[7: 6] ~ * ~ 16))[79: 64]\)
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
PSHUFHW: __m128i _mm_shufflehi_epi16(__m128ia, int n)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.If VEX.vvvv != 1111B.

\section*{PSHUFLW-Shuffle Packed Low Words}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { fol }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline F2 OF \(70 / r\) ib PSHUFLW xmm1, xmm2/m128, imm8 & RMI & V/V & SSE2 & Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in \(x \mathrm{~mm} 1\). \\
\hline VEX.128.f2.0F.WIG \(70 /\) / ib VPSHUFLW xmm1, xmm2/m128, imm8 & RMI & V/V & AVX & Shuffle the low words in xmm2/m128 based on the encoding in imm8 and store the result in xmm 1 . \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Copies words from the low quadword of the source operand (second operand) and inserts them in the low quadword of the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-11. For the PSHUFLW instruction, each 2-bit field in the order operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the order operand fields select words ( \(0,1,2\), or 3 ) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand.
The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8 -bit immediate. Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise instructions will \#UD.

\section*{Operation}
```

PSHUFLW (128-bit Legacy SSE version)
DEST[15:0] < (SRC >> (imm[1:0] *16))[15:0]
DEST[31:16] < (SRC >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC >> (imm[5:4] * 16))[15:0]
DEST[63:48] < (SRC >> (imm[7:6] * 16))[15:0]
DEST[127:64] < SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VPSHUFLW (VEX. }128\mathrm{ encoded version)
DEST[15:0] < (SRC1 >> (imm[1:0] *16))[15:0]
DEST[31:16] < (SRC1 >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC1 >> (imm[5:4] * 16))[15:0]
DEST[63:48] < (SRC1 >> (imm[7:6] * 16))[15:0]
DEST[127:64] < SRC[127:64]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
PSHUFLW: __m128i _mm_shufflelo_epi16(__m128i a,int n)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.
If VEX.vvvv != 1111B.

```

\section*{PSHUFW-Shuffle Packed Words}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF \(70 /\ulcorner\mathrm{ib}\)
\end{tabular} & \begin{tabular}{l} 
PSHUFW mm1, \\
mm2/m64, imm8
\end{tabular}
\end{tabular} \begin{tabular}{llll} 
RMI & Valid & Valid & \begin{tabular}{l} 
Shuffle the words in \\
mm2/m64 based on the \\
encoding in imm8 and store \\
the result in \(m m 1\).
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Copies words from the source operand (second operand) and inserts them in the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-11. For the PSHUFW instruction, each 2bit field in the order operand selects the contents of one word location in the destination operand. The encodings of the order operand fields select words from the source operand to be copied to the destination operand.
The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the source operand to be copied to more than one word location in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

\section*{Operation}

DEST[15:0] \(\leftarrow(S R C ~ \gg(O R D E R[1: 0] ~ * ~ 16))[15: 0] ;\)
DEST[31:16] \(\leftarrow(S R C \gg(\) ORDER[3:2] * 16)) \([15: 0] ;\)
DEST[47:32] \(\leftarrow(S R C \gg(O R D E R[5: 4] ~ * 16))[15: 0] ;\)
DEST[63:48] \(\leftarrow(S R C \gg(O R D E R[7: 6]\) * 16) \()[15: 0] ;\)

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

PSHUFW: __m64 _mm_shuffle_pi16(__m64 a, int n)
Flags Affected
None.

\section*{Numeric Exceptions}

None.

\section*{Other Exceptions}

See Table 22-7, "Exception Conditions for SIMD/MMX Instructions with Memory Reference," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{PSIGNB/PSIGNW/PSIGND - Packed SIGN}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF \(3808 / r^{1}\) \\
PSIGNB mm1, mm2/m64
\end{tabular} & RM & V/V & SSSE3 & Negate/zero/preserve packed byte integers in mm 1 depending on the corresponding sign in mm2/m64 \\
\hline 66 OF \(3808 / \mathrm{r}\) PSIGNB xmm1, xmm2/m128 & RM & V/V & SSSE3 & Negate/zero/preserve packed byte integers in xmm1 depending on the corresponding sign in xmm2/m128. \\
\hline \begin{tabular}{l}
OF \(3809 / r^{1}\) \\
PSIGNW mm1, mm2/m64
\end{tabular} & RM & V/V & SSSE3 & Negate/zero/preserve packed word integers in mm 1 depending on the corresponding sign in mm2/m128. \\
\hline 66 OF 3809 /r PSIGNW xmm1, xmm2/m128 & RM & V/V & SSSE3 & Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in xmm2/m128. \\
\hline \begin{tabular}{l}
OF \(380 \mathrm{~A} / \mathrm{r}^{1}\) \\
PSIGND mm1, mm2/m64
\end{tabular} & RM & V/V & SSSE3 & Negate/zero/preserve packed doubleword integers in mm 1 depending on the corresponding sign in mm2/m128. \\
\hline 66 OF 38 OA /r PSIGND xmm1, xmm2/m128 & RM & V/V & SSSE3 & Negate/zero/preserve packed doubleword integers in xmm1 depending on the corresponding sign in xmm2/m128. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F38.WIG 08 /r \\
VPSIGNB xmm1, xmm2, \\
xmm3/m128
\end{tabular} & RVM & V/V & AVX & Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature
Flag & Description \\
\hline VEX.NDS.128.66.0F38.WIG 09 /г VPSIGNW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Negate/zero/preserve packed word integers in xmm2 depending on the corresponding sign in xmm3/m128. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F38.WIG OA/r \\
VPSIGND xmm1, xmm2, \\
xmm3/m128
\end{tabular} & RVM & V/V & AVX & Negate/zero/preserve packed doubleword integers in xmm2 depending on the corresponding sign in xmm3/m128. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

PSIGNB/PSIGNW/PSIGND negates each data element of the destination operand (the first operand) if the signed integer value of the corresponding data element in the source operand (the second operand) is less than zero. If the signed integer value of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is set to zero.

PSIGNB operates on signed bytes. PSIGNW operates on 16-bit signed words. PSIGND operates on signed 32-bit integers. Both operands can be MMX register or XMM registers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PSIGNB (with 64 bit operands)}

IF (SRC[7:0] < 0 )
DEST[7:0] \(\leftarrow \operatorname{Neg(DEST[7:0])~}\)
ELSEIF (SRC[7:0] = 0 )
DEST[7:0] \(\leftarrow 0\)
ELSEIF (SRC[7:0] > 0 )
DEST[7:0] \(\leftarrow\) DEST[7:0]
Repeat operation for 2nd through 7th bytes
IF (SRC[63:56] < 0 )
DEST[63:56] \(\leftarrow \operatorname{Neg}(D E S T[63: 56])\)
ELSEIF (SRC[63:56] = 0 )
DEST[63:56] \(\leftarrow 0\)
ELSEIF (SRC[63:56] > 0 )
DEST[63:56] \(\leftarrow\) DEST[63:56]

\section*{PSIGNB (with 128 bit operands)}

IF (SRC[7:0] < 0 )
DEST[7:0] \(\leftarrow \operatorname{Neg}(D E S T[7: 0])\)
ELSEIF (SRC[7:0] = 0)
DEST[7:0] \(\leftarrow 0\)
ELSEIF (SRC[7:0] > 0 )
DEST[7:0] \(\leftarrow\) DEST[7:0]
Repeat operation for 2nd through 15th bytes
IF (SRC[127:120] < 0 )
DEST[127:120] \(\leftarrow \operatorname{Neg}(D E S T[127: 120])\)
ELSEIF (SRC[127:120] = 0 )
DEST[127:120] \(\leftarrow 0\)
ELSEIF (SRC[127:120] > 0 )
DEST[127:120] \(\leftarrow\) DEST[127:120]

\section*{PSIGNW (with 64 bit operands)}

IF (SRC[15:0] < 0 )
DEST[15:0] \(\leftarrow \operatorname{Neg}(D E S T[15: 0])\)
ELSEIF (SRC[15:0] = 0 )
DEST[15:0] \(\leftarrow 0\)
ELSEIF (SRC[15:0] > 0 )
```

        DEST[15:0]}\leftarrow\mathrm{ DEST[15:0]
    Repeat operation for 2nd through 3rd words
IF (SRC[63:48] < 0 )
DEST[63:48]}\leftarrowNeg(DEST[63:48]
ELSEIF (SRC[63:48] = 0)
DEST[63:48] \leftarrow0
ELSEIF (SRC[63:48] > 0)
DEST[63:48]}\leftarrow DEST[63:48]
PSIGNW (with 128 bit operands)
IF (SRC[15:0] < 0 )
DEST[15:0]}\leftarrowNeg(DEST[15:0])
ELSEIF (SRC[15:0] = 0)
DEST[15:0] \leftarrow0
ELSEIF (SRC[15:0] > 0)
DEST[15:0] \leftarrow DEST[15:0]
Repeat operation for 2nd through 7th words
IF (SRC[127:112] < 0 )
DEST[127:112]}\leftarrowNeg(DEST[127:112])
ELSEIF (SRC[127:112] = 0)
DEST[127:112]}\leftarrow
ELSEIF (SRC[127:112] > 0)
DEST[127:112]\leftarrow DEST[127:112]
PSIGND (with 64 bit operands)
IF (SRC[31:0] < 0)
DEST[31:0] \leftarrowNeg(DEST[31:0])
ELSEIF (SRC[31:0] = 0)
DEST[31:0] \leftarrow0
ELSEIF (SRC[31:0] > 0)
DEST[31:0] \leftarrow DEST[31:0]
IF (SRC[63:32] < 0)
DEST[63:32] \leftarrow Neg(DEST[63:32])
ELSEIF (SRC[63:32] = 0)
DEST[63:32]}\leftarrow
ELSEIF (SRC[63:32] > 0)
DEST[63:32]\leftarrow DEST[63:32]

```

\section*{PSIGND (with 128 bit operands)}
```

IF (SRC[31:0] < 0 ) DEST[31:0] $\leftarrow \operatorname{Neg}(D E S T[31: 0])$
ELSEIF (SRC[31:0] = 0)

```
```

    DEST[31:0]}\leftarrow
    ELSEIF (SRC[31:0] > 0 )
DEST[31:0]}\leftarrowDEST[31:0]
Repeat operation for 2nd through 3rd double words
IF (SRC[127:96] < 0)
DEST[127:96] \leftarrow Neg(DEST[127:96])
ELSEIF (SRC[127:96] = 0 )
DEST[127:96]}\leftarrow
ELSEIF (SRC[127:96] > 0)
DEST[127:96] \leftarrow DEST[127:96]
VPSIGNB (VEX. }128\mathrm{ encoded version)
DEST[127:0] <BYTE_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128]}\leftarrow
VPSIGNW (VEX.128 encoded version)
DEST[127:0] <WORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSIGND (VEX. }128\mathrm{ encoded version)
DEST[127:0] <DWORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent

| PSIGNB: | __m64 _mm_sign_pi8 (__m64 a, __m64 b) |
| :--- | :--- |
| PSIGNB: | _-m128i _mm_sign_epi8 (__m128i a, __m128i b) |
| PSIGNW: | _-m64 _mm_sign_pi16 (__m64 a, __m64 b) |
| PSIGNW: | _-m128i _mm_sign_epi16 (__m128i a, __m 128 i b) |
| PSIGND: | _-m64 _mm_sign_pi32 (__m64 a, __m64 b) |
| PSIGND: | _-m128i _mm_sign_epi32 (__m128i a,__m128i b) |

```

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

\section*{PSLLDQ-Shift Double Quadword Left Logical}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 0F 73 /7 ib PSLLDQ xmm1, imm8 & MI & V/V & SSE2 & Shift xmm1 left by imm8 bytes while shifting in 0 s . \\
\hline VEX.NDD.128.66.0F.WIG 73 /7 ib VPSLLDQ xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift xmm2 left by imm8 bytes while shifting in 0 s and store result in xmm1. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MI & ModRM:г/m (r,w) & imm8 & NA & NA \\
VMI & VEX.vvvv \((w)\) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all \(0 s\) ). If the value specified by the count operand is greater than 15 , the destination operand is set to all 0 s. The destination operand is an XMM register. The count operand is an 8-bit immediate.
128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD.

\section*{Operation}

\section*{PSLLDQ(128-bit Legacy SSE version)}

TEMP \(\leftarrow\) COUNT
IF (TEMP > 15) THEN TEMP \(\leqslant 16\); FI
DEST \(\leqslant\) DEST << (TEMP * 8)
DEST[VLMAX-1:128] (Unmodified)
```

VPSLLDQ (VEX. }128\mathrm{ encoded version)
TEMP < COUNT
IF (TEMP > 15) THEN TEMP < 16; FI
DEST < SRC << (TEMP * 8)
DEST[VLMAX-1:128] <0

```

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

PSLLDQ: __m128i _mm_slli_si128 ( __m128i a, int imm)
Flags Affected
None.

Numeric Exceptions
None.

\section*{Other Exceptions}

See Exceptions Type 7; additionally
\#UD If VEX.L = 1 .

\section*{PSLLW/PSLLD/PSLLQ-Shift Packed Data Left Logical}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline OF F1 \(/ \Gamma^{1}\) & RM & V/V & MMX & Shift words in mm left \\
\hline PSLLW mm, mm/m64 & & & & \(\mathrm{mm} / \mathrm{m} 64\) while shifting in Os. \\
\hline 66 0F F1 /r & RM & V/V & SSE2 & Shift words in xmm1 left by \\
\hline PSLLW xmm1, xmm2/m128 & & & & xmm2/m128 while shifting in Os. \\
\hline OF 71 /6 ib & MI & V/V & MMX & Shift words in mm left by \\
\hline PSLLW xmm1, imm8 & & & & imm8 while shifting in Os. \\
\hline 66 OF \(71 / 6 \mathrm{ib}\) & MI & V/V & SSE2 & Shift words in xmm1 left by \\
\hline PSLLW xmm1, imm8 & & & & imm8 while shifting in 0s. \\
\hline OF F2 \(/ r^{1}\) & RM & V/V & MMX & Shift doublewords in mm \\
\hline PSLLD mm, mm/m64 & & & & left by mm/m64 while shifting in Os. \\
\hline 66 0F F2 /r & RM & V/V & SSE2 & Shift doublewords in xmm1 \\
\hline PSLLD \(x m m 1\), xmm2/m128 & & & & left by \(x m m 2 / m 128\) while shifting in 0 s. \\
\hline OF \(72 / 6 \mathrm{ib}^{1}\) & MI & V/V & MMX & Shift doublewords in mm \\
\hline PSLLD mm, imm8 & & & & left by imm 8 while shifting in Os . \\
\hline 660 7 \(72 / 6 \mathrm{ib}\) & MI & V/V & SSE2 & Shift doublewords in xmm1 \\
\hline PSLLD \(x m m 1\), imm8 & & & & left by imm8 while shifting in Os . \\
\hline OF F3 \(/ \Gamma^{1}\) & RM & V/V & MMX & Shift quadword in mm left \\
\hline PSLLQ mm, mm/m64 & & & & by mm/m64 while shifting in Os. \\
\hline 66 OF F3 /r & RM & V/V & SSE2 & Shift quadwords in xmm1 \\
\hline PSLLQ xmm1, xmm2/m128 & & & & left by \(x\) mm2/m128 while shifting in 0 s . \\
\hline OF \(73 / 6 \mathrm{ib}{ }^{1}\) & MI & V/V & MMX & Shift quadword in mm left \\
\hline PSLLQ mm, imm8 & & & & by imm8 while shifting in 0s. \\
\hline 66 OF 73 /6 ib & MI & V/V & SSE2 & Shift quadwords in xmm1 \\
\hline PSLLQ xmm1, imm8 & & & & left by imm 8 while shifting in Os . \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline VEX.NDS.128.66.0F.WIG F1 /r VPSLLW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Shift words in xmm2 left by amount specified in xmm3/m128 while shifting in Os. \\
\hline VEX.NDD.128.66.0F.WIG 71 /6 ib VPSLLW xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift words in xmm2 left by imm8 while shifting in Os. \\
\hline VEX.NDS.128.66.0F.WIG F2 /r VPSLLD \(x m m 1\), xmm2, xmm3/m128 & RVM & V/V & AVX & Shift doublewords in xmm2 left by amount specified in xmm3/m128 while shifting in 0 s . \\
\hline VEX.NDD.128.66.0F.WIG 72 /6 ib VPSLLD xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift doublewords in xmm2 left by imm8 while shifting in Os. \\
\hline VEX.NDS.128.66.0F.WIG F3 /r VPSLLQ xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Shift quadwords in xmm2 left by amount specified in xmm3/m128 while shifting in 0 s . \\
\hline VEX.NDD.128.66.0F.WIG 73 /6 ib VPSLLQ xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift quadwords in xmm2 left by imm8 while shifting in Os. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
MI & ModRM:r/m (r,w) & imm8 & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
VMI & VEX.vvvv (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the left by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted left,
the empty low-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-12 gives an example of shifting words in a 64-bit operand.

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.


Figure 4-12. PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand

The PSLLW instruction shifts each of the words in the destination operand to the left by the number of bits specified in the count operand; the PSLLD instruction shifts each of the doublewords in the destination operand; and the PSLLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73/6), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

\section*{Operation}
```

PSLLW (with 64-bit operand)
IF (COUNT > 15)
THEN
DEST[64:0] \leftarrow0000000000000000H;
ELSE
DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] << COUNT);
(* Repeat shift operation for 2nd and 3rd words *)
DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] << COUNT);

```

\section*{Fl ;}
```

PSLLD (with 64-bit operand)
IF (COUNT > 31)
THEN
DEST[64:0] }\leftarrow0000000000000000H
ELSE
DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] << COUNT);
DEST[63:32] \leftarrow ZeroExtend(DEST[63:32] << COUNT);
FI;

```
PSLLQ (with 64-bit operand)
    IF (COUNT > 63)
    THEN
        DEST[64:0] \(\leftarrow 0000000000000000 \mathrm{H}\);
    ELSE
        DEST \(\leftarrow\) ZeroExtend(DEST << COUNT);
    FI;
PSLLW (with 128-bit operand)
    COUNT \(\leftarrow\) COUNT_SOURCE[63:0];
    IF (COUNT > 15)
    THEN
        DEST[128:0] \(\leftarrow 0000000000000000000000000000000 \mathrm{H} ;\)
    ELSE
        DEST[15:0] \(\leftarrow\) ZeroExtend(DEST[15:0] << COUNT);
        (* Repeat shift operation for 2nd through 7th words *)
        DEST[127:112] \(\leftarrow\) ZeroExtend(DEST[127:112] << COUNT);
    FI ;
PSLLD (with 128-bit operand)
    COUNT \(\leftarrow\) COUNT_SOURCE[63:0];
    IF (COUNT > 31)
    THEN
        DEST[128:0] \(\leftarrow 00000000000000000000000000000000 \mathrm{H}\);
    ELSE
        DEST[31:0] \(\leftarrow\) ZeroExtend(DEST[31:0] << COUNT);
        (* Repeat shift operation for 2nd and 3rd doublewords *)
        DEST[127:96] \(\leftarrow\) ZeroExtend(DEST[127:96] << COUNT);
    FI ;
PSLLQ (with 128-bit operand)
    COUNT \(\leftarrow\) COUNT_SOURCE[63:0];
    IF (COUNT > 63)
    THEN
```

    DEST[128:0]}\leftarrow00000000000000000000000000000000H
    ELSE
DEST[63:0] \leftarrow ZeroExtend(DEST[63:0] << COUNT);
DEST[127:64] \leftarrowZeroExtend(DEST[127:64] << COUNT);
Fl;

```
```

PSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)

```
PSLLW (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSLLD (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
PSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSLLD (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLQ (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSLLQ (xmm, imm8)
DEST[127:0] ↔ LOGICAL_LEFT_SHIFT_QWORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
PSLLQ (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSLLQ (xmm, imm8)

\section*{DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(DEST, imm8)} DEST[VLMAX-1:128] (Unmodified)

VPSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(SRC1, SRC2) DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSLLW (xmm, imm8)}

DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(SRC1, imm8) DEST[VLMAX-1:128] \(\leftarrow 0\)

PSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

PSLLW (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

VPSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

VPSLLD (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, imm8) DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PSLLW: __m64 _mm_slli_pi16 (__m64 m, int count)
PSLLW: __m64 _mm_sll_pi16(__m64 m, __m64 count)
PSLLW: __m128i_mm_slli_pi16(__m64 m, int count)
PSLLW: __m128i_mm_slli_pi16(__m128i m, __m128i count)
PSLLD: __m64 _mm_slli_pi32(__m64 m, int count)
PSLLD: __m64 _mm_sll_pi32(__m64 m, __m64 count)
PSLLD: __m128i _mm_slli_epi32(__m128i m, int count)
PSLLD: __m128i _mm_sll_epi32(__m128i m, __m128i count)
PSLLQ: __m64 _mm_slli_si64(__m64 m, int count)
PSLLQ: __m64 _mm_sll_si64(__m64 m, __m64 count)
PSLLQ: __m128i_mm_slli_epi64(__m128i m, int count)
PSLLQ: __m128i _mm_sll_epi64(__m128i m, __m128i count)

Flags Affected
None.
Numeric Exceptions
None.

\section*{Other Exceptions}

See Exceptions Type 4 and 7 for non-VEX-encoded instructions.
\#UD If VEX.L = 1 .

\section*{PSRAW/PSRAD-Shift Packed Data Right Arithmetic}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support &  & Description \\
\hline OF E1 \(/ r^{1}\) PSRAW mm, mm/m64 & RM & V/V & MMX & Shift words in mm right by \(\mathrm{mm} / \mathrm{m} 64\) while shifting in sign bits. \\
\hline 66 OF E1/r PSRAW xmm1, xmm2/m128 & RM & V/V & SSE2 & Shift words in \(x m m 1\) right by \(x m m 2 / m 128\) while shifting in sign bits. \\
\hline OF \(71 / 4\) ib \(^{1}\) PSRAW mm, imm8 & MI & V/V & MMX & Shift words in mm right by imm8 while shifting in sign bits \\
\hline 66 0F 71 /4 ib PSRAW xmm1, imm8 & MI & V/V & SSE2 & Shift words in xmm1 right by imm8 while shifting in sign bits \\
\hline OF E2 \(/ \Gamma^{1}\) PSRAD mm, mm/m64 & RM & V/V & MMX & Shift doublewords in mm right by mm/m64 while shifting in sign bits. \\
\hline 66 OF E2 /r PSRAD xmm1, xmm2/m128 & RM & V/V & SSE2 & Shift doubleword in xmm1 right by \(x m m 2\) /m128 while shifting in sign bits. \\
\hline OF \(72 / 4 \mathrm{ib}^{1}\) PSRAD mm, imm8 & MI & V/V & MMX & Shift doublewords in mm right by imm8 while shifting in sign bits. \\
\hline 66 OF 72 /4 ib PSRAD xmm1, imm8 & MI & V/V & SSE2 & Shift doublewords in xmm1 right by imm8 while shifting in sign bits. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F.WIG E1 /г \\
VPSRAW xmm1, xmm2, \\
xmm3/m128
\end{tabular} & RVM & V/V & AVX & Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits. \\
\hline VEX.NDD.128.66.0F.WIG \(71 / 4\) ib VPSRAW xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift words in xmm2 right by imm8 while shifting in sign bits. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F.WIG E2 /r \\
VPSRAD xmm1, xmm2, \\
xmm3/m128
\end{tabular} & RVM & V/V & AVX & Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in sign bits. \\
\hline
\end{tabular}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDD.128.66.0F.WIG \(72 / 4\) ib & VMI & V/V & AVX & \begin{tabular}{l} 
Shift doublewords in xmm2 \\
right by imm8 while shifting \\
in sign bits.
\end{tabular} \\
\hline VPSRAD xmm1, xmm2, imm8 & & & & \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
MI & ModRM:r/m (r,w) & imm8 & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
VMI & VEX.vvvv (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits in the individual data elements (words or doublewords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words) or 31 (for doublewords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-13 gives an example of shifting words in a 64bit operand.)


Figure 4-13. PSRAW and PSRAD Instruction Operation Using a 64-bit Operand

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.

The PSRAW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand, and the PSRAD instruction shifts each of the doublewords in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73/4), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD. : Bits (255:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

\section*{Operation}
```

PSRAW (with 64-bit operand)
IF (COUNT > 15)
THEN COUNT \leftarrow 16;
Fl;
DEST[15:0] \leftarrow SignExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd words *)
DEST[63:48] \leftarrow SignExtend(DEST[63:48] >> COUNT);

```
PSRAD (with 64-bit operand)
    IF (COUNT > 31)
    THEN COUNT \(\leftarrow 32 ;\)
FI;
DEST[31:0] \(\leftarrow\) SignExtend(DEST[31:0] >> COUNT);
DEST[63:32] \(\leftarrow\) SignExtend(DEST[63:32] >> COUNT);
```

PSRAW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN COUNT $\leftarrow 16$;
FI;
DEST[15:0] $\leftarrow$ SignExtend(DEST[15:0] >> COUNT);

```
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] \(\leftarrow\) SignExtend(DEST[127:112] >> COUNT);
```

PSRAD (with 128-bit operand)
COUNT \leftarrow COUNT_SOURCE[63:0];
IF (COUNT > 31)
THEN COUNT \leftarrow 32;
Fl;
DEST[31:0] \leftarrow SignExtend(DEST[31:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] \leftarrow SignExtend(DEST[127:96] >>COUNT);

```
PSRAW (xmm, xmm, xmm/m128)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRAW (xmm, imm8)
DEST[127:0] \(\leftarrow\) ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSRAW (xmm, xmm, xmm/m128)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSRAW (xmm, imm8)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
PSRAD (xmm, xmm, xmm/m128)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRAD (xmm, imm8)
DEST[127:0] < ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSRAD (xmm, xmm, xmm/m128)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
DEST[127:0] < ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PSRAW: __m64 _mm_srai_pi16 (__m64 m, int count)
PSRAW: __m64 _mm_sra_pi16 (__m64 m, __m64 count)
PSRAD: __m64 _mm_srai_pi32 (__m64 m, int count)
PSRAD: __m64 _mm_sra_pi32 (__m64 m, __m64 count)
PSRAW: __m128i _mm_srai_epi16(__m128i m, int count)
PSRAW: __m128i _mm_sra_epi16(__m128i m, _m128i count))
PSRAD: __m128i _mm_srai_epi32 (__m128i m, int count)
PSRAD: __m128i _mm_sra_epi32 (__m128i m, __m128i count)

\section*{Flags Affected}

None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4 and 7 for non-VEX-encoded instructions.
\#UD
If VEX.L = 1.

\section*{PSRLDQ—Shift Double Quadword Right Logical}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
66 0F 73 /3 ib \\
PSRLDQ xmm1, imm8
\end{tabular} & MI & V/V & SSE2 & Shift xmm1 right by imm8 while shifting in Os. \\
\hline VEX.NDD.128.66.0F.WIG 73 /3 ib VPSRLDQ xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift xmm2 right by imm8 bytes while shifting in 0 s . \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MI & ModRM:г/m (r,w) & imm8 & NA & NA \\
VMI & VEX.vvvv \((w)\) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand (second operand). The empty high-order bytes are cleared (set to all 0 s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The destination operand is an XMM register. The count operand is an 8-bit immediate.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vVvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD.

\section*{Operation}

PSRLDQ(128-bit Legacy SSE version)
TEMP \(\leftarrow\) COUNT
IF (TEMP > 15) THEN TEMP \(\leftarrow 16\); FI
DEST \(\leqslant\) DEST >> (TEMP * 8)
DEST[VLMAX-1:128] (Unmodified)
```

VPSRLDQ (VEX.128 encoded version)
TEMP < COUNT
IF (TEMP > 15) THEN TEMP < 16; FI
DEST < SRC >> (TEMP * 8)

```
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSRLDQ: __m128i _mm_srli_si128 ( __m128i a, int imm)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L = 1.

\section*{PSRLW/PSRLD/PSRLQ-Shift Packed Data Right Logical}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline OF D1 \(/ \Gamma^{1}\) PSRLW mm, mm/m64 & RM & V/V & MMX & Shift words in mm right by amount specified in \(\mathrm{mm} / \mathrm{m} 64\) while shifting in 0 s . \\
\hline 66 0F D1 /г PSRLW xmm1, xmm2/m128 & RM & V/V & SSE2 & Shift words in xmm1 right by amount specified in \(x m m 2 / m 128\) while shifting in Os. \\
\hline OF \(71 / 2 \mathrm{ib}^{1}\) PSRLW mm, imm8 & MI & V/V & MMX & Shift words in mm right by imm8 while shifting in 0s. \\
\hline 66 0F 71 /2 ib PSRLW xmm1, imm8 & MI & V/V & SSE2 & Shift words in xmm1 right by imm8 while shifting in 0s. \\
\hline \begin{tabular}{l}
OF D2 \(/ r^{1}\) \\
PSRLD mm, mm/m64
\end{tabular} & RM & V/V & MMX & Shift doublewords in mm right by amount specified in \(\mathrm{mm} / \mathrm{m} 64\) while shifting in Os. \\
\hline 66 OF D2 /r PSRLD xmm1, xmm2/m128 & RM & V/V & SSE2 & Shift doublewords in xmm1 right by amount specified in \(x m m 2\) /m128 while shifting in Os. \\
\hline OF \(72 / 2 \mathrm{ib}^{1}\) PSRLD mm, imm8 & MI & V/V & MMX & Shift doublewords in mm right by imm8 while shifting in Os. \\
\hline 66 0F 72 /2 ib PSRLD xmm1, imm8 & MI & V/V & SSE2 & Shift doublewords in xmm1 right by imm8 while shifting in Os. \\
\hline OF D3 \(/ r^{1}\) PSRLQ mm, mm/m64 & RM & V/V & MMX & Shift mm right by amount specified in \(\mathrm{mm} / \mathrm{m} 64\) while shifting in Os. \\
\hline 66 OF D3 /r PSRLQ xmm1, xmm2/m128 & RM & V/V & SSE2 & Shift quadwords in xmm1 right by amount specified in \(x m m 2 / m 128\) while shifting in Os. \\
\hline OF \(73 / 2 \mathrm{ib}^{1}\) PSRLQ mm, imm8 & MI & V/V & MMX & Shift mm right by imm8 while shifting in Os. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 OF \(73 / 2\) ib PSRLQ xmm1, imm8 & MI & V/V & SSE2 & Shift quadwords in xmm1 right by imm8 while shifting in Os. \\
\hline VEX.NDS.128.66.0F.WIG D1 /г VPSRLW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Shift words in xmm2 right by amount specified in xmm3/m128 while shifting in 0 s . \\
\hline VEX.NDD.128.66.0F.WIG \(71 / 2\) ib VPSRLW xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift words in xmm2 right by imm8 while shifting in Os. \\
\hline VEX.NDS.128.66.0F.WIG D2 /г VPSRLD xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Shift doublewords in xmm2 right by amount specified in xmm3/m128 while shifting in Os. \\
\hline VEX.NDD.128.66.0F.WIG \(72 / 2\) ib VPSRLD xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift doublewords in xmm2 right by imm8 while shifting in Os. \\
\hline VEX.NDS.128.66.0F.WIG D3 / / VPSRLQ xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Shift quadwords in xmm2 right by amount specified in xmm3/m128 while shifting in Os . \\
\hline VEX.NDD.128.66.0F.WIG 73 /2 ib VPSRLQ xmm1, xmm2, imm8 & VMI & V/V & AVX & Shift quadwords in xmm2 right by imm8 while shifting in Os. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg ( \(r, w)\) & ModRM:r/m (r) & NA & NA \\
MI & ModRM:r/m (r,w) & imm8 & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
VMI & VEX.vvvv (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-14 gives an example of shifting words in a 64-bit operand.

The destination operand may be an MMX technology register or an XMM register; the count operand can be either an MMX technology register or an 64-bit memory location, an XMM register or a 128-bit memory location, or an 8-bit immediate. Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.


Figure 4-14. PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand

The PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. For shifts with an immediate count (VEX.128.66.0F 71-73/2), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

\section*{Operation}

PSRLW (with 64-bit operand)
IF (COUNT > 15)
THEN
```

    DEST[64:0]}\leftarrow0000000000000000\textrm{H
    ELSE
DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd words *)
DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] >> COUNT);
FI;

```

\section*{PSRLD (with 64-bit operand)}
```

IF (COUNT > 31)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] >> COUNT);
DEST[63:32] $\leftarrow$ ZeroExtend(DEST[63:32] >> COUNT);
Fl ;

```

\section*{PSRLQ (with 64-bit operand)}
```

IF (COUNT > 63)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$
ELSE
DEST $\leftarrow$ ZeroExtend(DEST >> COUNT);
Fl ;
PSRLW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H}$
ELSE
DEST[15:0] $\leftarrow$ ZeroExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ ZeroExtend(DEST[127:112] >> COUNT);
FI ;

```

\section*{PSRLD (with 128-bit operand)}
```

COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 31)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H}$
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] >> COUNT);
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] $\leftarrow$ ZeroExtend(DEST[127:96] >> COUNT);
FI ;

```
```

PSRLQ (with 128-bit operand)
COUNT \leftarrow COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN
DEST[128:0] \leftarrow00000000000000000000000000000000H
ELSE
DEST[63:0] \leftarrow ZeroExtend(DEST[63:0] >> COUNT);
DEST[127:64] \leftarrow ZeroExtend(DEST[127:64] >> COUNT);
FI;
PSRLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLW (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSRLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSRLW (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1,imm8)
DEST[VLMAX-1:128] <0
PSRLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLD (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSRLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSRLD (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(SRC1,imm8)
DEST[VLMAX-1:128] <0
PSRLQ (xmm, xmm, xmm/m128)

```

\section*{DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(DEST, SRC)} DEST[VLMAX-1:128] (Unmodified)

\section*{PSRLQ (xmm, imm8)}

DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

\section*{VPSRLQ (xmm, xmm, xmm/m128)}

DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSRLQ (xmm, imm8)}

DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalents
PSRLW: __m64 _mm_srli_pi16(__m64 m, int count)
PSRLW: __m64 _mm_srl_pi16 (__m64 m, __m64 count)
PSRLW: __m128i _mm_srli_epi16 (__m128i m, int count)
PSRLW: __m128i _mm_srl_epi16 (__m128i m, __m128i count)
PSRLD: __m64 _mm_srli_pi32 (__m64 m, int count)
PSRLD: __m64 _mm_srl_pi32 (__m64 m, __m64 count)
PSRLD: __m128i _mm_srli_epi32 (__m128i m, int count)
PSRLD: __m128i _mm_srl_epi32 (__m128i m, _m128i count)
PSRLQ: __m64 _mm_srli_si64 (__m64 m, int count)
PSRLQ: __m64 _mm_srl_si64 (__m64 m, __m64 count)
PSRLQ: __m128i _mm_srli_epi64 (__m128i m, int count)
PSRLQ: __m128i _mm_srl_epi64 (__m128i m, _m128i count)

\section*{Flags Affected}

None.

\section*{Numeric Exceptions}

None.

Other Exceptions
See Exceptions Type 4 and 7 for non-VEX-encoded instructions. \#UD If VEX.L = 1 .

\section*{PSUBB/PSUBW/PSUBD-Subtract Packed Integers}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline OF F8 \(/ r^{1}\) & RM & V/V & MMX & Subtract packed byte \\
\hline PSUBB mm, mm/m64 & & & & integers in mm/m64 from packed byte integers in mm. \\
\hline 66 OF F8/r & RM & V/V & SSE2 & Subtract packed byte \\
\hline PSUBB xmm1, xmm2/m128 & & & & integers in xmm2/m128 from packed byte integers in \(x \mathrm{~mm} 1\). \\
\hline OF F9 \(/ \Gamma^{1}\) & RM & V/V & MMX & Subtract packed word \\
\hline PSUBW mm, mm/m64 & & & & integers in mm/m64 from packed word integers in mm \\
\hline 66 OF F9 /r & RM & V/V & SSE2 & Subtract packed word \\
\hline PSUBW xmm1, xmm2/m128 & & & & integers in xmm2/m128 from packed word integers in \(x \mathrm{~mm} 1\). \\
\hline OF FA \(/ \Gamma^{1}\) & RM & V/V & MMX & Subtract packed doubleword \\
\hline PSUBD mm, mm/m64 & & & & integers in mm/m64 from packed doubleword integers in mm. \\
\hline 66 OF FA /r & RM & V/V & SSE2 & Subtract packed doubleword \\
\hline PSUBD xmm1, xmm2/m128 & & & & integers in xmm2/mem128 from packed doubleword integers in xmm1. \\
\hline VEX.NDS.128.66.0F.WIG F8 /r VPSUBB xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed byte integers in xmm3/m128 from xmm2. \\
\hline \begin{tabular}{l}
VEX.NDS.128.66.0F.WIG F9 /r \\
VPSUBW xmm1, xmm2, \\
xmm3/m128
\end{tabular} & RVM & V/V & AVX & Subtract packed word integers in xmm3/m128 from \(x \mathrm{~mm} 2\). \\
\hline VEX.NDS.128.66.0F.WIG FA /г VPSUBD xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed doubleword integers in xmm3/m128 from \(x m m 2\). \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg ( \((\mathrm{r}, \mathrm{w})\) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.
These instructions can operate on either 64 -bit or 128 -bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64 -bit memory location. When operating on 128 -bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element.

The PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element.
The PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element.
Note that the PSUBB, PSUBW, and PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}
```

PSUBB (with 64-bit operands)
DEST[7:0] \leftarrow DEST[7:0] - SRC[7:0];
(* Repeat subtract operation for 2nd through 7th byte *)
DEST[63:56] \leftarrow DEST[63:56] - SRC[63:56];
PSUBB (with 128-bit operands)
DEST[7:0] \leftarrow DEST[7:0] - SRC[7:0];
(* Repeat subtract operation for 2nd through 14th byte *)
DEST[127:120] \leftarrow DEST[111:120] - SRC[127:120];
PSUBW (with 64-bit operands)
DEST[15:0] \leftarrow DEST[15:0] - SRC[15:0];
(* Repeat subtract operation for 2nd and 3rd word *)
DEST[63:48] \leftarrow DEST[63:48] - SRC[63:48];

```

\section*{PSUBW (with 128-bit operands)}
```

DEST[15:0] $\leftarrow$ DEST[15:0] - SRC[15:0];
(* Repeat subtract operation for 2nd through 7th word *) DEST[127:112] $\leftarrow$ DEST[127:112] - SRC[127:112];

```

\section*{PSUBD (with 64-bit operands)}

DEST[31:0] \(\leftarrow\) DEST[31:0] - SRC[31:0];
DEST[63:32] \(\leftarrow\) DEST[63:32] - SRC[63:32];
PSUBD (with 128-bit operands)
DEST[31:0] \(\leftarrow\) DEST[31:0] - SRC[31:0];
(* Repeat subtract operation for 2nd and 3rd doubleword *)
DEST[127:96] \(\leftarrow\) DEST[127:96] - SRC[127:96];

\section*{VPSUBB (VEX. 128 encoded version)}

DEST[7:0] \(\leftarrow\) SRC1[7:0]-SRC2[7:0]
DEST[15:8] ↔ SRC1[15:8]-SRC2[15:8]
DEST[23:16] \(\leftarrow\) SRC1[23:16]-SRC2[23:16]
DEST[31:24] \& SRC1[31:24]-SRC2[31:24]
DEST[39:32] \(\leftarrow\) SRC1[39:32]-SRC2[39:32]
DEST[47:40] \(\leftarrow\) SRC1[47:40]-SRC2[47:40]
DEST[55:48] \(\leftarrow\) SRC1[55:48]-SRC2[55:48]
DEST[63:56] \(\leftarrow\) SRC1[63:56]-SRC2[63:56]
DEST[71:64] < SRC1[71:64]-SRC2[71:64]
DEST[79:72] \(\leqslant\) SRC1[79:72]-SRC2[79:72]
DEST[87:80] \(\leqslant\) SRC1[87:80]-SRC2[87:80]
DEST[95:88] < SRC1[95:88]-SRC2[95:88]
DEST[103:96] \(\leftarrow\) SRC1[103:96]-SRC2[103:96]
```

DEST[111:104] < SRC1[111:104]-SRC2[111:104]
DEST[119:112] \& SRC1[119:112]-SRC2[119:112]
DEST[127:120] \& SRC1[127:120]-SRC2[127:120]
DEST[VLMAX-1:128] <00

```

\section*{VPSUBW (VEX. 128 encoded version)}

DEST[15:0] \& SRC1[15:0]-SRC2[15:0]
DEST[31:16] \& SRC1[31:16]-SRC2[31:16]
DEST[47:32] \(\leftarrow\) SRC1[47:32]-SRC2[47:32]
DEST[63:48] \(\leftarrow\) SRC1[63:48]-SRC2[63:48]
DEST[79:64] \(\leftarrow\) SRC1[79:64]-SRC2[79:64]
DEST[95:80] \(\leftarrow\) SRC1[95:80]-SRC2[95:80]
DEST[111:96] \(\leftarrow ~ S R C 1[111: 96]-S R C 2[111: 96]\)
DEST[127:112] \(\leftarrow\) SRC1[127:112]-SRC2[127:112]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSUBD (VEX. 128 encoded version)}

DEST[31:0] < SRC1[31:0]-SRC2[31:0]
DEST[63:32] < SRC1[63:32]-SRC2[63:32]
DEST[95:64] < SRC1[95:64]-SRC2[95:64]
DEST[127:96] \(\leftarrow ~ S R C 1[127: 96]-S R C 2[127: 96] ~\)
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
\begin{tabular}{ll} 
PSUBB: & _-m64 _mm_sub_pi8(__m64 m1, __m64 m2) \\
PSUBW: & _-m64_mm_sub_pi16(__m64 m1, __m64 m2) \\
PSUBD: & _-m64_mm_sub_pi32(__m64 m1, _m 64 m 2\()\) \\
PSUBB: & _-m128i_mm_sub_epi8 ( __m128i a, __m128i b) \\
PSUBW: & _-m128i_mm_sub_epi16 ( __m128i a, _mm128i b) \\
PSUBD: & __m128i_mm_sub_epi32 ( __m128i a, __m128i b)
\end{tabular}

Flags Affected
None.
Numeric Exceptions
None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PSUBQ-Subtract Packed Quadword Integers
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \[
\begin{aligned}
& \text { OF FB } / r^{1} \\
& \text { PSUBQ } m m 1, ~ m m 2 / m 64
\end{aligned}
\] & RM & V/V & SSE2 & Subtract quadword integer in mm1 from mm2 /m64. \\
\hline 66 OF fB /r PSUBQ xmm1, xmm2/m128 & RM & V/V & SSE2 & Subtract packed quadword integers in xmm1 from xmm2 /m128. \\
\hline VEX.NDS.128.66.0F.WIG FB/r VPSUBQ xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed quadword integers in xmm3/m128 from \(x m m 2\). \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel \({ }^{\circ} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64-bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD subtract is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the PSUBQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise instructions will \#UD.

\section*{Operation}

\section*{PSUBQ (with 64-Bit operands)}

DEST[63:0] \(\leftarrow\) DEST[63:0] - SRC[63:0];

\section*{PSUBQ (with 128-Bit operands)}

DEST[63:0] \(\leftarrow\) DEST[63:0] - SRC[63:0];
DEST[127:64] \(\leftarrow\) DEST[127:64] - SRC[127:64];

\section*{VPSUBQ (VEX. 128 encoded version)}

DEST[63:0] < SRC1[63:0]-SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64]-SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalents}

PSUBQ: __m64 _mm_sub_si64(__m64 m1, __m64 m2)
PSUBQ: __m128i_mm_sub_epi64(__m128im1, _m128im2)

\section*{Flags Affected}

None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PSUBSB/PSUBSW-Subtract Packed Signed Integers with Signed
Saturation
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline OF E8 \(/ \Gamma^{1}\) PSUBSB mm, mm/m64 & RM & V/V & MMX & Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results. \\
\hline \begin{tabular}{l}
66 OF E8 /r \\
PSUBSB xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results. \\
\hline \begin{tabular}{l}
OF E9 \(/ \Gamma^{1}\) \\
PSUBSW mm, mm/m64
\end{tabular} & RM & V/V & MMX & Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results. \\
\hline \begin{tabular}{l}
66 OF E9 /r \\
PSUBSW xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Subtract packed signed word integers in xmm2/m128 from packed signed word integers in xmm1 and saturate results. \\
\hline VEX.NDS.128.66.0F.WIG E8 /г VPSUBSB xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in xmm2 and saturate results. \\
\hline VEX.NDS.128.66.0F.WIG E9 / / VPSUBSW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed signed word integers in xmm3/m128 from packed signed word integers in xmm2 and saturate results. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg ( \(\ulcorner, w)\) & ModRM:г/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed signed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel ® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.
These instructions can operate on either 64 -bit or 128 -bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64 -bit memory location. When operating on 128 -bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80 H ), the saturated value of 7 FH or 80 H , respectively, is written to the destination operand.
The PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000 H ), the saturated value of 7FFFH or 8000 H , respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PSUBSB (with 64-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToSignedByte (DEST[7:0] - SRC (7:0]);
(* Repeat subtract operation for 2nd through 7th bytes *)
DEST[63:56] \(\leftarrow\) SaturateToSignedByte (DEST[63:56] - SRC[63:56] );

\section*{PSUBSB (with 128-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToSignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \(\leftarrow\) SaturateToSignedByte (DEST[127:120] - SRC[127:120]);

\section*{PSUBSW (with 64-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToSignedWord (DEST[15:0] - SRC[15:0] );
(* Repeat subtract operation for 2nd and 7th words *)
DEST[63:48] ↔ SaturateToSignedWord (DEST[63:48] - SRC[63:48] );

\section*{PSUBSW (with 128-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToSignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \(\leftarrow\) SaturateToSignedWord (DEST[127:112] - SRC[127:112]);

\section*{VPSUBSB}

DEST[7:0] \& SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToSignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSUBSW}

DEST[15:0] \(\leftarrow\) SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] < SaturateToSignedWord (SRC1[127:112] - SRC2[127:112]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PSUBSB: __m64 _mm_subs_pi8(__m64 m1, __m64 m2)
PSUBSB: __m128i _mm_subs_epi8(__m128i m1,__m128i m2)
PSUBSW: __m64 _mm_subs_pi16(__m64 m1, __m64 m2)
PSUBSW: __m128i_mm_subs_epi16(__m128i m1,__m128i m2)
Flags Affected
None.

\section*{Numeric Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers with Unsigned Saturation
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF D8 \(/ r^{1}\) \\
PSUBUSB mm, mm/m64
\end{tabular} & RM & V/V & MMX & Subtract unsigned packed bytes in \(\mathrm{mm} / \mathrm{m} 64\) from unsigned packed bytes in mm and saturate result. \\
\hline 66 OF D8 /r PSUBUSB xmm1, xmm2/m128 & RM & V/V & SSE2 & Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result. \\
\hline \begin{tabular}{l}
OF D9 \(/ r^{1}\) \\
PSUBUSW mm, mm/m64
\end{tabular} & RM & V/V & MMX & Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result. \\
\hline 66 0F D9 /r PSUBUSW xmm1, xmm2/m128 & RM & V/V & SSE2 & Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in xmm1 and saturate result. \\
\hline VEX.NDS.128.66.0F.WIG D8 /г VPSUBUSB xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in xmm2 and saturate result. \\
\hline VEX.NDS.128.66.0F.WIG D9 /r VPSUBUSW xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result. \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32
Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.
These instructions can operate on either 64-bit or 128-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. When operating on 128-bit operands, the destination operand must be an XMM register and the source operand can be either an XMM register or a 128-bit memory location.
The PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00 H is written to the destination operand.

The PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000 H is written to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PSUBUSB (with 64-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToUnsignedByte (DEST[7:0] - SRC (7:0] );
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] \(\leftarrow\) SaturateToUnsignedByte (DEST[63:56] - SRC[63:56];

\section*{PSUBUSB (with 128-bit operands)}

DEST[7:0] \(\leftarrow\) SaturateToUnsignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] \(\leftarrow\) SaturateToUnSignedByte (DEST[127:120] - SRC[127:120]);

\section*{PSUBUSW (with 64-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToUnsignedWord (DEST[15:0] - SRC[15:0] );
(* Repeat add operation for 2nd and 3rd words *)
DEST[63:48] \(\leftarrow\) SaturateToUnsignedWord (DEST[63:48] - SRC[63:48] );

\section*{PSUBUSW (with 128-bit operands)}

DEST[15:0] \(\leftarrow\) SaturateToUnsignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] \(\leftarrow\) SaturateToUnSignedWord (DEST[127:112] - SRC[127:112]);

\section*{VPSUBUSB}

DEST[7:0] \& SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToUnsignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPSUBUSW}

DEST[15:0] \(\leftarrow\) SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToUnsignedWord (SRC1[127:112] - SRC2[127:112]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PSUBUSB: __m64 _mm_subs_pu8(__m64 m1, _m64 m2)
PSUBUSB: __m128i_mm_subs_epu8(__m128im1, _m128im2)
PSUBUSW: __m64 _mm_subs_pu16(__m64 m1, __m64 m2)
PSUBUSW: __m128i_mm_subs_epu16(__m128im1,__m128im2)

\section*{Flags Affected}

None.

\section*{Numeric Exceptions}

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

\section*{PTEST- Logical Compare}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 3817 / \\
PTEST xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE4_1 & Set ZF if \(x m m 2 / m 128\) AND xmm1 result is all 0 s. Set CF if \(x m m 2 / m 128\) AND NOT xmm1 result is all 0s. \\
\hline VEX.128.66.0F38.WIG 17 /г VPTEST xmm1, xmm2/m128 & RM & V/V & AVX & Set ZF and CF depending on bitwise AND and ANDN of sources. \\
\hline VEX.256.66.0F38.WIG 17 /r VPTEST ymm1, ymm2/m256 & RM & V/V & AVX & Set ZF and CF depending on bitwise AND and ANDN of sources. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

PTEST and VPTEST set the ZF flag if all bits in the result are 0 of the bitwise AND of the first source operand (first operand) and the second source operand (second operand). VPTEST sets the CF flag if all bits in the result are 0 of the bitwise AND of the second source operand (second operand) and the logical NOT of the destination operand.
The first source register is specified by the ModR/M reg field.
128-bit versions: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.
VEX. 256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}

\section*{(V)PTEST (128-bit version)}

IF (SRC[127:0] BITWISE AND DEST[127:0] = 0)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
```

IF (SRC[127:0] BITWISE AND NOT DEST[127:0] = 0)
THEN CF < 1;
ELSE CF < 0;
DEST (unmodified)
AF}\leftarrowOF\leftarrowPF\leftarrowSF\leftarrow0
VPTEST (VEX. }256\mathrm{ encoded version)
IF (SRC[255:0] BITWISE AND DEST[255:0] = 0) THEN ZF < 1;
ELSE ZF < 0;
IF (SRC[255:0] BITWISE AND NOT DEST[255:0] = 0) THEN CF < 1;
ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0

```
Intel C/C++ Compiler Intrinsic Equivalent
PTEST int _mm_testz_si128 (__m128i s1, __m128i s2);
    int _mm_testc_si128 (__m128i s1, __m128i s2);
    int _mm_testnzc_si128 (__m128i s1, __m128i s2);

VPTEST
int _mm256_testz_si256 (__m256i s1,__m256i s2);
int _mm256_testc_si256 (_m256i s1, __m256i s2);
int _mm256_testnzc_si256 (_m256i s1, __m256i s2);
int _mm_testz_si128 (__m128i s1,__m128i s2);
int _mm_testc_si128 (_m128i s1,__m128i s2);
int _mm_testnzc_si128 (__m128i s1,_m128i s2);

\section*{Flags Affected}

The \(0 \mathrm{~F}, \mathrm{AF}, \mathrm{PF}\), SF flags are cleared and the ZF , CF flags are set according to the operation.

\section*{SIMD Floating-Point Exceptions}

None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.vvvv != 1111B.

PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & \begin{tabular}{l}
CPUID \\
Feature Flag
\end{tabular} & Description \\
\hline \begin{tabular}{l}
OF \(68 / \Gamma^{1}\) \\
PUNPCKHBW mm, mm/m64
\end{tabular} & RM & V/V & MMX & Unpack and interleave highorder bytes from mm and \(\mathrm{mm} / \mathrm{m} 64\) into mm . \\
\hline \begin{tabular}{l}
66 0F 68 /г \\
PUNPCKHBW xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Unpack and interleave highorder bytes from \(x m m 1\) and xmm2/m128 into xmm1. \\
\hline \begin{tabular}{l}
OF \(69 / \Gamma^{1}\) \\
PUNPCKHWD mm, mm/m64
\end{tabular} & RM & V/V & MMX & Unpack and interleave highorder words from mm and \(\mathrm{mm} / \mathrm{m} 64\) into mm . \\
\hline \begin{tabular}{l}
66 0F 69 /г \\
PUNPCKHWD xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Unpack and interleave highorder words from xmm1 and xmm2/m128 into xmm1. \\
\hline \begin{tabular}{l}
OF 6A \(/ \Gamma^{1}\) \\
PUNPCKHDQ mm, mm/m64
\end{tabular} & RM & V/V & MMX & Unpack and interleave highorder doublewords from mm and \(\mathrm{mm} / \mathrm{m} 64\) into mm . \\
\hline \begin{tabular}{l}
66 0F 6A /r \\
PUNPCKHDQ xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Unpack and interleave highorder doublewords from \(x m m 1\) and \(x m m 2 / m 128\) into \(x m m 1\). \\
\hline 66 0F 6D /r PUNPCKHQDQ xmm1, xmm2/m128 & RM & V/V & SSE2 & Unpack and interleave highorder quadwords from \(x m m 1\) and \(x m m 2 / m 128\) into \(x \mathrm{~mm} 1\). \\
\hline VEX.NDS.128.66.0F.WIG 68/r VPUNPCKHBW xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Interleave high-order bytes from \(x m m 2\) and xmm3/m128 into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 69/г VPUNPCKHWD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Interleave high-order words from \(x m m 2\) and xmm3/m128 into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 6A/r VPUNPCKHDQ xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Interleave high-order doublewords from xmm2 and \(x \mathrm{~mm} 3 / \mathrm{m} 128\) into xmm1. \\
\hline
\end{tabular}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
Instruction & & RVM & V/V & AVX
\end{tabular} \begin{tabular}{l} 
Interleave high-order \\
VEX.NDS.128.66.0F.WIG 6D/r
\end{tabular}\(\quad\)\begin{tabular}{l} 
quadword from xmm2 and \\
VPUNPCKHQDQ xmm1, xmm2, \\
xmm3/m128
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel' 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, or quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. Figure 4-15 shows the unpack operation for bytes in 64-bit operands. The low-order data elements are ignored.


Figure 4-15. PUNPCKHBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 64-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 64-bit memory operand, the full 64-bit operand is accessed from memory, but the instruction uses only the high-order 32 bits. When the source data comes from a

128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the PUNPCKHDQ instruction interleaves the high-order doubleword (or doublewords) of the source and destination operands, and the PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all \(0 s\) in the source operand. Here, if the source operand contains all 0 s , the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKHBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKHWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE versions: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded versions: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

PUNPCKHBW instruction with 64-bit operands:
DEST[7:0] \(\leftarrow\) DEST[39:32];
DEST[15:8] \(\leftarrow\) SRC[39:32];
DEST[23:16] \(\leftarrow\) DEST[47:40];
DEST[31:24] \(\leftarrow\) SRC[47:40];
DEST[39:32] \(\leftarrow\) DEST[55:48];
DEST[47:40] \(\leftarrow\) SRC[55:48];
DEST[55:48] \(\leftarrow\) DEST[63:56];
DEST[63:56] \(\leftarrow\) SRC[63:56];
PUNPCKHW instruction with 64-bit operands:
DEST[15:0] \(\leftarrow\) DEST[47:32];
DEST[31:16] \(\leftarrow\) SRC[47:32];
DEST[47:32] \(\leftarrow\) DEST[63:48];
DEST[63:48] \(\leftarrow\) SRC[63:48];
PUNPCKHDQ instruction with 64-bit operands:
DEST[31:0] \(\leftarrow\) DEST[63:32];
```

    DEST[63:32] \leftarrow SRC[63:32];
    PUNPCKHBW instruction with 128-bit operands:
DEST[7:0]\leftarrow DEST[71:64];
DEST[15:8] \leftarrow SRC[71:64];
DEST[23:16] \leftarrow DEST[79:72];
DEST[31:24] \leftarrow SRC[79:72];
DEST[39:32] \leftarrow DEST[87:80];
DEST[47:40] \leftarrow SRC[87:80];
DEST[55:48] \leftarrow DEST[95:88];
DEST[63:56] \leftarrow SRC[95:88];
DEST[71:64] \leftarrow DEST[103:96];
DEST[79:72] \leftarrow SRC[103:96];
DEST[87:80] \leftarrow DEST[111:104];
DEST[95:88] \leftarrow SRC[111:104];
DEST[103:96] \leftarrow DEST[119:112];
DEST[111:104] \leftarrow SRC[119:112];
DEST[119:112] \leftarrow DEST[127:120];
DEST[127:120] \leftarrow SRC[127:120];
PUNPCKHWD instruction with 128-bit operands:
DEST[15:0] \leftarrow DEST[79:64];
DEST[31:16] \leftarrow SRC[79:64];
DEST[47:32] \leftarrow DEST[95:80];
DEST[63:48] \leftarrow SRC[95:80];
DEST[79:64] \leftarrow DEST[111:96];
DEST[95:80] \leftarrow SRC[111:96];
DEST[111:96] \leftarrow DEST[127:112];
DEST[127:112] \leftarrow SRC[127:112];
PUNPCKHDQ instruction with 128-bit operands:
DEST[31:0] \leftarrow DEST[95:64];
DEST[63:32] \leftarrow SRC[95:64];
DEST[95:64] \leftarrow DEST[127:96];
DEST[127:96] \leftarrow SRC[127:96];
PUNPCKHQDQ instruction:
DEST[63:0] \leftarrow DEST[127:64];
DEST[127:64] \leftarrow SRC[127:64];
PUNPCKHBW
DEST[127:0] < INTERLEAVE_HIGH_BYTES(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
VPUNPCKHBW

```

\section*{DEST[127:0] < INTERLEAVE_HIGH_BYTES(SRC1, SRC2) DEST[VLMAX-1:128] \(\leftarrow 0\)}

\section*{PUNPCKHWD}

DEST[127:0] < INTERLEAVE_HIGH_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHWD}

DEST[127:0] \& INTERLEAVE_HIGH_WORDS(SRC1, SRC2) DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{PUNPCKHDQ}

DEST[127:0] \& INTERLEAVE_HIGH_DWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHDQ}

DEST[127:0] < INTERLEAVE_HIGH_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{PUNPCKHQDQ}

DEST[127:0] \& INTERLEAVE_HIGH_QWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

\section*{VPUNPCKHQDQ}

DEST[127:0] \& INTERLEAVE_HIGH_QWORDS(SRC1, SRC2)

DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PUNPCKHBW: __m64 _mm_unpackhi_pi8(__m64 m1,__m64 m2)
PUNPCKHBW: __m128i _mm_unpackhi_epi8(__m128i m1,__m128i m2)
PUNPCKHWD: __m64_mm_unpackhi_pi16(__m64 m1,__m64 m2)
PUNPCKHWD: __m128i _mm_unpackhi_epi16(__m128i m1,__m128i m2)
PUNPCKHDQ: __m64_mm_unpackhi_pi32(__m64 m1, _m64 m2)
PUNPCKHDQ: __m128i _mm_unpackhi_epi32(__m128i m1,__m128i m2)
PUNPCKHQDQ: __m128i _mm_unpackhi_epi64 ( __m128i a, __m128i b)

Flags Affected
None.

\section*{Numeric Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

\section*{PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—} Unpack Low Data
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline OF \(60 / r^{1}\) PUNPCKLBW mm, mm/m32 & RM & V/V & MMX & Interleave low-order bytes from mm and \(\mathrm{mm} / \mathrm{m} 32\) into mm. \\
\hline 66 OF 60 /r PUNPCKLBW xmm1, xmm2/m128 & RM & V/V & SSE2 & Interleave low-order bytes from xmm1 and xmm2/m128 into xmm1. \\
\hline OF \(61 / r^{1}\) PUNPCKLWD mm, mm/m32 & RM & V/V & MMX & Interleave low-order words from mm and mm/m32 into mm. \\
\hline 660 F 61 /r PUNPCKLWD xmm1, xmm2/m128 & RM & V/V & SSE2 & Interleave low-order words from xmm1 and \(x m m 2 / m 128\) into \(x m m 1\). \\
\hline OF \(62 / r^{1}\) PUNPCKLDQ mm, mm/m32 & RM & V/V & MMX & Interleave low-order doublewords from mm and \(\mathrm{mm} / \mathrm{m} 32\) into mm . \\
\hline \begin{tabular}{l}
66 0F 62 /r \\
PUNPCKLDQ xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Interleave low-order doublewords from xmm1 and \(x m m 2 / m 128\) into xmm1. \\
\hline \begin{tabular}{l}
66 OF 6C /r \\
PUNPCKLQDQ xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Interleave low-order quadword from \(x m m 1\) and xmm2/m128 into xmm1 register. \\
\hline VEX.NDS.128.66.0F.WIG 60/г VPUNPCKLBW xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Interleave low-order bytes from xmm2 and xmm3/m128 into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 61/r VPUNPCKLWD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Interleave low-order words from \(x m m 2\) and xmm3/m128 into \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG 62/г VPUNPCKLDQ xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Interleave low-order doublewords from xmm2 and \(x m m 3 / m 128\) into xmm1. \\
\hline
\end{tabular}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.128.66.0F.WIG 6C/r & RVM & V/V & AVX & \begin{tabular}{l} 
Interleave low-order \\
quadword from xmm2 and \\
xmm3/m128 into xmm1 \\
VPUNPCKLQDQ xmm1, xmm2,
\end{tabular} \\
xmm3/m128 & & & & \begin{tabular}{l} 
register.
\end{tabular} \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\circ} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. (Figure 4-16 shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.


Figure 4-16. PUNPCKLBW Instruction Operation Using 64-bit Operands

The source operand can be an MMX technology register or a 32-bit memory location, or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the PUNPCKLDQ instruction interleaves the loworder doubleword (or doublewords) of the source and destination operands, and the PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0 s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the PUNPCKLBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the PUNPCKLWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE versions: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded versions: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

PUNPCKLBW instruction with 64-bit operands:
DEST[63:56] \(\leftarrow\) SRC[31:24];
DEST[55:48] \(\leftarrow\) DEST[31:24];
DEST[47:40] \(\leftarrow\) SRC[23:16];
DEST[39:32] \(\leftarrow\) DEST[23:16];
DEST[31:24] \(\leftarrow\) SRC[15:8];
DEST[23:16] \(\leftarrow \operatorname{DEST}[15: 8] ;\)
DEST[15:8] \(\leftarrow\) SRC[7:0];
DEST[7:0] \(\leftarrow\) DEST[7:0];
PUNPCKLWD instruction with 64-bit operands:
DEST[63:48] \(\leftarrow\) SRC[31:16];
DEST[47:32] \(\leftarrow\) DEST[31:16];
DEST[31:16] \(\leftarrow\) SRC[15:0];
DEST[15:0] \(\leftarrow\) DEST[15:0];
PUNPCKLDQ instruction with 64-bit operands:
DEST[63:32] \(\leftarrow\) SRC[31:0];
DEST[31:0] \(\leftarrow \operatorname{DEST[31:0];~}\)
PUNPCKLBW instruction with 128-bit operands:
DEST[7:0] \(\leftarrow\) DEST[7:0];
```

    DEST[15:8] \leftarrow SRC[7:0];
    DEST[23:16] \leftarrow DEST[15:8];
    DEST[31:24] \leftarrow SRC[15:8];
    DEST[39:32] \leftarrowDEST[23:16];
    DEST[47:40] \leftarrow SRC[23:16];
    DEST[55:48] \leftarrow DEST[31:24];
    DEST[63:56] \leftarrow SRC[31:24];
    DEST[71:64] \leftarrow DEST[39:32];
    DEST[79:72] \leftarrow SRC[39:32];
    DEST[87:80] \leftarrow DEST[47:40];
    DEST[95:88] \leftarrow SRC[47:40];
DEST[103:96] \leftarrow DEST[55:48];
DEST[111:104] \leftarrow SRC[55:48];
DEST[119:112] \leftarrow DEST[63:56];
DEST[127:120] \leftarrow SRC[63:56];

```

PUNPCKLWD instruction with 128-bit operands:
DEST[15:0] \(\leftarrow\) DEST[15:0];
DEST[31:16] \(\leftarrow\) SRC[15:0];
DEST[47:32] \(\leftarrow\) DEST[31:16];
DEST[63:48] \(\leftarrow\) SRC[31:16];
DEST[79:64] \(\leftarrow\) DEST[47:32];
DEST[95:80] \(\leftarrow\) SRC[47:32];
DEST[111:96] \(\leftarrow\) DEST[63:48];
DEST[127:112] \(\leftarrow\) SRC[63:48];
PUNPCKLDQ instruction with 128-bit operands:
DEST[31:0] \(\leftarrow\) DEST[31:0];
DEST[63:32] \(\leftarrow\) SRC[31:0];
DEST[95:64] \(\leftarrow\) DEST[63:32];
DEST[127:96] \(\leftarrow\) SRC[63:32];
PUNPCKLQDQ
DEST[63:0] \(\leftarrow\) DEST[63:0];
DEST[127:64] \(\leftarrow\) SRC[63:0];

\section*{VPUNPCKLBW}

DEST[127:0] \& INTERLEAVE_BYTES(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPUNPCKLWD}

DEST[127:0] < INTERLEAVE_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPUNPCKLDQ}

DEST[127:0] \& INTERLEAVE_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPUNPCKLQDQ}

DEST[127:0] < INTERLEAVE_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalents
PUNPCKLBW: __m64 _mm_unpacklo_pi8 (__m64 m1, __m64 m2)
PUNPCKLBW: __m128i _mm_unpacklo_epi8 (__m128i m1, __m128i m2)
PUNPCKLWD: __m64 _mm_unpacklo_pi16 (__m64 m1, __m64 m2)
PUNPCKLWD: __m128i _mm_unpacklo_epi16 (__m128i m1, __m128i m2)
PUNPCKLDQ: __m64 _mm_unpacklo_pi32 (__m64 m1, _m64 m2)
PUNPCKLDQ: __m128i _mm_unpacklo_epi32 (__m128i m1, __m128i m2)
PUNPCKLQDQ: __m128i _mm_unpacklo_epi64 (__m128i m1, __m128i m2)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

\section*{PUSH—Push Word, Doubleword or Quadword Onto the Stack}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline FF/6 & PUSH r/m16 & M & Valid & Valid & Push r/m16. \\
\hline FF/6 & PUSH r/m32 & M & N.E. & Valid & Push r/m32. \\
\hline FF/6 & PUSH r/m64 & M & Valid & N.E. & Push r/m64. \\
\hline 50+rw & PUSH 16 & 0 & Valid & Valid & Push r16. \\
\hline 50+rd & PUSH r32 & 0 & N.E. & Valid & Push r32. \\
\hline 50+rd & PUSH r64 & 0 & Valid & N.E. & Push r64. \\
\hline 6A & PUSH imm8 & 1 & Valid & Valid & Push imm8. \\
\hline 68 & PUSH imm16 & 1 & Valid & Valid & Push imm16. \\
\hline 68 & PUSH imm32 & 1 & Valid & Valid & Push imm32. \\
\hline OE & PUSH CS & NP & Invalid & Valid & Push CS. \\
\hline 16 & PUSH SS & NP & Invalid & Valid & Push SS. \\
\hline 1E & PUSH DS & NP & Invalid & Valid & Push DS. \\
\hline 06 & PUSHES & NP & Invalid & Valid & Push ES. \\
\hline OF AO & PUSH FS & NP & Valid & Valid & Push FS. \\
\hline OF A8 & PUSH GS & NP & Valid & Valid & Push GS. \\
\hline
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
\(M\) & ModRM:r/m (r) & NA & NA & NA \\
0 & opcode + rd \((w)\) & \(N A\) & \(N A\) & NA \\
I & imm8/16/32 & \(N A\) & \(N A\) & NA \\
NP & NA & \(N A\) & \(N A\) & NA \\
\hline
\end{tabular}

\section*{Description}

Decrements the stack pointer and then stores the source operand on the top of the stack. Address and operand sizes are determined and used as follows:
- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).

The address size is used only when referencing a source operand in memory.
- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes ( 66 H or REX.W).

The operand size (16, 32, or 64 bits) determines the amount by which the stack pointer is decremented ( 2,4 or 8 ).

If the source operand is an immediate and its size is less than the operand size, a sign-extended value is pushed on the stack. If the source operand is a segment register ( 16 bits) and the operand size is greater than 16 bits, a zeroextended value is pushed on the stack.
- Stack-address size. Outside of 64-bit mode, the B flag in the current stacksegment descriptor determines the size of the stack pointer (16 or 32 bits); in 64 -bit mode, the size of the stack pointer is always 64 bits.
The stack-address size determines the width of the stack pointer when writing to the stack in memory and when decrementing the stack pointer. (As stated above, the amount by which the stack pointer is decremented is determined by the operand size.)
If the operand size is less than the stack-address size, the PUSH instruction may result in a misaligned stack pointer (a stack pointer that is not aligned on a doubleword or quadword boundary).
The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. If a PUSH instruction uses a memory operand in which the ESP register is used for computing the operand address, the address of the operand is computed before the ESP register is decremented.
If the ESP or SP register is 1 when the PUSH instruction is executed in real-address mode, a stack-fault exception (\#SS) is generated (because the limit of the stack segment is violated). Its delivery encounters a second stack-fault exception (for the same reason), causing generation of a double-fault exception (\#DF). Delivery of the double-fault exception encounters a third stack-fault exception, and the logical processor enters shutdown mode. See the discussion of the double-fault exception in Chapter 6 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{IA-32 Architecture Compatibility}

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true for Intel 64 architecture, real-address and virtual-8086 modes of IA-32 architecture.) For the Intel \({ }^{\circledR} 8086\) processor, the PUSH SP instruction pushes the new value of the \(S P\) register (that is the value after it has been decremented by 2 ).

\section*{Operation}

\section*{IF SRC is a segment register \\ THEN}

IF operand size \(=16\)
THEN TEMP \(\leftarrow\) SRC;
ELSE TEMP \(\leftarrow\) ZeroExtend(SRC); (* extend to operand size *)
Fl ;
ELSE IF SRC is immediate byte
THEN TEMP \(\leftarrow\) SignExtend(SRC);
ELSE IF SRC is immediate word
THEN TEMP \(\leftarrow\) SRC;
ELSE IF SRC is immediate doubleword
THEN
IF operand size \(=32\)
THEN TEMP \(\leftarrow\) SRC;
ELSE TEMP \(\leftarrow\) SignExtend(SRC); (* extend to operand size of 64 *)
Fl ;
ELSE IF SRC is in memory
THEN TEMP \(\leftarrow S R C ;\)
(* use address and operand sizes *)
ELSE TEMP \(\leftarrow\) SRC;
(* SRC is register; use operand size *)
FI;
IF in 64-bit mode
(* stack-address size = 64 *)
THEN
IF operand size \(=64\)
THEN
RSP \(\leftarrow\) RSP - 8;
Memory \([\) RSP] \(\leftarrow\) TEMP; (* Push quadword *)
ELSE
(* operand size \(=16\) *)
RSP \(\leftarrow\) RSP - 2;
Memory \([\) RSP \(] \leftarrow\) TEMP; (* Push word *)
Fl ;
ELSE IF stack-address size \(=32\)
THEN
IF operand size \(=32\)
THEN
\(\mathrm{ESP} \leftarrow \mathrm{ESP}-4 ;\)
Memory[SS:ESP] \(\leftarrow\) TEMP; (* Push doubleword *)
ELSE
(* operand size = 16 *)
ESP \(\leftarrow\) ESP - 2;
Memory[SS:ESP] \(\leftarrow\) TEMP; (* Push word *)
FI;
ELSE
(* stack-address size = 16 *)
IF operand size \(=32\)
THEN
\(S P \leftarrow S P-4 ;\)
Memory \([\mathrm{SS}: \mathrm{SP}] \leftarrow \mathrm{TEMP} ; \quad\) ( \({ }^{\text {P Push doubleword *) }}\)
```

        ELSE
    (* operand size = 16 *)
    SP}\leftarrowSP-2
    Memory[SS:SP] \leftarrowTEMP; (* Push word *)
    FI;

```

FI;

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \multirow[t]{2}{*}{\#SS} & If a memory operand effective address is outside the SS segment limit. \\
\hline & If the new value of the SP or ESP register is outside the stack segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.
\#SS(0) If the stack address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

\section*{PUSHA/PUSHAD-Push All General-Purpose Registers}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
60 & PUSHA & NP & Invalid & Valid & \begin{tabular}{l} 
Push AX, CX, DX, BX, original \\
60
\end{tabular} \\
& PUSHAD & NP & Invalid & Valid & \begin{tabular}{l} 
SP, BP, SI, and DI.
\end{tabular} \\
& & & & & \begin{tabular}{l} 
Push EAX, ECX, EDX, EBX, \\
original ESP, EBP, ESI, and \\
EDI.
\end{tabular}
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Pushes the contents of the general-purpose registers onto the stack. The registers are stored on the stack in the following order: EAX, ECX, EDX, EBX, ESP (original value), EBP, ESI, and EDI (if the current operand-size attribute is 32) and AX, CX, DX, BX, SP (original value), BP, SI, and DI (if the operand-size attribute is 16). These instructions perform the reverse operation of the POPA/POPAD instructions. The value pushed for the ESP or SP register is its value before prior to pushing the first register (see the "Operation" section below).
The PUSHA (push all) and PUSHAD (push all double) mnemonics reference the same opcode. The PUSHA instruction is intended for use when the operand-size attribute is 16 and the PUSHAD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when PUSHA is used and to 32 when PUSHAD is used. Others may treat these mnemonics as synonyms (PUSHA/PUSHAD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.
In the real-address mode, if the ESP or SP register is 1,3 , or 5 when PUSHA/PUSHAD executes: an \#SS exception is generated but not delivered (the stack error reported prevents \#SS delivery). Next, the processor generates a \#DF exception and enters a shutdown state as described in the \#DF discussion in Chapter 6 of the Intel \(®^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A.
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

\section*{Operation}

IF 64-bit Mode
THEN \#UD
```

FI;
IF OperandSize = 32 (* PUSHAD instruction *)
THEN
Temp \leftarrow (ESP);
Push(EAX);
Push(ECX);
Push(EDX);
Push(EBX);
Push(Temp);
Push(EBP);
Push(ESI);
Push(EDI);
ELSE (* OperandSize = 16, PUSHA instruction *)
Temp }\leftarrow(\textrm{SP})
Push(AX);
Push(CX);
Push(DX);
Push(BX);
Push(Temp);
Push(BP);
Push(SI);
Push(DI);
Fl;
Flags Affected
None.
Protected Mode Exceptions
\#SS(0) If the starting or ending stack address is outside the stack
segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while the current
privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If the ESP or SP register contains 7, 9, 11, 13, or 15.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0)
If the ESP or SP register contains $7,9,11,13$, or 15.

```
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#UD If in 64-bit mode.

\section*{PUSHF/PUSHFD—Push EFLAGS Register onto the Stack}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En \\
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
9C & PUSHF & NP & Valid & Valid & \begin{tabular}{l} 
Push lower 16 bits of \\
EFLAGS.
\end{tabular} \\
\(9 C\) & PUSHFD & NP & N.E. & Valid & Push EFLAGS. \\
\(9 C\) & PUSHFQ & NP & Valid & N.E. & Push RFLAGS. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Decrements the stack pointer by 4 (if the current operand-size attribute is 32 ) and pushes the entire contents of the EFLAGS register onto the stack, or decrements the stack pointer by 2 (if the operand-size attribute is 16) and pushes the lower 16 bits of the EFLAGS register (that is, the FLAGS register) onto the stack. These instructions reverse the operation of the POPF/POPFD instructions.
When copying the entire EFLAGS register to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, the values for these flags are cleared in the EFLAGS image stored on the stack. See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS register.
The PUSHF (push flags) and PUSHFD (push flags double) mnemonics reference the same opcode. The PUSHF instruction is intended for use when the operand-size attribute is 16 and the PUSHFD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when PUSHF is used and to 32 when PUSHFD is used. Others may treat these mnemonics as synonyms (PUSHF/PUSHFD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In 64-bit mode, the instruction's default operation is to decrement the stack pointer (RSP) by 8 and pushes RFLAGS on the stack. 16-bit operation is supported using the operand size override prefix 66H. 32-bit operand size cannot be encoded in this mode. When copying RFLAGS to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, values for these flags are cleared in the RFLAGS image stored on the stack.

When in virtual-8086 mode and the I/O privilege level (IOPL) is less than 3, the PUSHF/PUSHFD instruction causes a general protection exception (\#GP).

In the real-address mode, if the ESP or SP register is 1 when PUSHF/PUSHFD instruction executes: an \#SS exception is generated but not delivered (the stack error reported prevents \#SS delivery). Next, the processor generates a \#DF exception and enters a shutdown state as described in the \#DF discussion in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

\section*{Operation}

IF \((\mathrm{PE}=0)\) or \((\mathrm{PE}=1\) and \(((\mathrm{VM}=0)\) or \((\mathrm{VM}=1\) and IOPL \(=3)))\)
(* Real-Address Mode, Protected mode, or Virtual-8086 mode with IOPL equal to 3 *)
THEN
IF OperandSize \(=32\)
THEN
push (EFLAGS AND 00FCFFFFH);
(* VM and RF EFLAG bits are cleared in image stored on the stack *)
ELSE
push (EFLAGS); (* Lower 16 bits only *)
Fl ;
ELSE IF 64-bit MODE (* In 64-bit Mode *)
IF OperandSize \(=64\)
THEN
push (RFLAGS AND 00000000_00FCFFFFFH);
(* VM and RF RFLAG bits are cleared in image stored on the stack; *)
ELSE
push (EFLAGS); (* Lower 16 bits only *)
FI ;
ELSE (* In Virtual-8086 Mode with IOPL less than 3 *)
\#GP(0); (* Trap to virtual-8086 monitor *)
FI;
Flags Affected
None.

\section*{Protected Mode Exceptions}
\#SS(0) If the new value of the ESP register is outside the stack segment boundary.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If the I/O privilege level is less than 3.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(0) & If the stack address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If an unaligned memory reference is made while the current \\
privilege level is 3 and alignment checking is enabled.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{PXOR-Logical Exclusive OR}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
OF EF \(/ \Gamma^{1}\) \\
PXOR mm, mm/m64
\end{tabular} & RM & V/V & MMX & Bitwise XOR of \(\mathrm{mm} / \mathrm{m} 64\) and mm. \\
\hline \begin{tabular}{l}
66 OF EF /r \\
PXOR xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Bitwise XOR of xmm2/m128 and xmm1. \\
\hline VEX.NDS.128.66.0F.WIG EF /г VPXOR xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Bitwise XOR of \(\mathrm{xmm} 3 / \mathrm{m} 128\) and \(\mathrm{xmm2}\). \\
\hline
\end{tabular}

NOTES:
1. See note in Section 2.4, "Instruction Exception Specification" in the Intel \({ }^{\oplus} 64\) and \(I A-32\)

Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. The source operand can be an MMX technology register or a 64 -bit memory location or it can be an XMM register or a 128-bit memory location. The destination operand can be an MMX technology register or an XMM register. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.

\section*{Operation}

\section*{PXOR (128-bit Legacy SSE version)}
DEST \(\leftarrow\) DEST XOR SRC
DEST[VLMAX-1:128] (Unmodified)
VPXOR (VEX. 128 encoded version)
DEST \(\leqslant\) SRC1 XOR SRC2
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
PXOR: __m64 _mm_xor_si64 (__m64 m1, __m64 m2)
PXOR: __m128i _mm_xor_si128 ( __m128i a, __m128i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1.

RCL/RCR/ROL/ROR--Rotate
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline D0 /2 & RCL r/m8, 1 & M1 & Valid & Valid & Rotate 9 bits (CF, r/m8) left once. \\
\hline REX + DO /2 & RCL r/m8*, 1 & M1 & Valid & N.E. & Rotate 9 bits (CF, r/m8) left once. \\
\hline D2/2 & RCL r/m8, CL & MC & Valid & Valid & Rotate 9 bits (CF, r/m8) left CL times. \\
\hline REX + D2 /2 & RCL \(/\) /m8* \({ }^{\text {c }}\) CL & MC & Valid & N.E. & Rotate 9 bits (CF, r/m8) left CL times. \\
\hline col2 ib & RCL r/m8, imm8 & MI & Valid & Valid & Rotate 9 bits (CF, r/m8) left imm8 times. \\
\hline REX + CO /2 ib & RCL r/m8*, imm8 & MI & Valid & N.E. & Rotate 9 bits (CF, r/m8) left imm8 times. \\
\hline D1/2 & RCL r/m16, 1 & M1 & Valid & Valid & Rotate 17 bits (CF, r/m16) left once. \\
\hline D3 /2 & RCL r/m16, CL & MC & Valid & Valid & Rotate 17 bits (CF, r/m16) left CL times. \\
\hline C1 /2 ib & RCL r/m16, imm8 & MI & Valid & Valid & Rotate 17 bits (CF, r/m16) left imm8 times. \\
\hline D1/2 & RCL r/m32, 1 & M1 & Valid & Valid & Rotate 33 bits (CF, r/m32) left once. \\
\hline REX.W + D1 /2 & RCL r/m64, 1 & M1 & Valid & N.E. & Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count. \\
\hline D3 /2 & RCL r/m32, CL & MC & Valid & Valid & Rotate 33 bits (CF, r/m32) left CL times. \\
\hline REX.W + D3 /2 & RCL r/m64, CL & MC & Valid & N.E. & Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count. \\
\hline C1 /2 ib & RCL r/m32, imm8 & MI & Valid & Valid & Rotate 33 bits (CF, r/m32) left imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /2 } \\
& \text { ib }
\end{aligned}
\] & RCL r/m64, imm8 & MI & Valid & N.E. & Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count. \\
\hline D0 /3 & RCR r/m8, 1 & M1 & Valid & Valid & Rotate 9 bits (CF, r/m8) right once. \\
\hline REX + DO /3 & RCR r/m8*, 1 & M1 & Valid & N.E. & Rotate 9 bits (CF, r/m8) right once. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline D2 /3 & RCR \(\quad\) //m8, CL & MC & Valid & Valid & Rotate 9 bits (CF, r/m8) right CL times. \\
\hline REX + D2 /3 & RCR \(/\) /m8** CL & MC & Valid & N.E. & Rotate 9 bits (CF, r/m8) right CL times. \\
\hline CO/3 ib & RCR \(\quad\) /m8, imm8 & MI & Valid & Valid & Rotate 9 bits (CF, r/m8) right imm8 times. \\
\hline REX + CO /3 ib & RCR r/m8*, imm8 & MI & Valid & N.E. & Rotate 9 bits (CF, r/m8) right imm8 times. \\
\hline D1/3 & RCR r/m16, 1 & M1 & Valid & Valid & Rotate 17 bits (CF, r/m16) right once. \\
\hline D3 /3 & RCR r/m16, CL & MC & Valid & Valid & Rotate 17 bits (CF, r/m16) right CL times. \\
\hline C1/3 ib & RCR r/m16, imm8 & MI & Valid & Valid & Rotate 17 bits (CF, r/m16) right imm8 times. \\
\hline D1/3 & RCR r/m32, 1 & M1 & Valid & Valid & Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count. \\
\hline REX.W + D1 /3 & RCR r/m64, 1 & M1 & Valid & N.E. & Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count. \\
\hline D3 /3 & RCR r/m32, CL & MC & Valid & Valid & Rotate 33 bits (CF, r/m32) right CL times. \\
\hline REX.W + D3 /3 & RCR r/m64, CL & MC & Valid & N.E. & Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count. \\
\hline C1/3 ib & RCR r/m32, imm8 & MI & Valid & Valid & Rotate 33 bits (CF, r/m32) right imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /3 } \\
& \text { ib }
\end{aligned}
\] & RCR r/m64, imm8 & MI & Valid & N.E. & Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count. \\
\hline D0 /0 & ROL r/m8, 1 & M1 & Valid & Valid & Rotate 8 bits r/m8 left once. \\
\hline REX + DO /0 & ROL r/m8*, 1 & M1 & Valid & N.E. & Rotate 8 bits \(\mathrm{r} / \mathrm{m} 8\) left once \\
\hline D2 10 & ROL \(\mathrm{r} / \mathrm{m8}\), CL & MC & Valid & Valid & Rotate 8 bits \(\mathrm{r} / \mathrm{m} 8\) left CL times. \\
\hline REX + D2 /0 & ROL r/m8*, CL & MC & Valid & N.E. & Rotate 8 bits r/m8 left CL times. \\
\hline CO /O ib & ROL r/m8, imm8 & MI & Valid & Valid & Rotate 8 bits \(\Gamma / m 8\) left imm8 times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline REX + CO /O ib & ROL r/m8*, imm8 & MI & Valid & N.E. & Rotate 8 bits \(\mathrm{r} / \mathrm{m} 8\) left imm8 times. \\
\hline D1 /0 & ROL r/m16, 1 & M1 & Valid & Valid & Rotate 16 bits \(\mathrm{r} / \mathrm{m} 16\) left once. \\
\hline D3 /0 & ROL r/m16, CL & MC & Valid & Valid & Rotate 16 bits r/m16 left CL times. \\
\hline C1 /0 ib & ROL r/m16, imm8 & MI & Valid & Valid & Rotate 16 bits r/m16 left imm8 times. \\
\hline D1 /0 & ROL r/m32, 1 & M1 & Valid & Valid & Rotate 32 bits r/m32 left once. \\
\hline REX.W + D1 /0 & ROL r/m64, 1 & M1 & Valid & N.E. & Rotate 64 bits r/m64 left once. Uses a 6 bit count. \\
\hline D3 10 & ROL r/m32, CL & MC & Valid & Valid & Rotate 32 bits r/m32 left CL times. \\
\hline REX.W + D3 /0 & ROL r/m64, CL & MC & Valid & N.E. & Rotate 64 bits r/m64 left CL times. Uses a 6 bit count. \\
\hline C1 /0 ib & ROL r/m32, imm8 & MI & Valid & Valid & Rotate 32 bits r/m32 left imm8 times. \\
\hline C1 /0 ib & ROL r/m64, imm8 & MI & Valid & N.E. & Rotate 64 bits r/m64 left imm8 times. Uses a 6 bit count. \\
\hline D0 /1 & ROR r/m8, 1 & M1 & Valid & Valid & Rotate 8 bits r/m8 right once. \\
\hline REX + DO /1 & ROR r/m8*, 1 & M1 & Valid & N.E. & Rotate 8 bits r/m8 right once. \\
\hline D2 /1 & ROR r/m8, CL & MC & Valid & Valid & Rotate 8 bits r/m8 right CL times. \\
\hline REX + D2 /1 & ROR r/m8*, CL & MC & Valid & N.E. & Rotate 8 bits r/m8 right CL times. \\
\hline co /1 ib & ROR r/m8, imm8 & MI & Valid & Valid & Rotate 8 bits r/m16 right imm8 times. \\
\hline REX + CO /1 ib & ROR r/m8*, imm8 & MI & Valid & N.E. & Rotate 8 bits r/m16 right imm8 times. \\
\hline D1 /1 & ROR r/m16, 1 & M1 & Valid & Valid & Rotate 16 bits r/m16 right once. \\
\hline D3 /1 & ROR r/m16, CL & MC & Valid & Valid & Rotate 16 bits r/m16 right CL times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline C1 /1 ib & ROR r/m16, imm8 & MI & Valid & Valid & Rotate 16 bits r/m16 right imm8 times. \\
\hline D1 /1 & ROR r/m32, 1 & M1 & Valid & Valid & Rotate 32 bits r/m32 right once. \\
\hline REX.W + D1 /1 & ROR r/m64, 1 & M1 & Valid & N.E. & Rotate 64 bits r/m64 right once. Uses a 6 bit count. \\
\hline D3 /1 & ROR r/m32, CL & MC & Valid & Valid & Rotate 32 bits r/m32 right CL times. \\
\hline REX.W + D3 /1 & ROR r/m64, CL & MC & Valid & N.E. & Rotate 64 bits r/m64 right CL times. Uses a 6 bit count. \\
\hline C1 /1 ib & ROR r/m32, imm8 & MI & Valid & Valid & Rotate 32 bits r/m32 right imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /1 } \\
& \text { ib }
\end{aligned}
\] & ROR r/m64, imm8 & MI & Valid & N.E. & Rotate 64 bits r/m64 right imm8 times. Uses a 6 bit count. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).
** See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M1 & ModRM:r/m (w) & 1 & NA & NA \\
MC & ModRM:r/m (w) & CL & NA & NA \\
MI & ModRM:r/m (w) & imm8 & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. In legacy and compatibility mode, the processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.
The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through
carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.

The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except RCL and RCR instructions only: a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter.

\section*{IA-32 Architecture Compatibility}

The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31 . This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

\section*{Operation}
(* RCL and RCR instructions *)
SIZE \(\leftarrow\) OperandSize;
CASE (determine count) OF
SIZE \(\leftarrow\) 8: \(\quad\) tempCOUNT \(\leftarrow\) (COUNT AND 1FH) MOD 9;
SIZE \(\leftarrow\) 16: tempCOUNT \(\leftarrow(\) COUNT AND 1FH) MOD 17;
SIZE \(\leftarrow 32: \quad\) tempCOUNT \(\leftarrow\) COUNT AND 1FH;
SIZE \(\leftarrow\) 64: \(\quad\) tempCOUNT \(\leftarrow\) COUNT AND 3FH;
ESAC:
```

(* RCL instruction operation *)
WHILE (tempCOUNT $=0$ )
DO
tempCF $\leftarrow M S B(D E S T) ;$
DEST $\leftarrow($ DEST * 2) + CF;
$\mathrm{CF} \leftarrow$ tempCF;
tempCOUNT $\leftarrow$ tempCOUNT - 1;

```
    OD;
```

ELIHW;
IF COUNT = 1
THEN OF \leftarrowMSB(DEST) XOR CF;
ELSE OF is undefined;
FI;
(* RCR instruction operation *)
IF COUNT = 1
THEN OF \leftarrowMSB(DEST) XOR CF;
ELSE OF is undefined;
Fl;
WHILE (tempCOUNT = 0)
DO
tempCF \leftarrow LSB(SRC);
DEST \leftarrow (DEST / 2) + (CF * 2 SIZE);
CF}\leftarrow\mathrm{ tempCF;
tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
OD;
(* ROL and ROR instructions *)
IF OperandSize = 64
THEN COUNTMASK = 3FH;
ELSE COUNTMASK = 1FH;
FI;
(* ROL instruction operation *)
tempCOUNT \leftarrow (COUNT \& COUNTMASK) MOD SIZE
WHILE (tempCOUNT = 0)
DO
tempCF \leftarrow MSB(DEST);
DEST \leftarrow (DEST * 2) + tempCF;
tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
OD;
ELIHW;
CF}\leftarrowLSB(DEST)
IF (COUNT \& COUNTMASK) = 1
THEN OF \leftarrowMSB(DEST) XOR CF;
ELSE OF is undefined;
Fl;
(* ROR instruction operation *)
tempCOUNT \leftarrow (COUNT \& COUNTMASK) MOD SIZE

```
```

WHILE (tempCOUNT = 0)
DO
tempCF \leftarrow LSB(SRC);
DEST }\leftarrow(\mathrm{ DEST / 2) + (tempCF * 2 SIZE);
tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
OD;
ELIHW;
CF \leftarrowMSB(DEST);
IF (COUNT \& COUNTMASK) = 1
THEN OF \leftarrowMSB(DEST) XOR MSB - 1(DEST);
ELSE OF is undefined;
FI;

```

\section*{Flags Affected}

The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see "Description" above); it is undefined for multi-bit rotates. The \(S F, Z F, A F\), and PF flags are not affected.

\section*{Protected Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the source operand is located in a non-writable segment. \\
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
If the DS, ES, FS, or GS register contains a NULL segment \\
selector.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

64-Bit Mode Exceptions
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the source operand is located in a nonwritable segment. If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

\section*{RCPPS-Compute Reciprocals of Packed Single-Precision Floating-} Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF 53 /г RCPPS xmm1, xmm2/m128 & RM & V/V & SSE & Computes the approximate reciprocals of the packed single-precision floatingpoint values in \(x m m 2 / m 128\) and stores the results in xmm1. \\
\hline VEX.128.0F.WIG 53 /г VRCPPS xmm1, xmm2/m128 & RM & V/V & AVX & Computes the approximate reciprocals of packed singleprecision values in xmm2/mem and stores the results in xmm1. \\
\hline VEX.256.0F.WIG 53 /r VRCPPS ymm1, ymm2/m256 & RM & V/V & AVX & Computes the approximate reciprocals of packed singleprecision values in ymm2/mem and stores the results in ymm1. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the approximate reciprocals of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD singleprecision floating-point operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RCPPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0 , with the sign of the operand. (Input values greater than or equal to |1.11111111110100000000000B*2 \({ }^{125}\) | are guaranteed to not produce tiny
results; input values less than or equal to \(\left|1.00000000000110000000001 \mathrm{~B} * 2^{126}\right|\) are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}

\section*{RCPPS (128-bit Legacy SSE version)}

DEST[31:0] < APPROXIMATE(1/SRC[31:0])
DEST[63:32] < APPROXIMATE(1/SRC[63:32])
DEST[95:64] < APPROXIMATE(1/SRC[95:64])
DEST[127:96] < APPROXIMATE(1/SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VRCPPS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC[31:0])
DEST[63:32] < APPROXIMATE(1/SRC[63:32])
DEST[95:64] < APPROXIMATE(1/SRC[95:64])
DEST[127:96] \(\leftarrow\) APPROXIMATE(1/SRC[127:96])
DEST[VLMAX-1:128] \(\leftarrow 0\)

VRCPPS (VEX. 256 encoded version)
DEST[31:0] \& APPROXIMATE(1/SRC[31:0])
DEST[63:32] \& APPROXIMATE(1/SRC[63:32])
DEST[95:64] < APPROXIMATE(1/SRC[95:64])
DEST[127:96] < APPROXIMATE(1/SRC[127:96])
DEST[159:128] ↔APPROXIMATE(1/SRC[159:128])
DEST[191:160] \& APPROXIMATE(1/SRC[191:160])

DEST[223:192] \& APPROXIMATE(1/SRC[223:192])
DEST[255:224] \& APPROXIMATE(1/SRC[255:224])

Intel C/C++ Compiler Intrinsic Equivalent
RCCPS: __m128 _mm_rcp_ps(__m128 a)
RCPPS: __m256 _mm256_rcp_ps (__m256 a);

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.vvvv != 1111B.

\section*{RCPSS-Compute Reciprocal of Scalar Single-Precision Floating-Point} Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline F3 0 F 53 /r RCPSS xmm1, xmm2/m32 & RM & V/V & SSE & Computes the approximate reciprocal of the scalar single-precision floatingpoint value in \(x \mathrm{~mm} 2 / \mathrm{m} 32\) and stores the result in xmm1. \\
\hline VEX.NDS.LIG.F3.OF.WIG \(53 /\) / VRCPSS xmm1, xmm2, xmm3/m32 & RVM & V/V & AVX & Computes the approximate reciprocal of the scalar single-precision floatingpoint value in \(\mathrm{xmm} 3 / \mathrm{m} 32\) and stores the result in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes of an approximate reciprocal of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the InteI \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results
are always flushed to 0.0 , with the sign of the operand. (Input values greater than or equal to |1.11111111110100000000000B*2 \({ }^{125}\) | are guaranteed to not produce tiny results; input values less than or equal to \(\left|1.00000000000110000000001 \mathrm{~B} * 2^{126}\right|\) are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

RCPSS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)
VRCPSS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC2[31:0])
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
RCPSS: __m128 _mm_rcp_ss(__m128 a)

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 5.

\section*{RDFSBASE/RDGSBASE-Read FS/GS Segment Base}
\begin{tabular}{|lllll|}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 \\
-bit \\
Mode \\
F3 OF AE /O
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
RDFSBASE r32 & M & V/I & FSGSBASE & \begin{tabular}{l} 
Load the 32-bit destination reg- \\
ister with the FS base address.
\end{tabular} \\
\begin{tabular}{l} 
REX.W + F3 OF AE /0 \\
RDFSBASE r64
\end{tabular} & M & V/I & FSGSBASE & \begin{tabular}{l} 
Load the 64-bit destination reg- \\
F3 OF AE /1
\end{tabular} \\
\begin{tabular}{l} 
RDGSBASE r32 with the FS base address.
\end{tabular} \\
\begin{tabular}{l} 
REX.W + F3 OF AE /1
\end{tabular} & M & V/I & FSGSBASE & \begin{tabular}{l} 
Load the 32-bit destination reg- \\
ister with the GS base address.
\end{tabular} \\
RDGSBASE r64
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the general-purpose register indicated by the \(\operatorname{modR} / \mathrm{M}: \mathrm{r} / \mathrm{m}\) field with the FS or GS segment base address.
The destination operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source base address (for FS or GS) are ignored and upper 32 bits of the destination register are cleared.
This instruction is supported only in 64-bit mode.

\section*{Operation}

DEST \(\leftarrow\) FS/GS segment base address;

\section*{Flags Affected}

None

C/C++ Compiler Intrinsic Equivalent
RDFSBASE: unsigned int _readfsbase_u32(void );
RDFSBASE: unsigned __int64 _readfsbase_u64(void );
RDGSBASE: unsigned int _readgsbase_u32(void );
RDGSBASE: unsigned __int64 _readgsbase_u64(void );
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#UD & The RDFSBASE and RDGSBASE instructions are not recognized in protected mode. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#UD & The RDFSBASE and RDGSBASE instructions are not recognized in real-address mode. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & The RDFSBASE and RDGSBASE instructions are not recognized in virtual-8086 mode. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \#UD & The RDFSBASE and RDGSBASE instructions are not recognized in compatibility mode. \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#UD & If the LOCK prefix is used. \\
\hline & If CR4.FSGSBASE[bit 16] \(=0\). \\
\hline & If CPUID.07H.0H:EBX.FSGSBASE[bit 0] \(=0\). \\
\hline
\end{tabular}

\section*{RDMSR—Read from Model Specific Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En \\
OF 32
\end{tabular} & RDMSR & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Valid
\end{tabular} \begin{tabular}{l} 
Read MSR specified by ECX \\
into EDX:EAX.
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Reads the contents of a 64-bit model specific register (MSR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \#GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.

The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Chapter 34, "Model-Specific Registers (MSRs)," in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

\section*{IA-32 Architecture Compatibility}

The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception \#UD.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

EDX:EAX \(\leftarrow M S R[E C X] ;\)
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
If the value in ECX specifies a reserved or unimplemented MSR address.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If the value in ECX specifies a reserved or unimplemented MSR address.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) The RDMSR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
If the value in ECX or RCX specifies a reserved or unimplemented MSR address.
\#UD If the LOCK prefix is used.

\section*{RDPMC-Read Performance-Monitoring Counters}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 33
\end{tabular} & RDPMC
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The EAX register is loaded with the low-order 32 bits. The EDX register is loaded with the supported high-order bits of the counter. The number of high-order bits loaded into EDX is implementation specific on processors that do no support architectural performance monitoring. The width of fixed-function and general-purpose performance counters on processors supporting architectural performance monitoring are reported by CPUID OAH leaf. See below for the treatment of the EDX register for "fast" reads.

The ECX register selects one of two type of performance counters, specifies the index relative to the base of each counter type, and selects "fast" read mode if supported.
The two counter types are :
- General-purpose or special-purpose performance counters: The number of general-purpose counters is model specific if the processor does not support architectural performance monitoring, see Chapter 30 of Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B. Special-purpose counters are available only in selected processor members, see Section 30.13, 30.14 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is clear.
- Fixed-function performance counter. The number fixed-function performance counters is enumerated by CPUID 0AH leaf. See Chapter 30 of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is set.
ECX[29:0] specifies the index. The width of general-purpose performance counters are 40-bits for processors that do not support architectural performance monitoring counters. The width of special-purpose performance counters are implementation specific. The width of fixed-function performance counters and general-purpose performance counters on processor supporting architectural performance monitoring are reported by CPUID OAH leaf.

Table 4-15 lists valid indices of the general-purpose and special-purpose performance counters according to the derived DisplayFamily_DisplayModel values of CPUID encoding for each processor family (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-L" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A).

Table 4-15. Valid General and Special Purpose Performance Counter Index Range for RDPMC
\begin{tabular}{|c|c|c|c|}
\hline Processor Family & DisplayFamily_Display Model/ Other Signatures & Valid PMC Index Range & Generalpurpose Counters \\
\hline P6 & \[
\begin{aligned}
& \text { 06H_01H, 06H_03H, } \\
& \text { 06H_05H, 06H_06H, } \\
& \text { 06H_07H, 06H_08H, } \\
& \text { O6H_OAH, 06H_OBH }
\end{aligned}
\] & 0,1 & 0,1 \\
\hline Pentium \({ }^{\circledR}\) 4, Intel \({ }^{\circledR}\) Xeon processors & OFH_OOH, OFH_01H, OFH_O2H & \(\geq 0\) and \(\leq 17\) & \(\geq 0\) and \(\leq 17\) \\
\hline Pentium 4, Intel Xeon processors & ( OFH _03H, OFH_04H, OFH_O6H) and ( L 3 is absent) & \(\geq 0\) and \(\leq 17\) & \(\geq 0\) and \(\leq 17\) \\
\hline Pentium M processors & 06H_09H, 06H_ODH & 0,1 & 0, 1 \\
\hline 64-bit Intel Xeon processors with L3 & OFH_O3H, OFH_04H) and ( L 3 is present) & \(\geq 0\) and \(\leq 25\) & \(\geq 0\) and \(\leq 17\) \\
\hline \begin{tabular}{l}
Intel \({ }^{\circledR}\) Core \({ }^{\text {mu }}\) Solo and Intel \({ }^{\circledR}\) \\
Core \({ }^{\text {Tm }}\) Duo processors, Dual-core \\
Intel \({ }^{\circledR}\) Xeon \({ }^{\circledR}\) processor LV
\end{tabular} & 06H_OEH & 0,1 & 0,1 \\
\hline Intel \({ }^{\circledR}{ }^{\circledR}\) Core \({ }^{\text {m }} 2\) Duo processor, Intel Xeon processor 3000, 5100, 5300, 7300 Series -general-purpose PMC & 06H_OFH & 0, 1 & 0,1 \\
\hline Intel Xeon processors 7100 series with L3 & ( \(\mathrm{OFH} \_06 \mathrm{H}\) ) and ( L 3 is present) & \(\geq 0\) and \(\leq 25\) & \(\geq 0\) and \(\leq 17\) \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{m} 2\) Duo processor family, Intel Xeon processor family - general-purpose PMC & 06H_17H & 0,1 & 0,1 \\
\hline Intel Xeon processors 7400 series & (06H_1DH) & \(\geq 0\) and \(\leq 9\) & 0,1 \\
\hline Intel \({ }^{\circledR}\) Atom \({ }^{\text {Tm }}\) processor family & 06H_1CH & 0,1 & 0,1 \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {Timi }} 7\) processor, Intel Xeon processors 5500 series & \begin{tabular}{l}
06H_1AH, 06H_1EH, \\
06H_1FH, 06H_2EH
\end{tabular} & 0-3 & 0, 1, 2, 3 \\
\hline
\end{tabular}

The Pentium 4 and Intel Xeon processors also support "fast" (32-bit) and "slow" (40-bit) reads on the first 18 performance counters. Selected this option using

ECX[31]. If bit 31 is set, RDPMC reads only the low 32 bits of the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32 -bit result is returned in EAX and EDX is set to 0 . A 32-bit read executes faster on Pentium 4 processors and Intel Xeon processors than a full 40-bit read.

On 64-bit Intel Xeon processors with L3, performance counters with indices 18-25 are 32-bit counters. EDX is cleared after executing RDPMC for these counters. On Intel Xeon processor 7100 series with L3, performance counters with indices 18-25 are also 32-bit counters.

In Intel Core 2 processor family, Intel Xeon processor 3000, 5100, 5300 and 7400 series, the fixed-function performance counters are 40-bits wide; they can be accessed by RDMPC with ECX between from 4000_0000H and 4000_0002H.

On Intel Xeon processor 7400 series, there are eight 32-bit special-purpose counters addressable with indices 2-9, ECX[30]=0.

When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0 . (When in real-address mode, the RDPMC instruction is always enabled.)
The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege level 0 .

The performance-monitoring counters are event counters that can be programmed to count events such as the number of instructions decoded, number of interrupts received, or number of cache loads. Chapter 19, "Performance Monitoring Events," in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, lists the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.

The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the preceding instructions have been completed or that events caused by subsequent instructions have not begun. If an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) before and/or after the RDPMC instruction.

In the Pentium 4 and Intel Xeon processors, performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-back reads, a serializing instruction must be placed between the two RDPMC instructions.

The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium processor with MMX technology. The earlier Pentium processors have performancemonitoring counters, but they must be read with the RDMSR instruction.

\section*{Operation}
(* Intel Core i7 processor family and Intel Xeon processor 3400, 5500 series*)
Most significant counter bit \((M S C B)=47\)
IF \(((C R 4 . P C E=1)\) or \((C P L=0)\) or \((C R 0 . P E=0))\)
THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
EAX \(\leftarrow I A 32 \_F I X E D \_C T R(E C X)[30: 0] ;\)
EDX \(\leftarrow\) IA32_FIXED_CTR(ECX)[MSCB:32];
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid general-purpose counter range)
\(E A X \leftarrow P M C(E C X[30: 0])[31: 0] ;\)
EDX \(\leftarrow\) PMC(ECX[30:0])[MSCB:32];
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *) \#GP(0);
Fl;
(* Intel Core 2 Duo processor family and Intel Xeon processor 3000, 5100, 5300, 7400 series*)
Most significant counter bit (MSCB) \(=39\)
IF ((CR4.PCE \(=1)\) or \((C P L=0)\) or \((C R 0 . P E=0))\)
THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
EAX \(\leftarrow I A 32 \_F I X E D \_C T R(E C X)[30: 0] ;\)
EDX \(\leftarrow\) IA32_FIXED_CTR(ECX)[MSCB:32];
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid general-purpose counter range)
\(E A X \leftarrow P M C(E C X[30: 0])[31: 0] ;\)
EDX \(\leftarrow\) PMC(ECX[30:0])[MSCB:32];
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid special-purpose counter range)
EAX \(\leftarrow\) PMC(ECX[30:0])[31:0]; (* 32-bit read *)
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *) \#GP(0);
FI;
(* P6 family processors and Pentium processor with MMX technology *)
IF ( \(\mathrm{ECX}=0\) or 1\()\) and \(((C R 4 . \mathrm{PCE}=1)\) or \((\mathrm{CPL}=0)\) or \((\mathrm{CRO} . \mathrm{PE}=0))\)
THEN
EAX \(\leftarrow \mathrm{PMC}(E C X)[31: 0] ;\)
EDX \(\leftarrow \mathrm{PMC}(E C X)[39: 32] ;\)
ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *)
\#GP(0);
Fl ;
(* Processors with CPUID family 15 *)
```

IF ((CR4.PCE = 1) or (CPL = 0) or (CRO.PE = 0))
THEN IF (ECX[30:0] = 0:17)
THEN IF ECX[31] = 0
THEN
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 40-bit read *)
EDX \leftarrowPMC(ECX[30:0])[39:32];
ELSE (* ECX[31] = 1*)
THEN
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX \leftarrow0;
Fl;
ELSE IF (*64-bit Intel Xeon processor with L3 *)
THEN IF (ECX[30:0] = 18:25)
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX \leftarrow0;
Fl;
ELSE IF (*Intel Xeon processor 7100 series with L3 *)
THEN IF (ECX[30:0] = 18:25)
EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
EDX \leftarrow0;
Fl;
ELSE (* Invalid PMC index in ECX[30:0], see Table 4-18. *)
GP(0);
Fl;
ELSE (* CR4.PCE = 0 and (CPL = 1,2, or 3) and CRO.PE = 1 *)
\#GP(0);
Fl;
Flags Affected
None.
Protected Mode Exceptions
\#GP(0)
If the current privilege level is not 0 and the PCE flag in the CR4
register is clear.
If an invalid performance counter index is specified (see
Table 4-15).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]
is not within the valid range.
\#UD If the LOCK prefix is used.

```
Real-Address Mode Exceptions
\#GP If an invalid performance counter index is specified (see Table 4-15).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]is not within the valid range.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (seeTable 4-15).(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0]is not within the valid range.
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0)
If the current privilege level is not 0 and the PCE flag in the CR4register is clear.
If an invalid performance counter index is specified in ECX[30:0](see Table 4-15).
\#UD If the LOCK prefix is used.

RDRAND-Read Random Number
\begin{tabular}{|lllll|}
\hline Opcode*/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
OF C7 /6 & M & V/V & RDRAND & \begin{tabular}{l} 
Read a 16-bit random \\
number and store in the \\
destination register.
\end{tabular} \\
RDRAND r16 & M & V/V & RDRAND & \begin{tabular}{l} 
Read a 32-bit random \\
number and store in the \\
destination register.
\end{tabular} \\
OF C7 /6 & & & VDRAND r32 & M \\
REX.W + 0F C7 /6 & & RDRAND & \begin{tabular}{l} 
Read a 64-bit random \\
number and store in the \\
destination register.
\end{tabular} \\
RDRAND r64 & & \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads a hardware generated random value and store it in the destination register.
The size of the random value is determined by the destination register size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction is executed. CF=1 indicates that the data in the destination is valid. Otherwise \(\mathrm{CF}=0\) and the data in the destination operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software must check the state of \(\mathrm{CF}=1\) for determining if a valid random value has been returned, otherwise it is expected to loop and retry execution of RDRAND (see Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, Section 7.3.18, "Random Number Generator Instruction").
This instruction is available at all privilege levels.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.B permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF HW_RND_GEN.ready = 1
THEN
CASE of
osize is 64: DEST[63:0] \leftarrowHW_RND_GEN.data;
osize is 32: DEST[31:0] \leftarrowHW_RND_GEN.data;

```
```

        osize is 16: DEST[15:0] \leftarrowHW_RND_GEN.data;
        ESAC
        CF}\leftarrow1
    ELSE
        CASE of
        osize is 64: DEST[63:0] \leftarrow0;
        osize is 32: DEST[31:0] \leftarrow0;
        osize is 16: DEST[15:0] \leftarrow0;
    ESAC
    CF}\leftarrow0
    FI
OF, SF, ZF, AF, PF \leftarrow 0;
Flags Affected
All flags are affected.
Intel C/C++ Compiler Intrinsic Equivalent
RDRAND: int _rdrand16_step( unsigned short * );
RDRAND: int _rdrand32_step( unsigned int *);
RDRAND: int _rdrand64_step( unsigned __int64 *);
Protected Mode Exceptions
\#UD If the LOCK prefix is used.
If the F2H or F3H prefix is used.
If CPUID.01H:ECX.RDRAND[bit 30] $=0$.

```

\section*{Real-Address Mode Exceptions}

Same exceptions as in protected mode.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in protected mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

RDTSC-Read Time-Stamp Counter
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
VF 31
\end{tabular} & RDTSC
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.)

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 17 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume \(3 B\), for specific details of the time stamp counter behavior.
When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the TSD flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0 . (When in real-address mode, the RDTSC instruction is always enabled.)

The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0 .
The RDTSC instruction is not a serializing instruction. It does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the read operation is performed. If software requires RDTSC to be executed only after all previous instructions have completed locally, it can either use RDTSCP (if the processor supports that instruction) or execute the sequence LFENCE;RDTSC.
This instruction was introduced by the Pentium processor.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

IF \((C R 4 . T S D=0)\) or \((C P L=0)\) or \((C R O . P E=0)\)

THEN EDX:EAX \(\leftarrow\) TimeStampCounter;
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CRO.PE = 1 *)
\#GP(0);
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than 0.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{RDTSCP-Read Time-Stamp Counter and Processor ID}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 01 F9
\end{tabular} & RDTSCP
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers and also loads the IA32_TSC_AUX MSR (address
C000_0103H) into the ECX register. The EDX register is loaded with the high-order 32 bits of the IA32_TSC MSR; the EAX register is loaded with the low-order 32 bits of the IA32_TSC MSR; and the ECX register is loaded with the low-order 32-bits of IA32_TSC_AUX MSR. On processors that support the Intel 64 architecture, the highorder 32 bits of each of RAX, RDX, and RCX are cleared.

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 17 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSCP instruction as follows. When the TSD flag is clear, the RDTSCP instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0 . (When in realaddress mode, the RDTSCP instruction is always enabled.)

The RDTSCP instruction waits until all previous instructions have been executed before reading the counter. However, subsequent instructions may begin execution before the read operation is performed.
The presence of the RDTSCP instruction is indicated by CPUID leaf 80000001H, EDX bit 27. If the bit is set to 1 then RDTSCP is present on the processor.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

IF \((\mathrm{CR} 4 . \mathrm{TSD}=0)\) ог \((\mathrm{CPL}=0)\) ог \((\mathrm{CRO} . \mathrm{PE}=0)\)

\section*{THEN}

EDX:EAX \(\leftarrow\) TimeStampCounter; ECX \(\leftarrow\) IA32_TSC_AUX[31:0];
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CRO.PE = 1 *)
\#GP(0);
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set and the CPL is greater than 0.
\#UD If the LOCK prefix is used.
If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used. If CPUID.80000001H:EDX.RDTSCP[bit 27] \(=0\).

Virtual-8086 Mode Exceptions
\#GP(0)
If the TSD flag in register CR4 is set.
\#UD If the LOCK prefix is used. If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

REP/REPE/REPZ/REPNE/REPNZ-Repeat String Operation Prefix
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline F3 6C & REP INS m8, DX & NP & Valid & Valid & Input (E)CX bytes from port DX into ES:[(E)DI]. \\
\hline F3 6C & REP INS m8, DX & NP & Valid & N.E. & Input RCX bytes from port DX into [RDI]. \\
\hline F3 6D & REP INS m16, DX & NP & Valid & Valid & Input (E)CX words from port DX into ES:[(E)DI.] \\
\hline F3 6D & REP INS m32, DX & NP & Valid & Valid & Input (E)CX doublewords from port DX into ES:[(E)DI]. \\
\hline F3 6D & REP INS r/m32, DX & NP & Valid & N.E. & Input RCX default size from port DX into [RDI]. \\
\hline F3 A4 & REP MOVS m8, m8 & NP & Valid & Valid & Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 REX.W A4 & REP MOVS m8, m8 & NP & Valid & N.E. & Move RCX bytes from [RSI] to [RDI]. \\
\hline F3 A5 & REP MOVS m16, m16 & NP & Valid & Valid & Move (E)CX words from DS:[(E)SI] to ES:[(E)DI] \\
\hline F3 A5 & REP MOVS m32, m32 & NP & Valid & Valid & Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 REX.W A5 & REP MOVS m64, m64 & NP & Valid & N.E. & Move RCX quadwords from [RSI] to [RDI]. \\
\hline F3 6E & REP OUTS DX, r/m8 & NP & Valid & Valid & Output (E)CX bytes from DS:[(E)SI] to port DX. \\
\hline F3 REX.W 6E & REP OUTS DX, r/m8* & NP & Valid & N.E. & Output RCX bytes from [RSI] to port DX. \\
\hline F3 6F & REP OUTS DX, r/m16 & NP & Valid & Valid & Output (E)CX words from DS:[(E)SI] to port DX. \\
\hline F3 6F & REP OUTS DX, r/m32 & NP & Valid & Valid & Output (E)CX doublewords from DS:[(E)SI] to port DX. \\
\hline F3 REX.W 6F & REP OUTS DX, r/m32 & NP & Valid & N.E. & Output RCX default size from [RSI] to port DX. \\
\hline F3 AC & REP LODS AL & NP & Valid & Valid & Load (E)CX bytes from DS:[(E)SI] to AL. \\
\hline F3 REX.W AC & REP LODS AL & NP & Valid & N.E. & Load RCX bytes from [RSI] to AL. \\
\hline F3 AD & REP LODS AX & NP & Valid & Valid & Load (E)CX words from DS:[(E)SI] to AX. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline F3 AD & REP LODS EAX & NP & Valid & Valid & Load (E)CX doublewords from DS:[(E)SI] to EAX. \\
\hline F3 REX.W AD & REP LODS RAX & NP & Valid & N.E. & Load RCX quadwords from [RSI] to RAX. \\
\hline F3 AA & REP STOS m8 & NP & Valid & Valid & Fill (E)CX bytes at ES:[(E)DI] with AL. \\
\hline F3 REX.W AA & REP STOS m8 & NP & Valid & N.E. & Fill RCX bytes at [RDI] with AL. \\
\hline F3 AB & REP STOS m16 & NP & Valid & Valid & Fill (E)CX words at ES:[(E)DI] with \(A X\). \\
\hline F3 AB & REP STOS m32 & NP & Valid & Valid & Fill (E)CX doublewords at ES:[(E)DI] with EAX. \\
\hline F3 REX.W AB & REP STOS m64 & NP & Valid & N.E. & Fill RCX quadwords at [RDI] with RAX. \\
\hline F3 A6 & REPE CMPS m8, m8 & NP & Valid & Valid & Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 REX.W A6 & REPE CMPS m8, m8 & NP & Valid & N.E. & Find non-matching bytes in [RDI] and [RSI]. \\
\hline F3 A7 & REPE CMPS m16, m16 & NP & Valid & Valid & Find nonmatching words in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 A7 & REPE CMPS m32, m32 & NP & Valid & Valid & Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 REX.W A7 & REPE CMPS m64, m64 & NP & Valid & N.E. & Find non-matching quadwords in [RDI] and [RSI]. \\
\hline F3 AE & REPE SCAS m8 & NP & Valid & Valid & Find non-AL byte starting at ES:[(E)DI]. \\
\hline F3 REX.W AE & REPE SCAS m8 & NP & Valid & N.E. & Find non-AL byte starting at [RDI]. \\
\hline F3 AF & REPE SCAS m16 & NP & Valid & Valid & Find non-AX word starting at ES:[(E)DI]. \\
\hline F3 AF & REPE SCAS m32 & NP & Valid & Valid & Find non-EAX doubleword starting at ES:[(E)DI]. \\
\hline F3 REX.W AF & REPE SCAS m64 & NP & Valid & N.E. & Find non-RAX quadword starting at [RDI]. \\
\hline F2 A6 & REPNE CMPS m8, m8 & NP & Valid & Valid & Find matching bytes in ES:[(E)DI] and DS:[(E)SI]. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline F2 REX.W A6 & REPNE CMPS m8, m8 & NP & Valid & N.E. & Find matching bytes in [RDI] and [RSI]. \\
\hline F2 A7 & REPNE CMPS m16, m16 & NP & Valid & Valid & Find matching words in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 A7 & REPNE CMPS m32, m32 & NP & Valid & Valid & Find matching doublewords in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 REX.W A7 & REPNE CMPS m64, m64 & NP & Valid & N.E. & Find matching doublewords in [RDI] and [RSI]. \\
\hline F2 AE & REPNE SCAS m8 & NP & Valid & Valid & Find AL, starting at ES:[(E)DI]. \\
\hline F2 REX.W AE & REPNE SCAS m8 & NP & Valid & N.E. & Find AL, starting at [RDI]. \\
\hline F2 AF & REPNE SCAS m16 & NP & Valid & Valid & Find \(A X\), starting at ES:[(E)DI]. \\
\hline F2 AF & REPNE SCAS m32 & NP & Valid & Valid & Find EAX, starting at ES:[(E)DI]. \\
\hline F2 REX.W AF & REPNE SCAS m64 & NP & Valid & N.E. & Find RAX, starting at [RDI]. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Repeats a string instruction the number of times specified in the count register or until the indicated condition of the ZF flag is no longer met. The REP (repeat), REPE (repeat while equal), REPNE (repeat while not equal), REPZ (repeat while zero), and REPNZ (repeat while not zero) mnemonics are prefixes that can be added to one of the string instructions. The REP prefix can be added to the INS, OUTS, MOVS, LODS, and STOS instructions, and the REPE, REPNE, REPZ, and REPNZ prefixes can be added to the CMPS and SCAS instructions. (The REPZ and REPNZ prefixes are synonymous forms of the REPE and REPNE prefixes, respectively.) The behavior of the REP prefix is undefined when used with non-string instructions.
The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct. All of these repeat prefixes cause the associated instruction to be repeated until the count in register is decremented to 0 . See Table 4-16.

Table 4-16. Repeat Prefixes
\begin{tabular}{|l|l|l|}
\hline Repeat Prefix & Termination Condition 1* & Termination Condition 2 \\
\hline REP & RCX or \((E) C X=0\) & None \\
REPE/REPZ & RCX or \((E) C X=0\) & \(Z F=0\) \\
REPNE/REPNZ & RCX or \((E) C X=0\) & \(Z F=1\) \\
\hline
\end{tabular}

NOTES:
* Count register is CX, ECX or RCX by default, depending on attributes of the operating modes.

The REPE, REPNE, REPZ, and REPNZ prefixes also check the state of the ZF flag after each iteration and terminate the repeat loop if the ZF flag is not in the specified state. When both termination conditions are tested, the cause of a repeat termination can be determined either by testing the count register with a JECXZ instruction or by testing the ZF flag (with a JZ, JNZ, or JNE instruction).

When the REPE/REPZ and REPNE/REPNZ prefixes are used, the ZF flag does not require initialization because both the CMPS and SCAS instructions affect the ZF flag according to the results of the comparisons they make.

A repeating string operation can be suspended by an exception or interrupt. When this happens, the state of the registers is preserved to allow the string operation to be resumed upon a return from the exception or interrupt handler. The source and destination registers point to the next string elements to be operated on, the EIP register points to the string instruction, and the ECX register has the value it held following the last successful iteration of the instruction. This mechanism allows long string operations to proceed without affecting the interrupt response time of the system.

When a fault occurs during the execution of a CMPS or SCAS instruction that is prefixed with REPE or REPNE, the EFLAGS value is restored to the state prior to the execution of the instruction. Since the SCAS and CMPS instructions do not use EFLAGS as an input, the processor can resume the instruction after the page fault handler.

Use the REP INS and REP OUTS instructions with caution. Not all I/O ports can handle the rate at which these instructions execute. Note that a REP STOS instruction is the fastest way to initialize a large block of memory.

In 64-bit mode, the operand size of the count register is associated with the address size attribute. Thus the default count register is RCX; REX.W has no effect on the address size and the count register. In 64-bit mode, if 67 H is used to override address size attribute, the count register is ECX and any implicit source/destination operand will use the corresponding 32-bit index register. See the summary chart at the beginning of this section for encoding data and limits.
```

Operation
IF AddressSize = 16
THEN
Use CX for CountReg;
Implicit Source/Dest operand for memory use of SI/DI;
ELSE IF AddressSize = 64
THEN Use RCX for CountReg;
Implicit Source/Dest operand for memory use of RSI/RDI;
ELSE
Use ECX for CountReg;
Implicit Source/Dest operand for memory use of ESI/EDI;
Fl;
WHILE CountReg = 0
DO
Service pending interrupts (if any);
Execute associated string instruction;
CountReg \leftarrow (CountReg-1);
IF CountReg = 0
THEN exit WHILE loop; Fl;
IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
or (Repeat prefix is REPNZ or REPNE) and (ZF = 1)
THEN exit WHILE loop; FI;
OD;

```

\section*{Flags Affected}

None; however, the CMPS and SCAS instructions do set the status flags in the EFLAGS register.

Exceptions (All Operating Modes)
Exceptions may be generated by an instruction associated with the prefix.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.

\section*{RET-Return from Procedure}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline C3 & RET & NP & Valid & Valid & Near return to calling procedure. \\
\hline CB & RET & NP & Valid & Valid & Far return to calling procedure. \\
\hline C2 iw & RET imm16 & 1 & Valid & Valid & Near return to calling procedure and pop imm16 bytes from stack. \\
\hline CA iw & RET imm16 & 1 & Valid & Valid & Far return to calling procedure and pop imm16 bytes from stack. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
I & imm16 & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.
The RET instruction can be used to execute three different types of returns:
- Near return - A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- Far return - A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return - A far return to a different privilege level than that of the currently executing program or procedure.

The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using Call and RET" in Chapter 6 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.

When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.

The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor examines the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege level return, the ESP and SS registers are loaded from the stack.

If parameters are passed to the called procedure during an inter-privilege level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure's stack and the calling procedure's stack (that is, the stack being returned to).

In 64-bit mode, the default operation size of this instruction is the stack-address size, i.e. 64 bits.

\section*{Operation}
```

(* Near return *)
IF instruction = near return
THEN;
IF OperandSize = 32
THEN
IF top 4 bytes of stack not within stack limits
THEN \#SS(0); Fl;
EIP $\leftarrow \operatorname{Pop}()$;
ELSE
IF OperandSize = 64
THEN
IF top 8 bytes of stack not within stack limits
THEN \#SS(0); Fl;
RIP $\leftarrow \operatorname{Pop}()$;
ELSE (* OperandSize = 16 *)

```
```

    IF top 2 bytes of stack not within stack limits
        THEN #SS(0); Fl;
        tempEIP }\leftarrow\operatorname{Pop();
        tempEIP \leftarrow tempEIP AND 0000FFFFH;
        IF tempEIP not within code segment limits
            THEN #GP(0); Fl;
        EIP }\leftarrow\mathrm{ tempEIP;
        FI;
    FI;
    IF instruction has immediate operand
    THEN (* Release parameters from stack *)
        IF StackAddressSize = 32
            THEN
                ESP}\leftarrowESP + SRC
            ELSE
                IF StackAddressSize = 64
                    THEN
                    RSP}\leftarrowRSP + SRC
                    ELSE (* StackAddressSize = 16 *)
                    SP}\leftarrowSP+SRC
            FI;
        Fl;
    Fl;
    FI;
(* Real-address mode or virtual-8086 mode *)
IF ((PE = 0) or (PE = 1 AND VM = 1)) and instruction = far return
THEN
IF OperandSize = 32
THEN
IF top 8 bytes of stack not within stack limits
THEN \#SS(0); FI;
EIP }\leftarrow\textrm{Pop();
CS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded *)
ELSE (* OperandSize = 16 *)
IF top 4 bytes of stack not within stack limits
THEN \#SS(0); FI;
tempEIP \leftarrow Pop();
tempEIP \leftarrow tempEIP AND 0000FFFFH;
IF tempEIP not within code segment limits
THEN \#GP(0); Fl;
EIP }\leftarrow\mathrm{ tempEIP;
CS}\leftarrowPop(); (* 16-bit pop *)

```
```

    FI;
    IF instruction has immediate operand
    THEN (* Release parameters from stack *)
        SP}\leftarrowSP+(SRC AND FFFFH)
    FI;
    FI;
(* Protected mode, not virtual-8086 mode *)
IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 0) and instruction = far return
THEN
IF OperandSize = 32
THEN
IF second doubleword on stack is not within stack limits
THEN \#SS(0); FI;
ELSE (* OperandSize = 16 *)
IF second word on stack is not within stack limits
THEN \#SS(0); FI;
Fl;
IF return code segment selector is NULL
THEN \#GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
THEN \#GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment selector RPL < CPL
THEN \#GP(selector); FI;
IF return code segment descriptor is conforming
and return code segment DPL > return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is non-conforming and return code
segment DPL = return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is not present
THEN \#NP(selector); FI:
IF return code segment selector RPL > CPL
THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL;
Fl;
FI;
RETURN-SAME-PRIVILEGE-LEVEL:
If the return instruction pointer is not within the return code segment limit
THEN \#GP(0); FI;

```

IF OperandSize = 32
THEN
EIP \(\leftarrow \operatorname{Pop}() ;\)
\(\mathrm{CS} \leftarrow \operatorname{Pop}()\); (* 32-bit pop, high-order 16 bits discarded *)
ELSE (* OperandSize = 16 *)
EIP \(\leftarrow \operatorname{Pop}()\);
EIP \(\leftarrow\) EIP AND 0000FFFFFH;
\(\mathrm{CS} \leftarrow \operatorname{Pop}()\); (* 16-bit pop *)
Fl ;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize = 32
THEN
\[
\mathrm{ESP} \leftarrow \mathrm{ESP}+\mathrm{SRC} ;
\]

ELSE (* StackAddressSize \(=16\) *)
\(\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{SRC} ;\)
\(\mathrm{Fl} ;\)
Fl ;

\section*{RETURN-OUTER-PRIVILEGE-LEVEL:}

IF top ( \(16+\) SRC) bytes of stack are not within stack limits (OperandSize \(=32\) )
or top \((8+\mathrm{SRC})\) bytes of stack are not within stack limits (OperandSize \(=16\) )
THEN \#SS(0); FI;
Read return segment selector;
IF stack segment selector is NULL
THEN \#GP(0); FI;
IF return stack segment selector index is not within its descriptor table limits
THEN \#GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL \(\neq\) RPL of the return code segment selector or stack segment is not a writable data segment
or stack segment descriptor DPL \(\neq\) RPL of the return code segment selector
THEN \#GP(selector); FI;
IF stack segment not present
THEN \#SS(StackSegmentSelector); FI;
If the return instruction pointer is not within the return code segment limit THEN \#GP(0); FI;
CPL \(\leftarrow\) ReturnCodeSegmentSelector (RPL);
IF OperandSize \(=32\)
THEN
\[
\mathrm{EIP} \leftarrow \operatorname{Pop}() ;
\]

CS \(\leftarrow \operatorname{Pop}()\); (* 32-bit pop, high-order 16 bits discarded; segment descriptor loaded *) CS(RPL) \(\leftarrow\) CPL;
```

    IF instruction has immediate operand
        THEN (* Release parameters from called procedure's stack *)
            IF StackAddressSize = 32
            THEN
                ESP}\leftarrowESP + SRC
            ELSE (* StackAddressSize = 16 *)
                        SP}\leftarrowSP+SRC
            Fl;
    FI;
    tempESP }\leftarrow\mathrm{ Pop();
    tempSS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded; seg. descriptor loaded *)
    ESP \leftarrowtempESP;
    SS \leftarrowtempSS;
    ELSE (* OperandSize = 16 *)
EIP }\leftarrow\textrm{Pop();
EIP \leftarrow EIP AND 0000FFFFFH;
CS }\leftarrowP\textrm{Pop(); (* 16-bit pop; segment descriptor loaded *)
CS(RPL) \leftarrowCPL;
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize = 32
THEN
ESP}\leftarrowESP + SRC
ELSE (* StackAddressSize = 16 *)
SP}\leftarrow\textrm{SP}+\textrm{SRC}
FI;
Fl;
tempESP }\leftarrow\operatorname{Pop();
tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor loaded *)
ESP \leftarrow tempESP;
SS }\leftarrow\mathrm{ tempSS;
Fl;
FOR each of segment register (ES, FS, GS, and DS)
DO
IF segment register points to data or non-conforming code segment
and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
THEN SegmentSelector \leftarrow 0; (* Segment selector invalid *)
FI;
OD;
IF instruction has immediate operand
THEN (* Release parameters from calling procedure's stack *)

```
```

IF StackAddressSize = 32
THEN
ESP \leftarrow ESP + SRC;
ELSE (* StackAddressSize = 16 *)
SP}\leftarrow\textrm{SP}+\textrm{SRC}
FI;

```

Fl ;
    IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 1) and instruction = far return
        THEN
        IF OperandSize = 32
            THEN
                IF second doubleword on stack is not within stack limits
                    THEN \#SS(0); Fl;
            IF first or second doubleword on stack is not in canonical space
                    THEN \#SS(0); FI;
        ELSE
            IF OperandSize = 16
                    THEN
                    If second word on stack is not within stack limits
                    THEN \#SS(0); Fl;
                        If first or second word on stack is not in canonical space
                    THEN \#SS(0); Fl;
                ELSE (* OperandSize = 64 *)
                                    If first or second quadword on stack is not in canonical space
                                    THEN \#SS(0); Fl;
            FI
        Fl;

IF return code segment selector is NULL
THEN GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
THEN GP(selector); FI;
IF return code segment selector addresses descriptor in non-canonical space
THEN GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment descriptor has L-bit = 1 and D-bit = 1
THEN \#GP(selector); FI;
IF return code segment selector RPL < CPL
THEN \#GP(selector); fl;
IF return code segment descriptor is conforming
and return code segment DPL > return code segment selector RPL THEN \#GP(selector); FI;
IF return code segment descriptor is non-conforming
and return code segment DPL \(\neq\) return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is not present
THEN \#NP(selector); FI:
IF return code segment selector RPL > CPL
THEN GOTO IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL; ELSE GOTO IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL;
Fl ;
FI ;
IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
If the return instruction pointer is not within the return code segment limit THEN \#GP(0); Fl;
IF the return instruction pointer is not within canonical address space
THEN \#GP(0); Fl;
IF OperandSize \(=32\)
THEN
EIP \(\leftarrow \operatorname{Pop}() ;\)
CS \(\leftarrow \operatorname{Pop}()\); (* 32-bit pop, high-order 16 bits discarded *)
ELSE
IF OperandSize = 16
THEN
EIP \(\leftarrow \mathrm{Pop}() ;\)
EIP \(\leftarrow\) EIP AND 0000FFFFFH;
CS \(\leftarrow\) Pop(); (* 16-bit pop *)
ELSE (* OperandSize = 64 *) RIP \(\leftarrow \mathrm{Pop}()\);
CS \(\leftarrow\) Pop(); (* 64-bit pop, high-order 48 bits discarded *)
FI;
FI;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize \(=32\)
THEN
ESP \(\leftarrow E S P+S R C ;\)
ELSE
IF StackAddressSize = 16
THEN
\(\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{SRC}\);
ELSE (* StackAddressSize = 64 *)
\[
\mathrm{RSP} \leftarrow \mathrm{RSP}+\mathrm{SRC} ;
\]

FI;
FI;
Fl ;
IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL:
If top ( \(16+\) SRC) bytes of stack are not within stack limits (OperandSize \(=32\) )
or top ( \(8+\mathrm{SRC}\) ) bytes of stack are not within stack limits (OperandSize \(=16\) )
THEN \#SS(0); FI;
IF top (16 + SRC) bytes of stack are not in canonical address space (OperandSize = 32)
or top ( \(8+\mathrm{SRC}\) ) bytes of stack are not in canonical address space (OperandSize \(=16\) )
or top ( \(32+\) SRC) bytes of stack are not in canonical address space (OperandSize \(=64\) )
THEN \#SS(0); FI;
Read return stack segment selector;
IF stack segment selector is NULL
THEN
IF new CS descriptor L-bit = 0 THEN \#GP(selector);
IF stack segment selector RPL = 3 THEN \#GP(selector);

Fl ;
IF return stack segment descriptor is not within descriptor table limits THEN \#GP(selector); FI;
IF return stack segment descriptor is in non-canonical address space THEN \#GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL \(\neq\) RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL \(\neq\) RPL of the return code segment selector
THEN \#GP(selector); Fl;
IF stack segment not present
THEN \#SS(StackSegmentSelector); FI;
If the return instruction pointer is not within the return code segment limit THEN \#GP(0); FI:
IF the return instruction pointer is not within canonical address space
THEN \#GP(0); FI;
CPL \(\leftarrow\) ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32

\section*{THEN}

EIP \(\leftarrow \operatorname{Pop}() ;\)
CS \(\leftarrow\) Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
CS(RPL) \(\leftarrow\) CPL;
IF instruction has immediate operand
```

    THEN (* Release parameters from called procedure's stack *)
    IF StackAddressSize = 32
        THEN
            ESP}\leftarrowESP+SRC
        ELSE
                IF StackAddressSize = 16
                    THEN
                    SP}\leftarrow\textrm{SP}+\textrm{SRC}
                ELSE (* StackAddressSize = 64 *)
                        RSP}\leftarrowRSP + SRC
                Fl;
    Fl;
    Fl;
    tempESP \leftarrowPop();
    tempSS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
    ESP \leftarrowtempESP;
    SS}\leftarrow\mathrm{ tempSS;
    ELSE
IF OperandSize = 16
THEN
EIP}\leftarrowPop()
EIP}\leftarrowEIP AND 0000FFFFH
CS}\leftarrowP\textrm{Pop(); (* 16-bit pop; segment descriptor loaded *)
CS(RPL) \leftarrowCPL;
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize = 32
THEN
ESP \leftarrowESP + SRC;
ELSE
IF StackAddressSize = 16
THEN
SP}\leftarrow\textrm{SP}+\textrm{SRC}
ELSE (* StackAddressSize = 64 *)
RSP }\leftarrow\textrm{RSP}+\textrm{SRC}
Fl;
FI;
Fl;
tempESP \leftarrowPop();
tempSS \leftarrowPop(); (* 16-bit pop; segment descriptor loaded *)
ESP \leftarrowtempESP;
SS }\leftarrow\mathrm{ tempSS;
ELSE (* OperandSize = 64 *)

```
```

RIP}\leftarrow\textrm{Pop}()
CS \leftarrowPop(); (* 64-bit pop; high-order 48 bits discarded; seg. descriptor loaded *)
CS(RPL)}\leftarrowCPL
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
RSP}\leftarrowRSP + SRC
FI;
tempESP }\leftarrow\textrm{Pop();
tempSS \leftarrow Pop(); (* 64-bit pop; high-order 48 bits discarded; seg. desc. loaded *)
ESP \leftarrow tempESP;
SS}\leftarrow\mathrm{ tempSS;
Fl;
Fl;
FOR each of segment register (ES, FS, GS, and DS)
DO
IF segment register points to data or non-conforming code segment
and CPL > segment descriptor DPL; (* DPL in hidden part of segment register *)
THEN SegmentSelector \leftarrow 0; (* SegmentSelector invalid *)
Fl;
OD;
IF instruction has immediate operand
THEN (* Release parameters from calling procedure's stack *)
IF StackAddressSize = 32
THEN
ESP}\leftarrowESPP+SRC
ELSE
IF StackAddressSize = 16
THEN
SP}\leftarrow\textrm{SP}+\textrm{SRC}
ELSE (* StackAddressSize = 64 *)
RSP}\leftarrowRSP + SRC
FI;
Fl;
FI;
Flags Affected
None.

```

\section*{Protected Mode Exceptions}
```

\#GP(0)
If the return code or stack segment selector NULL.

```
\begin{tabular}{ll} 
& \begin{tabular}{l} 
If the return instruction pointer is not within the return code \\
segment limit
\end{tabular} \\
\#GP(selector) & If the RPL of the return code segment selector is less then the \\
CPL. \\
If the return code or stack segment selector index is not within \\
its descriptor table limits. \\
If the return code segment descriptor does not indicate a code \\
segment. \\
If the return code segment is non-conforming and the segment \\
selector's DPL is not equal to the RPL of the code segment's \\
segment selector
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If the return instruction pointer is not within the return code segment limit
\#SS If the top bytes of stack are not within stack limits.

\section*{Virtual-8086 Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the return instruction pointer is not within the return code \\
segment limit
\end{tabular} \\
\#SS(0) & If the top bytes of stack are not within stack limits. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If an unaligned memory access occurs when alignment checking \\
is enabled.
\end{tabular}
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same as 64-bit mode exceptions.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \multirow[t]{6}{*}{\#GP(0)} & If the return instruction pointer is non-canonical. \\
\hline & If the return instruction pointer is not within the return code segment limit. \\
\hline & If the stack segment selector is NULL going back to compatibility mode. \\
\hline & If the stack segment selector is NULL going back to CPL3 64-bit mode. \\
\hline & If a NULL stack segment selector RPL is not equal to CPL going back to non-CPL3 64-bit mode. \\
\hline & If the return code segment selector is NULL. \\
\hline \multirow[t]{10}{*}{\#GP(selector)} & If the proposed segment descriptor for a code segment does not indicate it is a code segment. \\
\hline & If the proposed new code segment descriptor has both the D-bit and L-bit set. \\
\hline & If the DPL for a nonconforming-code segment is not equal to the RPL of the code segment selector. \\
\hline & If CPL is greater than the RPL of the code segment selector. \\
\hline & If the DPL of a conforming-code segment is greater than the return code segment selector RPL. \\
\hline & If a segment selector index is outside its descriptor table limits. \\
\hline & If a segment descriptor memory address is non-canonical. \\
\hline & If the stack segment is not a writable data segment. \\
\hline & If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector. \\
\hline & If the stack segment selector RPL is not equal to the RPL of the return code segment selector. \\
\hline \multirow[t]{2}{*}{\#SS(0)} & If an attempt to pop a value off the stack violates the SS limit. \\
\hline & If an attempt to pop a value off the stack causes a non-canonica address to be referenced. \\
\hline \#NP(selector) & If the return code or stack segment is not present. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline
\end{tabular}

\section*{ROUNDPD - Round Packed Double Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline 66 OF 3A 09 / r ib ROUNDPD xmm1, xmm2/m128, imm8 & RMI & V/V & SSE4_1 & Round packed double precision floating-point values in \(x m m 2 / m 128\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.128.66.0F3A.WIG \(09 /\ulcorner\) ib VROUNDPD xmm1, xmm2/m128, imm8 & RMI & V/V & AVX & Round packed doubleprecision floating-point values in \(x \mathrm{~mm} 2 / \mathrm{m} 128\) and place the result in xmm1. The rounding mode is determined by imm8. \\
\hline VEX.256.66.0F3A.WIG 09 /г ib VROUNDPD ymm1, ymm2/m256, imm8 & RMI & V/V & AVX & Round packed doubleprecision floating-point values in ymm2/m256 and place the result in ymm1. The rounding mode is determined by imm8. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg \((w)\) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Round the 2 double-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.


Figure 4-17. Bit Control Fields of Immediate Byte for ROUNDxx Instruction

Table 4-17. Rounding Modes and Encoding of Rounding Control (RC) Field
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Rounding \\
Mode
\end{tabular} & \begin{tabular}{l} 
RC field \\
Setting
\end{tabular} & Description \\
\hline \begin{tabular}{l} 
Round to \\
nearest (even)
\end{tabular} & 00B & \begin{tabular}{l} 
Rounded result is the closest to the infinitely precise result. If two \\
values are equally close, the result is the even value (i.e., the integer \\
value with the least-significant bit of zero).
\end{tabular} \\
\hline \begin{tabular}{l} 
Round down \\
(toward \(-\infty\) )
\end{tabular} & 01B & \begin{tabular}{l} 
Rounded result is closest to but no greater than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{l} 
Round up \\
(toward \(+\infty\) )
\end{tabular} & 10B & \begin{tabular}{l} 
Rounded result is closest to but no less than the infinitely precise \\
result.
\end{tabular} \\
\hline \begin{tabular}{l} 
Round toward \\
zero (Truncate)
\end{tabular} & 11B & \begin{tabular}{l} 
Rounded result is closest to but no greater in absolute value than the \\
infinitely precise result.
\end{tabular} \\
\hline
\end{tabular}

\section*{Operation}

IF (imm[2] = ‘ 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[63:0] ↔ConvertDPFPTolnteger_M(SRC[63:0]); DEST[127:64] \& ConvertDPFPTolnteger_M(SRC[127:64]);

ELSE // rounding mode is determined by IMM8.RC DEST[63:0] < ConvertDPFPTolnteger_Imm(SRC[63:0]); DEST[127:64] \(\leftarrow\) ConvertDPFPTolnteger_Imm(SRC[127:64]);

FI

ROUNDPD (128-bit Legacy SSE version)
DEST[63:0] < RoundTolnteger(SRC[63:0]], ROUND_CONTROL)
DEST[127:64] < RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[VLMAX-1:128] (Unmodified)
```

VROUNDPD (VEX. 128 encoded version)
DEST[63:0] < RoundTolnteger(SRC[63:0]], ROUND_CONTROL)
DEST[127:64] < RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[VLMAX-1:128] $\leftarrow 0$
VROUNDPD (VEX. 256 encoded version)
DEST[63:0] \& RoundTolnteger(SRC[63:0], ROUND_CONTROL)
DEST[127:64] \& RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[191:128] < RoundTolnteger(SRC[191:128]], ROUND_CONTROL)
DEST[255:192] $\leftarrow$ RoundTolnteger(SRC[255:192] ], ROUND_CONTROL)

```

Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_round_pd(__m128d s1, int iRoundMode);
__m128 _mm_floor_pd(__m128d s1);
__m128 _mm_ceil_pd(__m128d s1)
__m256 _mm256_round_pd(__m256d s1, int iRoundMode);
__m256 _mm256_floor_pd(__m256d s1);
__m256 _mm256_ceil_pd(__m256d s1)

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if SRC \(=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDPD.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

\section*{ROUNDPS - Round Packed Single Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode*/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
66 OF 3A 08
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
/r ib \\
ROUNDPS xmm1, xmm2/m128, \\
imm8
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Round the 4 single-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}

IF (imm[2] = ' 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[31:0] \& ConvertSPFPTolnteger_M(SRC[31:0]); DEST[63:32] < ConvertSPFPTolnteger_M(SRC[63:32]); DEST[95:64] < ConvertSPFPTolnteger_M(SRC[95:64]); DEST[127:96] < ConvertSPFPTolnteger_M(SRC[127:96]);
ELSE // rounding mode is determined by IMM8.RC DEST[31:0] < ConvertSPFPTolnteger_Imm(SRC[31:0]); DEST[63:32] < ConvertSPFPTolnteger_Imm(SRC[63:32]); DEST[95:64] < ConvertSPFPToInteger_Imm(SRC[95:64]); DEST[127:96] < ConvertSPFPTolnteger_Imm(SRC[127:96]);

\section*{ROUNDPS(128-bit Legacy SSE version)}

DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL) DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] \(\leqslant\) RoundTolnteger(SRC[95:64]], ROUND_CONTROL) DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL) DEST[VLMAX-1:128] (Unmodified)

\section*{VROUNDPS (VEX. 128 encoded version)}

DEST[31:0] \(\leftarrow\) RoundTolnteger(SRC[31:0], ROUND_CONTROL) DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] \(\leqslant\) RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[VLMAX-1:128] \(\leftarrow 0\)
```

VROUNDPS (VEX. 256 encoded version)
DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL)

```
```

DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] < RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[159:128] < RoundTolnteger(SRC[159:128]], ROUND_CONTROL)
DEST[191:160] < RoundTolnteger(SRC[191:160]], ROUND_CONTROL)
DEST[223:192] < RoundTolnteger(SRC[223:192] ], ROUND_CONTROL)
DEST[255:224] < RoundTolnteger(SRC[255:224] ], ROUND_CONTROL)

```

Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_round_ps(__m128 s1, int iRoundMode);
__m128 _mm_floor_ps(__m128 s1);
__m128 _mm_ceil_ps(__m128 s1)
__m256 _mm256_round_ps(__m256 s1, int iRoundMode);
__m256 _mm256_floor_ps(__m256 s1);
__m256 _mm256_ceil_ps(__m256 s1)

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if \(\mathrm{SRC}=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = \({ }^{`} 0\); if imm[3] = \({ }^{\prime} 1\), then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)

Note that Denormal is not signaled by ROUNDPS.

\section*{Other Exceptions}

See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

\section*{ROUNDSD - Round Scalar Double Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \hline \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \text { bit } \\
& \text { Mode } \\
& \text { Support }
\end{aligned}
\] & ```
CPUID
Feature
Flag
``` & Description \\
\hline 66 OF 3 A OB / r ib ROUNDSD xmm1, xmm2/m64, imm8 & RMI & V/V & SSE4_1 & Round the low packed double precision floatingpoint value in \(x \mathrm{~mm} 2 / \mathrm{m} 64\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.NDS.LIG.66.0F3A.WIG OB /г ib VROUNDSD xmm1, xmm2, xmm3/m64, imm8 & RVMI & V/V & AVX & Round the low packed double precision floatingpoint value in \(\mathrm{xmm} 3 / \mathrm{m} 64\) and place the result in xmm1. The rounding mode is determined by imm8. Upper packed double precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Round the DP FP value in the lower qword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a double-precision floating-point input to an integer value and returns the integer result as a double precision floating-point value in the lowest position. The upper double precision floating-point value in the destination is retained.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

IF (imm[2] = ‘ 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[63:0] < ConvertDPFPTolnteger_M(SRC[63:0]);
ELSE // rounding mode is determined by IMM8.RC DEST[63:0] \(\leftarrow\) ConvertDPFPTolnteger_Imm(SRC[63:0]);
Fl ;
DEST[127:63] remains unchanged;

\section*{ROUNDSD (128-bit Legacy SSE version)}

DEST[63:0] \& RoundTolnteger(SRC[63:0], ROUND_CONTROL)
DEST[VLMAX-1:64] (Unmodified)

\section*{VROUNDSD (VEX. 128 encoded version)}

DEST[63:0] \(\leftarrow\) RoundTolnteger(SRC2[63:0], ROUND_CONTROL)
DEST[127:64] \(\leqslant\) SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

ROUNDSD: __m128d mm_round_sd(__m128d dst, __m128d s1, int iRoundMode);
__m128d mm_floor_sd(__m128d dst, __m128d s1);
__m128d mm_ceil_sd(__m128d dst, __m128d s1);

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if \(\mathrm{SRC}=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDSD.

\section*{Other Exceptions}

See Exceptions Type 3.

\section*{ROUNDSS - Round Scalar Single Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support &  & Description \\
\hline 66 OF 3A OA / r ib ROUNDSS xmm1, xmm2/m32, imm8 & RMI & V/V & SSE4_1 & Round the low packed single precision floating-point value in \(x m m 2 / m 32\) and place the result in xmm1. The rounding mode is determined by imm8. \\
\hline VEX.NDS.LIG.66.0F3A.WIG OA ib VROUNDSS \(x m m 1, x m m 2\), xmm3/m32, imm8 & RVMI & V/V & AVX & \begin{tabular}{l}
Round the low packed single precision floating-point value in \(\mathrm{xmm3} / \mathrm{m} 32\) and place the result in xmm 1 . \\
The rounding mode is determined by imm8. Also, upper packed single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32].
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Round the single-precision floating-point value in the lowest dword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a single-precision floating-point input to an integer value and returns the result as a single-precision floating-point value in the lowest position. The upper three single-precision floating-point values in the destination are retained.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-17. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-17 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

IF (imm[2] = ' 1 )
THEN // rounding mode is determined by MXCSR.RC DEST[31:0] \& ConvertSPFPTolnteger_M(SRC[31:0]);
ELSE // rounding mode is determined by IMM8.RC DEST[31:0] ↔ConvertSPFPTolnteger_Imm(SRC[31:0]);
FI;
DEST[127:32] remains unchanged;
ROUNDSS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) RoundTolnteger(SRC[31:0], ROUND_CONTROL)
DEST[VLMAX-1:32] (Unmodified)
VROUNDSS (VEX. 128 encoded version)
DEST[31:0] \& RoundTolnteger(SRC2[31:0], ROUND_CONTROL)
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
ROUNDSS: __m128 mm_round_ss(__m128 dst, __m128 s1, int iRoundMode); __m128 mm_floor_ss(__m128dst, __m128 s1);
__m128 mm_ceil_ss(__m128 dst, __m128 s1);

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if SRC \(=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDSS.

\section*{Other Exceptions}

See Exceptions Type 3.

\section*{RSM—Resume from System Management Mode}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF AA & RSM & NP & Invalid & Valid & \begin{tabular}{l} 
Resume operation of \\
interrupted program.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor's state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:
- Any reserved bit of CR4 is set to 1 .
- Any illegal combination of bits in CRO, such as (PG=1 and PE=0) or (NW=1 and \(C D=0\) ).
- (Intel Pentium and Intel486 \({ }^{\mathrm{TM}}\) processors only.) The value stored in the state dump base field is not a \(32-\) KByte aligned address.
The contents of the model-specific registers are not affected by a return from SMM.
The SMM state map used by RSM supports resuming processor context for non64 -bit modes and 64-bit mode.
See Chapter 29, "System Management Mode," in the Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about SMM and the behavior of the RSM instruction.

\section*{Operation}
```

ReturnFromSMM;
IF (IA-32e mode supported) or (CPUID DisplayFamily_DisplayModel = 06H_OCH )
THEN
ProcessorState \leftarrow Restore(SMMDump(IA-32e SMM STATE MAP));
Else
ProcessorState \leftarrow Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));
FI

```
Flags Affected
All.
Protected Mode Exceptions
\#UDIf an attempt is made to execute this instruction when theprocessor is not in SMM.If the LOCK prefix is used.
Real-Address Mode Exceptions
Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

RSQRTPS-Compute Reciprocals of Square Roots of Packed SinglePrecision Floating-Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline OF 52 /r RSQRTPS xmm1, xmm2/m128 & RM & V/V & SSE & Computes the approximate reciprocals of the square roots of the packed singleprecision floating-point values in \(x m m 2 / m 128\) and stores the results in xmm1. \\
\hline VEX.128.0F.WIG 52 /r VRSQRTPS xmm1, xmm2/m128 & RM & V/V & AVX & Computes the approximate reciprocals of the square roots of packed singleprecision values in xmm2/mem and stores the results in xmm1. \\
\hline VEX.256.0F.WIG 52 /r VRSQRTPS ymm1, ymm2/m256 & RM & V/V & AVX & Computes the approximate reciprocals of the square roots of packed singleprecision values in ymm2/mem and stores the results in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a
source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}
```

RSQRTPS (128-bit Legacy SSE version)
DEST[31:0] < APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] < APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] < APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] < APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[VLMAX-1:128] (Unmodified)

```
VRSQRTPS (VEX. 128 encoded version)
DEST[31:0] \& APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] < APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] < APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] \& APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[VLMAX-1:128] \(\leftarrow 0\)
VRSQRTPS (VEX. 256 encoded version)
DEST[31:0] \& APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] ↔ APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] \& APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] ↔ APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[159:128] \& APPROXIMATE(1/SQRT(SRC2[159:128]))
DEST[191:160] \(\leftarrow\) APPROXIMATE(1/SQRT(SRC2[191:160]))
DEST[223:192] \& APPROXIMATE(1/SQRT(SRC2[223:192]))
DEST[255:224] \(\leftarrow\) APPROXIMATE(1/SQRT(SRC2[255:224]))

Intel C/C++ Compiler Intrinsic Equivalent
\begin{tabular}{ll} 
RSQRTPS: & \(\quad\) _m128 _mm_rsqrt_ps(__m128 a) \\
RSQRTPS: & \(\quad\) _m256 _mm256_rsqrt_ps (__m256 a);
\end{tabular}

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv != 1111B.

\section*{RSQRTSS-Compute Reciprocal of Square Root of Scalar SinglePrecision Floating-Point Value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline F3 OF 52 /r RSQRTSS xmm1, xmm2/m32 & RM & V/V & SSE & Computes the approximate reciprocal of the square root of the low single-precision floating-point value in \(x m m 2 / m 32\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.NDS.LIG.F3.OF.WIG 52 /r VRSQRTSS xmm1, xmm2, xmm3/m32 & RVM & V/V & AVX & Computes the approximate reciprocal of the square root of the low single precision floating-point value in xmm3/m32 and stores the results in \(x \mathrm{~mm} 1\). Also, upper single precision floatingpoint values (bits[127:32]) from \(x m m 2\) are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the source operand (second operand) stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floatingpoint operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0, an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a
source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN, the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

RSQRTSS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[VLMAX-1:32] (Unmodified)
VRSQRTSS (VEX. 128 encoded version)
DEST[31:0] \& APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[127:32] \(\leftarrow\) SRC1[31:0]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
RSQRTSS: __m128 _mm_rsqrt_ss(__m128 a)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5.

\section*{SAHF-Store AH into Flags}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
\(9 E\) & SAHF & NP & Invalid* & Valid & \begin{tabular}{l} 
Loads SF, ZF, AF, PF, and CF \\
from AH into EFLAGS \\
register.
\end{tabular} \\
\hline
\end{tabular}

NOTES:
* Valid in specific steppings. See Description section.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the AH register (bits \(7,6,4,2\), and 0 , respectively). Bits 1, 3, and 5 of register AH are ignored; the corresponding reserved bits (1,3, and 5 ) in the EFLAGS register remain as shown in the "Operation" section below.

This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID. 80000001 H :ECX.LAHF-SAHF[bit 0] \(=1\).

\section*{Operation}
```

IF IA-64 Mode
THEN
IF CPUID.80000001H.ECX[0] = 1;
THEN
RFLAGS(SF:ZF:0:AF:0:PF:1:CF) \leftarrow AH;
ELSE
\#UD;
FI
ELSE
EFLAGS(SF:ZF:0:AF:0:PF:1:CF)\leftarrow AH;
FI;

```

\section*{Flags Affected}

The \(S F, Z F, A F, P F\), and \(C F\) flags are loaded with values from the \(A H\) register. Bits 1, 3, and 5 of the EFLAGS register are unaffected, with the values remaining 1,0 , and 0 , respectively.

\section*{Protected Mode Exceptions}

None.

Real-Address Mode Exceptions
None.

Virtual-8086 Mode Exceptions
None.

Compatibility Mode Exceptions
None.
64-Bit Mode Exceptions
\begin{tabular}{ll} 
\#UD & If CPUID. \(80000001 \mathrm{H} . E C X[0]=0\). \\
& If the LOCK prefix is used.
\end{tabular}

\section*{SAL/SAR/SHL/SHR-Shift}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode*** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline D0 /4 & SAL r/m8, 1 & M1 & Valid & Valid & Multiply r/m8 by 2, once. \\
\hline REX + DO /4 & SAL r/m8**, 1 & M1 & Valid & N.E. & Multiply \(\mathrm{r} / \mathrm{m} 8\) by 2, once. \\
\hline D2 /4 & SAL r/m8, CL & MC & Valid & Valid & Multiply r/m8 by 2, CL times. \\
\hline REX + D2 /4 & SAL r/m8**, CL & MC & Valid & N.E. & Multiply \(\mathrm{r} / \mathrm{m8}\) by 2, CL times. \\
\hline CO /4 ib & SAL r/m8, imm8 & MI & Valid & Valid & Multiply r/m8 by 2, imm8 times. \\
\hline REX + CO /4 ib & SAL r/m8**, imm8 & MI & Valid & N.E. & Multiply r/m8 by 2, imm8 times. \\
\hline D1 /4 & SAL r/m16, 1 & M1 & Valid & Valid & Multiply r/m16 by 2, once. \\
\hline D3 /4 & SAL r/m16, CL & MC & Valid & Valid & Multiply r/m 16 by \(2, \mathrm{CL}\) times. \\
\hline C1/4 ib & SAL r/m16, imm8 & MI & Valid & Valid & Multiply r/m16 by 2, imm8 times. \\
\hline D1 /4 & SAL r/m32, 1 & M1 & Valid & Valid & Multiply r/m32 by 2, once. \\
\hline REX.W + D1 /4 & SAL r/m64, 1 & M1 & Valid & N.E. & Multiply r/m64 by 2, once. \\
\hline D3 /4 & SAL r/m32, CL & MC & Valid & Valid & Multiply r/m32 by 2, CL times. \\
\hline REX.W + D3 /4 & SAL r/m64, CL & MC & Valid & N.E. & Multiply r/m64 by 2, CL times. \\
\hline C1/4 ib & SAL r/m32, imm8 & MI & Valid & Valid & Multiply r/m32 by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /4 } \\
& \text { ib }
\end{aligned}
\] & SAL r/m64, imm8 & MI & Valid & N.E. & Multiply r/m64 by 2, imm8 times. \\
\hline D0 77 & SAR r/m8, 1 & M1 & Valid & Valid & Signed divide* r/m8 by 2, once. \\
\hline REX + DO /7 & SAR r/m8**, 1 & M1 & Valid & N.E. & Signed divide* r/m8 by 2, once. \\
\hline D2 17 & SAR r/m8, CL & MC & Valid & Valid & Signed divide* r/m8 by 2, CL times. \\
\hline REX + D2 17 & SAR r/m8**, CL & MC & Valid & N.E. & Signed divide* \(\mathrm{r} / \mathrm{m} 8\) by 2, CL times. \\
\hline co /7 ib & SAR r/m8, imm8 & MI & Valid & Valid & Signed divide* r/m8 by 2, imm8 time. \\
\hline REX + CO /7 ib & SAR r/m8**, imm8 & MI & Valid & N.E. & Signed divide* r/m8 by 2, imm8 times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline D1/7 & SAR r/m16,1 & M1 & Valid & Valid & Signed divide* r/m16 by 2, once. \\
\hline D3 /7 & SAR r/m16, CL & MC & Valid & Valid & Signed divide* r/m16 by 2, CL times. \\
\hline C1 /7 ib & SAR r/m16, imm8 & MI & Valid & Valid & Signed divide* \(/\) /m16 by 2, imm8 times. \\
\hline D1/7 & SAR r/m32, 1 & M1 & Valid & Valid & Signed divide* r/m32 by 2, once. \\
\hline REX.W + D1 /7 & SAR r/m64, 1 & M1 & Valid & N.E. & Signed divide* r/m64 by 2, once. \\
\hline D3 /7 & SAR r/m32, CL & MC & Valid & Valid & Signed divide* r/m32 by 2, CL times. \\
\hline REX.W + D3 /7 & SAR r/m64, CL & MC & Valid & N.E. & Signed divide* r/m64 by 2, CL times. \\
\hline C1 /7 ib & SAR r/m32, imm8 & MI & Valid & Valid & Signed divide* \(\mathrm{r} / \mathrm{m} 32\) by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /7 } \\
& \text { ib }
\end{aligned}
\] & SAR r/m64, imm8 & MI & Valid & N.E. & Signed divide* r/m64 by 2, imm8 times \\
\hline D0 /4 & SHL r/m8, 1 & M1 & Valid & Valid & Multiply r/m8 by 2, once. \\
\hline REX + DO /4 & SHL r/m8**, 1 & M1 & Valid & N.E. & Multiply r/m8 by 2, once. \\
\hline D2 /4 & SHL r/m8, CL & MC & Valid & Valid & Multiply r/m8 by 2, CL times. \\
\hline REX + D2 /4 & SHL r/m8**, CL & MC & Valid & N.E. & Multiply r/m8 by 2, CL times. \\
\hline CO /4 ib & SHL r/m8, imm8 & MI & Valid & Valid & Multiply r/m8 by 2, imm8 times. \\
\hline REX + CO /4 ib & SHL r/m8**, imm8 & MI & Valid & N.E. & Multiply r/m8 by 2, imm8 times. \\
\hline D1 /4 & SHL r/m16,1 & M1 & Valid & Valid & Multiply r/m16 by 2, once. \\
\hline D3 /4 & SHL r/m16, CL & MC & Valid & Valid & Multiply r/m16 by 2, CL times. \\
\hline C1/4 ib & SHL r/m16, imm8 & MI & Valid & Valid & Multiply r/m16 by 2, imm8 times. \\
\hline D1 /4 & SHL r/m32,1 & M1 & Valid & Valid & Multiply r/m32 by 2, once. \\
\hline REX.W + D1 /4 & SHL r/m64,1 & M1 & Valid & N.E. & Multiply r/m64 by 2, once. \\
\hline D3 /4 & SHL r/m32, CL & MC & Valid & Valid & Multiply r/m32 by 2, CL times. \\
\hline REX.W + D3 /4 & SHL r/m64, CL & MC & Valid & N.E. & Multiply r/m64 by 2, CL times. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline C1 /4 ib & SHL r/m32, imm8 & MI & Valid & Valid & Multiply r/m32 by 2, imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /4 } \\
& \text { ib }
\end{aligned}
\] & SHL r/m64, imm8 & MI & Valid & N.E. & Multiply r/m64 by 2, imm8 times. \\
\hline D0 /5 & SHR r/m8,1 & M1 & Valid & Valid & Unsigned divide r/m8 by 2, once. \\
\hline REX + DO /5 & SHR r/m8**, 1 & M1 & Valid & N.E. & Unsigned divide r/m8 by 2, once. \\
\hline D2 \(/ 5\) & SHR r/m8, CL & MC & Valid & Valid & Unsigned divide r/m8 by 2, CL times. \\
\hline REX + D2 /5 & SHR r/m8**, CL & MC & Valid & N.E. & Unsigned divide r/m8 by 2, CL times. \\
\hline CO/5 ib & SHR r/m8, imm8 & MI & Valid & Valid & Unsigned divide r/m8 by 2, imm8 times. \\
\hline REX + CO /5 ib & SHR r/m8**, imm8 & MI & Valid & N.E. & Unsigned divide r/m8 by 2, imm8 times. \\
\hline D1/5 & SHR r/m16, 1 & M1 & Valid & Valid & Unsigned divide r/m16 by 2, once. \\
\hline D3 /5 & SHR r/m16, CL & MC & Valid & Valid & Unsigned divide r/m16 by 2, CL times \\
\hline C1/5 ib & SHR r/m16, imm8 & MI & Valid & Valid & Unsigned divide r/m16 by 2 , imm8 times. \\
\hline D1/5 & SHR r/m32, 1 & M1 & Valid & Valid & Unsigned divide r/m32 by 2, once. \\
\hline REX.W + D1 /5 & SHR r/m64, 1 & M1 & Valid & N.E. & Unsigned divide r/m64 by 2, once. \\
\hline D3 /5 & SHR r/m32, CL & MC & Valid & Valid & Unsigned divide r/m32 by 2 , CL times. \\
\hline REX.W + D3 /5 & SHR r/m64, CL & MC & Valid & N.E. & Unsigned divide r/m64 by 2, CL times. \\
\hline C1/5 ib & SHR r/m32, imm8 & MI & Valid & Valid & Unsigned divide r/m32 by 2 , imm8 times. \\
\hline \[
\begin{aligned}
& \text { REX.W + C1 /5 } \\
& \text { ib }
\end{aligned}
\] & SHR r/m64, imm8 & MI & Valid & N.E. & Unsigned divide r/m64 by 2, imm8 times. \\
\hline
\end{tabular}

\section*{NOTES:}
* Not the same form of division as IDIV; rounding is toward negative infinity.
** In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).
***See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M1 & ModRM:r/m \((r, w)\) & 1 & NA & NA \\
MC & ModRM:r/m \((r, w)\) & CL & NA & NA \\
MI & ModRM:r/m \((r, w)\) & imm8 & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.

The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64 -bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1 .

The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the Intel \({ }^{\circledR}\) 64 and IA-32 Architectures Software Developer's Manual, Volume 1); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2 . For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2.

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4 , the result is -2 with a remainder of -1 . If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3 ; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).

The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1 . For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction's default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 -bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{IA-32 Architecture Compatibility}

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31 . This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

\section*{Operation}

IF 64-Bit Mode and using REX.W THEN
        countMASK \(\leftarrow 3 F H\);
    ELSE
        countMASK \(\leftarrow 1 \mathrm{FH}\);

FI
```

tempCOUNT \leftarrow (COUNT AND countMASK);
tempDEST \leftarrow DEST;
WHILE (tempCOUNT = 0)
DO
IF instruction is SAL or SHL
THEN
CF}\leftarrowMSB(DEST)

```
```

        ELSE (* Instruction is SAR or SHR *)
        CF}\leftarrowLSB(DEST)
    FI;
    IF instruction is SAL or SHL
        THEN
            DEST \leftarrow DEST * 2;
        ELSE
            IF instruction is SAR
                    THEN
                    DEST \leftarrow DEST / 2; (* Signed divide, rounding toward negative infinity *)
                    ELSE (* Instruction is SHR *)
                    DEST \leftarrow DEST / 2 ; (* Unsigned divide *)
            Fl;
    FI;
    tempCOUNT \leftarrow tempCOUNT - 1;
    OD;
(* Determine overflow for the various instructions *)
IF (COUNT and countMASK)=1
THEN
IF instruction is SAL or SHL
THEN
OF}\leftarrowMSB(DEST) XOR CF
ELSE
IF instruction is SAR
THEN
OF}\leftarrow0
ELSE (* Instruction is SHR *)
OF}\leftarrowMSB(tempDEST)
FI;
Fl;
ELSE IF (COUNT AND countMASK) = 0
THEN
All flags unchanged;
ELSE (* COUNT not 1 or 0 *)
OF}\leftarrow\mathrm{ undefined;
FI;
Fl;

```

\section*{Flags Affected}

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit
shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0 , the flags are not affected. For a nonzero count, the AF flag is undefined.
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If the destination is located in a non-writable segment. \\
If a memory operand effective address is outside the CS, DS, \\
& ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register contains a NULL segment \\
selector. \\
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular}
\#SS(0)
\#PF(fault-code)
If a page fault occurs.
\#AC(0) \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3. \\
\#UD
\end{tabular}\(\quad\)\begin{tabular}{l} 
If the LOCK prefix is used.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non- \\
canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form.
\end{tabular}
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD
If the LOCK prefix is used.

\section*{SBB-Integer Subtraction with Borrow}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline 1C ib & SBB AL, imm8 & I & Valid & Valid & Subtract with borrow imm8 from AL. \\
\hline 1D iw & SBB AX, imm16 & 1 & Valid & Valid & Subtract with borrow imm16 from AX. \\
\hline 1D id & SBB EAX, imm32 & 1 & Valid & Valid & Subtract with borrow imm32 from EAX. \\
\hline REX.W + 1D id & SBB RAX, imm32 & 1 & Valid & N.E. & Subtract with borrow signextended imm. 32 to 64-bits from RAX. \\
\hline \(80 / 3 \mathrm{ib}\) & SBB r/m8, imm8 & MI & Valid & Valid & Subtract with borrow imm8 from r/m8. \\
\hline REX + \(80 / 3 \mathrm{ib}\) & SBB r/m8*, imm8 & MI & Valid & N.E. & Subtract with borrow imm8 from r/m8. \\
\hline \(81 / 3 \mathrm{iw}\) & \[
\begin{aligned}
& \text { SBB r/m16, } \\
& \text { imm16 }
\end{aligned}
\] & MI & Valid & Valid & Subtract with borrow imm16 from r/m16. \\
\hline \(81 / 3\) id & SBB r/m32,
imm32 & MI & Valid & Valid & Subtract with borrow imm32 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 81 / 3 \\
& \text { id }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SBB r/m64, } \\
& \text { imm32 }
\end{aligned}
\] & MI & Valid & N.E. & Subtract with borrow signextended imm32 to 64-bits from r/m64. \\
\hline \(83 / 3\) ib & SBB r/m16, imm8 & MI & Valid & Valid & Subtract with borrow signextended imm8 from r/m16. \\
\hline \(83 / 3\) ib & SBB r/m32, imm8 & MI & Valid & Valid & Subtract with borrow signextended imm8 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 83 / 3 \\
& \text { ib }
\end{aligned}
\] & SBB r/m64, imm8 & MI & Valid & N.E. & Subtract with borrow signextended imm8 from r/m64. \\
\hline \(18 / r\) & SBB r/m8, r8 & MR & Valid & Valid & Subtract with borrow r8 from r/m8. \\
\hline REX + \(18 / r\) & SBB r/m8*, r8 & MR & Valid & N.E. & Subtract with borrow r8 from r/m8. \\
\hline \(19 / r\) & SBB r/m16, r16 & MR & Valid & Valid & Subtract with borrow r16 from r/m16. \\
\hline 19/r & SBB r/m32, r32 & MR & Valid & Valid & Subtract with borrow r32 from r/m32. \\
\hline REX.W + 19 /r & SBB r/m64, r64 & MR & Valid & N.E. & Subtract with borrow r64 from r/m64. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline 1A/r & SBB r8, r/m8 & RM & Valid & Valid & Subtract with borrow r/m8 from r8. \\
\hline REX + 1A/r & SBB r8*, r/m8* & RM & Valid & N.E. & Subtract with borrow r/m8 from r8. \\
\hline \(1 \mathrm{~B} / \mathrm{r}\) & SBB r16, r/m16 & RM & Valid & Valid & Subtract with borrow r/m16 from r16. \\
\hline \(1 \mathrm{~B} / \mathrm{r}^{\text {r }}\) & SBB r32, r/m32 & RM & Valid & Valid & Subtract with borrow r/m32 from r32. \\
\hline REX.W + 1B/r & SBB r64, r/m64 & RM & Valid & N.E. & Subtract with borrow r/m64 from r64. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
I & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
MI & ModRM:r/m (w) & imm8/16/32 & NA & NA \\
MR & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Adds the source operand (second operand) and the carry (CF) flag, and subtracts the result from the destination operand (first operand). The result of the subtraction is stored in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a borrow from a previous subtraction.
When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.
The SBB instruction is usually executed as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

DEST \(\leftarrow(\) DEST \(-(S R C+C F)) ;\)
Flags Affected
The OF, SF, ZF, AF, PF, and CF flags are set according to the result.
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the destination is located in a non-writable segment. \\
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
If the DS, ES, FS, or GS register contains a NULL segment \\
selector.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

64-Bit Mode Exceptions
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{SCAS/SCASB/SCASW/SCASD-Scan String}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline AE & SCAS m8 & NP & Valid & Valid & Compare AL with byte at ES:(E)DI or RDI, then set status flags.* \\
\hline AF & SCAS m16 & NP & Valid & Valid & Compare AX with word at ES:(E)DI or RDI, then set status flags.* \\
\hline AF & SCAS m32 & NP & Valid & Valid & Compare EAX with doubleword at ES(E)DI or RDI then set status flags.* \\
\hline REX.W + AF & SCAS m64 & NP & Valid & N.E. & Compare RAX with quadword at RDI or EDI then set status flags. \\
\hline AE & SCASB & NP & Valid & Valid & Compare AL with byte at ES:(E)DI or RDI then set status flags.* \\
\hline AF & SCASW & NP & Valid & Valid & Compare AX with word at ES:(E)DI or RDI then set status flags.* \\
\hline AF & SCASD & NP & Valid & Valid & Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.* \\
\hline REX.W + AF & SCASQ & NP & Valid & N.E. & Compare RAX with quadword at RDI or EDI then set status flags. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

In non-64-bit modes and in default 64-bit mode: this instruction compares a byte, word, doubleword or quadword specified using a memory operand with the value in \(A L, A X\), or EAX. It then sets status flags in EFLAGS recording the results. The memory operand address is read from ES:(E)DI register (depending on the address-size
attribute of the instruction and the current operational mode). Note that ES cannot be overridden with a segment override prefix.
At the assembly-code level, two forms of this instruction are allowed. The explicitoperand form and the no-operands form. The explicit-operand form (specified using the SCAS mnemonic) allows a memory operand to be specified explicitly. The memory operand must be a symbol that indicates the size and location of the operand value. The register operand is then automatically selected to match the size of the memory operand (AL register for byte comparisons, AX for word comparisons, EAX for doubleword comparisons). The explicit-operand form is provided to allow documentation. Note that the documentation provided by this form can be misleading. That is, the memory operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword) but it does not have to specify the correct location. The location is always specified by ES:(E)DI.

The no-operands form of the instruction uses a short form of SCAS. Again, ES:(E)DI is assumed to be the memory operand and AL, AX, or EAX is assumed to be the register operand. The size of operands is selected by the mnemonic: SCASB (byte comparison), SCASW (word comparison), or SCASD (doubleword comparison).

After the comparison, the (E)DI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0, the (E)DI register is incremented; if the DF flag is 1, the (E)DI register is decremented. The register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

SCAS, SCASB, SCASW, SCASD, and SCASQ can be preceded by the REP prefix for block comparisons of ECX bytes, words, doublewords, or quadwords. Often, however, these instructions will be used in a LOOP construct that takes some action based on the setting of status flags. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

In 64-bit mode, the instruction's default address size is 64-bits, 32-bit address size is supported using the prefix 67 H . Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The 64-bit no-operand mnemonic is SCASQ. Address of the memory operand is specified in either RDI or EDI, and AL/AX/EAX/RAX may be used as the register operand. After a comparison, the destination register is incremented or decremented by the current operand size (depending on the value of the DF flag). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

Non-64-bit Mode:
If (Byte cmparison)
THEN
temp \(\leftarrow \mathrm{AL}-\mathrm{SRC}\);
SetStatusFlags(temp);
THEN IF DF \(=0\)
```

    THEN (E)DI \leftarrow(E)DI + 1;
    ELSE (E)DI }\leftarrow(E)DI-1; FI
    ELSE IF (Word comparison)
        THEN
            temp \leftarrow AX - SRC;
            SetStatusFlags(temp);
            IF DF = 0
            THEN (E)DI \leftarrow(E)DI + 2;
            ELSE (E)DI }\leftarrow(E)DI - 2; FI;
        Fl;
    ELSE IF (Doubleword comparison)
    THEN
        temp \leftarrow EAX - SRC;
        SetStatusFlags(temp);
        IF DF = 0
            THEN (E)DI \leftarrow(E)DI + 4;
            ELSE (E)DI \leftarrow(E)DI - 4; FI;
    Fl;
    Fl;
64-bit Mode:
IF (Byte cmparison)
THEN
temp }\leftarrow\textrm{AL}-\textrm{SRC}
SetStatusFlags(temp);
THEN IF DF = 0
THEN (R|E)DI \leftarrow(R|E)DI + 1;
ELSE (R|E)DI }\leftarrow(R|E)DI - 1; FI;
ELSE IF (Word comparison)
THEN
temp \leftarrowAX - SRC;
SetStatusFlags(temp);
IF DF = 0
THEN (R|E)DI \leftarrow(R|E)DI + 2;
ELSE (R|E)DI\leftarrow (R|E)DI - 2; FI;
Fl;
ELSE IF (Doubleword comparison)
THEN
temp \leftarrow EAX - SRC;
SetStatusFlags(temp);
IF DF = 0
THEN (R|E)DI \leftarrow(R|E)DI + 4;
ELSE (R|E)DI }\leftarrow(R|E)DI - 4; FI

```
```

        Fl;
    ELSE IF (Quadword comparison using REX.W )
        THEN
        temp }\leftarrow\textrm{RAX}-\textrm{SRC}
        SetStatusFlags(temp);
        IF DF = 0
            THEN (R|E)DI \leftarrow(R|E)DI + 8;
            ELSE (R|E)DI \leftarrow (R|E)DI - 8;
            FI;
    FI;
    F

```

\section*{Flags Affected}
```

The OF, SF, ZF, AF, PF, and CF flags are set according to the temporary result of the comparison.

```

\section*{Protected Mode Exceptions}
```

\#GP(0) If a memory operand effective address is outside the limit of the ES segment.
If the ES register contains a NULL segment selector.
If an illegal memory operand effective address in the ES segment is given.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

| \#SS(0) | If a memory operand effective address is outside the SS <br> segment limit. |
| :--- | :--- |
| \#PF(fault-code) | If a page fault occurs. |

```
\begin{tabular}{ll} 
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used. \\
Compatibility Mode Exceptions
\end{tabular}

SETcc-Set Byte on Condition
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF 97 & SETA r/m8 & M & Valid & Valid & Set byte if above (CF=0 and \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 97 & SETA r/m8* & M & Valid & N.E. & Set byte if above (CF=0 and ZF=0). \\
\hline OF 93 & SETAE r/m8 & M & Valid & Valid & Set byte if above or equal (CF=0). \\
\hline REX + OF 93 & SETAE r/m8* & M & Valid & N.E. & Set byte if above or equal (CF=0). \\
\hline OF 92 & SETB r/m8 & M & Valid & Valid & Set byte if below ( \(C F=1\) ). \\
\hline REX + OF 92 & SETB r/m8* & M & Valid & N.E. & Set byte if below ( \(C F=1\) ). \\
\hline OF 96 & SETBE r/m8 & M & Valid & Valid & Set byte if below or equal (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 96 & SETBE r/m8* & M & Valid & N.E. & Set byte if below or equal (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline OF 92 & SETC r/m8 & M & Valid & Valid & Set byte if carry ( \(\mathrm{CF}=1\) ). \\
\hline REX + OF 92 & SETC r/m8* & M & Valid & N.E. & Set byte if carry ( \(\mathrm{CF}=1\) ). \\
\hline OF 94 & SETE r/m8 & M & Valid & Valid & Set byte if equal ( \(Z F=1\) ). \\
\hline REX + OF 94 & SETE r/m8* & M & Valid & N.E. & Set byte if equal ( \(\mathrm{ZF}=1\) ). \\
\hline OF 9F & SETG r/m8 & M & Valid & Valid & Set byte if greater ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline REX + OF 9F & SETG r/m8* & M & Valid & N.E. & Set byte if greater ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline OF 9D & SETGE r/m8 & M & Valid & Valid & Set byte if greater or equal
(SF=OF). \\
\hline REX + OF 9D & SETGE r/m8* & M & Valid & N.E. & Set byte if greater or equal (SF=OF). \\
\hline OF 9C & SETL r/m8 & M & Valid & Valid & Set byte if less ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline REX + OF 9C & SETL r/m8* & M & Valid & N.E. & Set byte if less ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9E & SETLE r/m8 & M & Valid & Valid & Set byte if less or equal ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline REX + OF 9E & SETLE r/m8* & M & Valid & N.E. & Set byte if less or equal ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 96 & SETNA r/m8 & M & Valid & Valid & Set byte if not above (CF=1 or \(Z \mathrm{~F}=1\) ). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline REX + OF 96 & SETNA r/m8* & M & Valid & N.E. & Set byte if not above (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline OF 92 & SETNAE r/m8 & M & Valid & Valid & Set byte if not above or equal (CF=1). \\
\hline REX + OF 92 & SETNAE r/m8* & M & Valid & N.E. & Set byte if not above or equal (CF=1). \\
\hline OF 93 & SETNB r/m8 & M & Valid & Valid & Set byte if not below ( \(\mathrm{CF}=0\) ). \\
\hline REX + OF 93 & SETNB r/m8* & M & Valid & N.E. & Set byte if not below (CF=0). \\
\hline OF 97 & SETNBE r/m8 & M & Valid & Valid & Set byte if not below or equal ( \(C F=0\) and \(Z F=0\) ). \\
\hline REX + OF 97 & SETNBE r/m8* & M & Valid & N.E. & Set byte if not below or equal (CF=0 and ZF=0). \\
\hline OF 93 & SETNC r/m8 & M & Valid & Valid & Set byte if not carry ( \(C F=0\) ). \\
\hline REX + OF 93 & SETNC r/m8* & M & Valid & N.E. & Set byte if not carry ( \(C F=0\) ). \\
\hline OF 95 & SETNE r/m8 & M & Valid & Valid & Set byte if not equal ( \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 95 & SETNE \(\mathrm{r} / \mathrm{m} 8^{*}\) & M & Valid & N.E. & Set byte if not equal (ZF=0). \\
\hline OF \(9 E\) & SETNG r/m8 & M & Valid & Valid & Set byte if not greater ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ) \\
\hline REX + OF 9E & SETNG r/m8* & M & Valid & N.E. & Set byte if not greater ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9C & SETNGE r/m8 & M & Valid & Valid & Set byte if not greater or equal (SF= OF). \\
\hline REX + OF 9C & SETNGE r/m8* & M & Valid & N.E. & Set byte if not greater or equal ( \(\mathrm{SF} \neq 0 \mathrm{OF}\) ). \\
\hline OF 9D & SETNL r/m8 & M & Valid & Valid & Set byte if not less (SF=OF). \\
\hline REX + OF 9D & SETNL r/m8* & M & Valid & N.E. & Set byte if not less (SF=OF). \\
\hline OF 9F & SETNLE \(\mathrm{r} / \mathrm{m} 8\) & M & Valid & Valid & Set byte if not less or equal ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline REX + OF 9F & SETNLE r/m8* & M & Valid & N.E. & Set byte if not less or equal ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline OF 91 & SETNO \(\mathrm{r} / \mathrm{m} 8\) & M & Valid & Valid & Set byte if not overflow ( \(\mathrm{OF}=0\) ). \\
\hline REX + OF 91 & SETNO r/m8* & M & Valid & N.E. & Set byte if not overflow ( \(\mathrm{OF}=0\) ). \\
\hline OF 9B & SETNP r/m8 & M & Valid & Valid & Set byte if not parity (PF=0). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64-\text { Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline REX + OF 9B & SETNP r/m8* & M & Valid & N.E. & Set byte if not parity (PF=0). \\
\hline OF 99 & SETNS r/m8 & M & Valid & Valid & Set byte if not sign ( \(\mathrm{SF}=0\) ). \\
\hline REX + OF 99 & SETNS r/m8* & M & Valid & N.E. & Set byte if not sign ( \(\mathrm{SF}=0\) ). \\
\hline OF 95 & SETNZ r/m8 & M & Valid & Valid & Set byte if not zero ( \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 95 & SETNZ r/m8* & M & Valid & N.E. & Set byte if not zero (ZF=0). \\
\hline OF 90 & SETO r/m8 & M & Valid & Valid & Set byte if overflow ( \(\mathrm{OF}=1\) ) \\
\hline REX + OF 90 & SETO r/m8* & M & Valid & N.E. & Set byte if overflow (0F=1). \\
\hline OF 9A & SETP r/m8 & M & Valid & Valid & Set byte if parity ( \(\mathrm{PF}=1\) ). \\
\hline REX + OF 9A & SETP r/m8* & M & Valid & N.E. & Set byte if parity ( \(\mathrm{PF}=1\) ). \\
\hline OF 9A & SETPE r/m8 & M & Valid & Valid & Set byte if parity even ( \(\mathrm{PF}=1\) ). \\
\hline REX + OF 9A & SETPE r/m8* & M & Valid & N.E. & Set byte if parity even ( \(\mathrm{PF}=1\) ). \\
\hline OF 9B & SETPO r/m8 & M & Valid & Valid & Set byte if parity odd (PF=0). \\
\hline REX + OF 9B & SETPO r/m8* & M & Valid & N.E. & Set byte if parity odd (PF=0). \\
\hline OF 98 & SETS r/m8 & M & Valid & Valid & Set byte if sign ( \(\mathrm{SF}=1\) ). \\
\hline REX + OF 98 & SETS r/m8* & M & Valid & N.E. & Set byte if sign ( \(\mathrm{SF}=1\) ). \\
\hline OF 94 & SETZ r/m8 & M & Valid & Valid & Set byte if zero ( \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 94 & SETZ r/m8* & M & Valid & N.E. & Set byte if zero ( \(\mathrm{ZF}=1\) ). \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the destination operand to 0 or 1 depending on the settings of the status flags (CF, SF, OF, ZF, and PF) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (cc) indicates the condition being tested for.

The terms "above" and "below" are associated with the CF flag and refer to the relationship between two unsigned integer values. The terms "greater" and "less" are associated with the SF and OF flags and refer to the relationship between two signed integer values.

Many of the SETcc instruction opcodes have alternate mnemonics. For example, SETG (set byte if greater) and SETNLE (set if not less or equal) have the same opcode and test for the same condition: ZF equals 0 and SF equals OF. These alternate mnemonics are provided to make code more intelligible. Appendix B, "EFLAGS Condition Codes," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, shows the alternate mnemonics for various test conditions.

Some languages represent a logical one as an integer with all bits set. This representation can be obtained by choosing the logically opposite condition for the SETcc instruction, then decrementing the result. For example, to test for overflow, use the SETNO instruction, then decrement the result.

In IA-64 mode, the operand size is fixed at 8 bits. Use of REX prefix enable uniform addressing to additional byte registers. Otherwise, this instruction's operation is the same as in legacy mode and compatibility mode.

\section*{Operation}

If condition
THEN DEST \(\leftarrow 1\);
ELSE DEST \(\leftarrow 0\);
FI;

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\begin{tabular}{ll} 
\#SS & If a memory operand effective address is outside the SS \\
segment limit. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{SFENCE-Store Fence}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF AE /7 & SFENCE & NP & Valid & Valid & Serializes store operations. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a serializing operation on all store-to-memory instructions that were issued prior the SFENCE instruction. This serializing operation guarantees that every store instruction that precedes the SFENCE instruction in program order becomes globally visible before any store instruction that follows the SFENCE instruction. The SFENCE instruction is ordered with respect to store instructions, other SFENCE instructions, any LFENCE and MFENCE instructions, and any serializing instructions (such as the CPUID instruction). It is not ordered with respect to load instructions.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, write-combining, and writecollapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The SFENCE instruction provides a performance-efficient way of ensuring store ordering between routines that produce weakly-ordered results and routines that consume this data.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}

Wait_On_Following_Stores_Until(preceding_stores_globally_visible);
Intel C/C++ Compiler Intrinsic Equivalent
void _mm_sfence(void)

\section*{Exceptions (All Operating Modes)}
\#UD If CPUID.01H:EDX.SSE2[bit 26] \(=0\).
If the LOCK prefix is used.

\section*{SGDT-Store Global Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF \(01 / 0\) & SGDT m & M & Valid & Valid & Store GDTR to m. \\
\hline
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM: \(/\) / \(m(w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the content of the global descriptor table register (GDTR) in the destination operand. The destination operand specifies a memory location.
In legacy or compatibility mode, the destination operand is a 6-byte memory location. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24 -bit base address is stored in bytes \(3-5\), and byte 6 is zero-filled. If the operand-size attribute is 32 bits, the 16 -bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes.
In IA-32e mode, the operand size is fixed at \(8+2\) bytes. The instruction stores an 8byte base and a 2-byte limit.

SGDT is useful only by operating-system software. However, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel \({ }^{\circledR}\) 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

\section*{IA-32 Architecture Compatibility}

The 16 -bit form of the SGDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 \({ }^{\text {TM }}\) processors fill these bits with Os.

\section*{Operation}

IF instruction is SGDT
IF OperandSize \(=16\)
THEN
DEST[0:15] \(\leftarrow\) GDTR(Limit);
```

            DEST[16:39] \leftarrowGDTR(Base); (* 24 bits of base address stored *)
            DEST[40:47] \leftarrow0;
        ELSE IF (32-bit Operand Size)
        DEST[0:15] \leftarrowGDTR(Limit);
        DEST[16:47] \leftarrow GDTR(Base); (* Full 32-bit base address stored *)
        FI;
    ELSE (* 64-bit Operand Size *)
        DEST[0:15] \leftarrowGDTR(Limit);
        DEST[16:79] \leftarrow GDTR(Base); (* Full 64-bit base address stored *)
        Fl;
    Fl;
Flags Affected
None.
Protected Mode Exceptions
\#UD If the destination operand is a register.
If the LOCK prefix is used.
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it
contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS
segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory
reference is made while the current privilege level is 3.
Real-Address Mode Exceptions
\#UD If the destination operand is a register.
If the LOCK prefix is used.
\#GP If a memory operand effective address is outside the CS, DS,
ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS
segment limit.
Virtual-8086 Mode Exceptions
\#UD If the destination operand is a register.
If the LOCK prefix is used.

```
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the destination operand is a register. \\
If the LOCK prefix is used.
\end{tabular} \\
\#GP(0) & \begin{tabular}{l} 
If the memory address is in a non-canonical form. \\
\#PF(fault-code) \\
\#AC(0) a page fault occurs.
\end{tabular} \\
& \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular}
\end{tabular}

SHLD-Double Precision Shift Left
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF A4 & SHLD r/m16, r16, imm8 & MRI & Valid & Valid & Shift r/m16 to left imm8 places while shifting bits from r16 in from the right. \\
\hline OF A5 & SHLD r/m16, r16,
CL & MRC & Valid & Valid & Shift r/m16 to left CL places while shifting bits from r16 in from the right. \\
\hline OF A4 & SHLD r/m32, r32, imm8 & MRI & Valid & Valid & Shift r/m32 to left imm8 places while shifting bits from r32 in from the right. \\
\hline REX.W + OF A4 & SHLD r/m64, r64, imm8 & MRI & Valid & N.E. & Shift r/m64 to left imm8 places while shifting bits from r64 in from the right. \\
\hline OF A5 & \[
\begin{aligned}
& \text { SHLD r/m32, r32, } \\
& \text { CL }
\end{aligned}
\] & MRC & Valid & Valid & Shift r/m32 to left CL places while shifting bits from r32 in from the right. \\
\hline REX.W + OF A5 & SHLD r/m64, r64,
CL & MRC & Valid & N.E. & Shift r/m64 to left CL places while shifting bits from r64 in from the right. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MRI & ModRM:r/m (w) & ModRM:reg (r) & imm8 & NA \\
MRC & ModRM:r/m (w) & ModRM:reg (r) & CL & NA \\
\hline
\end{tabular}

\section*{Description}

The SHLD instruction is used for multi-precision shifts of 64 bits or more.
The instruction shifts the first operand (destination operand) to the left the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the right (starting with bit 0 of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or in the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode; only bits 0 through 4 of the count are used. This masks the count to a value between 0 and 31. If a count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0 , flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF (In 64-Bit Mode and REX.W = 1)

```
    THEN COUNT \(\leftarrow\) COUNT MOD 64;
    ELSE COUNT \(\leftarrow\) COUNT MOD 32;
FI
SIZE \(\leftarrow\) OperandSize;
IF COUNT = 0
        THEN
            No operation;
        ELSE
        IF COUNT > SIZE
            THEN (* Bad parameters *)
                DEST is undefined;
                CF, OF, SF, ZF, AF, PF are undefined;
            ELSE (* Perform the shift *)
            CF \(\leftarrow\) BIT[DEST, SIZE - COUNT];
            (* Last bit shifted out on exit *)
            FOR \(\mathrm{i} \leftarrow\) SIZE - 1 DOWN TO COUNT
                DO
                        \(\operatorname{Bit}(D E S T, i) \leftarrow \operatorname{Bit}(D E S T, i-C O U N T) ;\)
                OD;
            FOR \(\mathrm{i} \leftarrow\) COUNT - 1 DOWN TO 0
                    DO
                        BIT[DEST, i\(] \leftarrow \mathrm{BIT}[S R C, ~ i-C O U N T+S I Z E] ;\)
                            OD;
            FI;
FI;

\section*{Flags Affected}

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF
flag is undefined. If the count operand is 0 , the flags are not affected. If the count is greater than the operand size, the flags are undefined.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non- \\
canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form.
\end{tabular}
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

SHRD-Double Precision Shift Right
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF AC & SHRD r/m16, r16, imm8 & MRI & Valid & Valid & Shift r/m16 to right imm8 places while shifting bits from r16 in from the left. \\
\hline OF AD & \[
\begin{aligned}
& \text { SHRD r/m16, r16, } \\
& \text { CL }
\end{aligned}
\] & MRC & Valid & Valid & Shift r/m16 to right CL places while shifting bits from r16 in from the left. \\
\hline OF AC & SHRD r/m32, r32, imm8 & MRI & Valid & Valid & Shift r/m32 to right imm8 places while shifting bits from r32 in from the left. \\
\hline REX.W + OF AC & SHRD r/m64, r64, imm8 & MRI & Valid & N.E. & Shift r/m64 to right imm8 places while shifting bits from r64 in from the left. \\
\hline OF AD & \[
\begin{aligned}
& \text { SHRD r/m32, r32, } \\
& \text { CL }
\end{aligned}
\] & MRC & Valid & Valid & Shift r/m32 to right CL places while shifting bits from r32 in from the left. \\
\hline REX.W + OF AD & \[
\begin{aligned}
& \text { SHRD r/m64, r64, } \\
& \text { CL }
\end{aligned}
\] & MRC & Valid & N.E. & Shift r/m64 to right CL places while shifting bits from r64 in from the left. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MRI & ModRM:r/m (w) & ModRM:reg (r) & imm8 & NA \\
MRC & ModRM:r/m (w) & ModRM:reg (r) & CL & NA \\
\hline
\end{tabular}

\section*{Description}

The SHRD instruction is useful for multi-precision shifts of 64 bits or more.
The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand).

The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or the \(C L\) register. If the count operand is \(C L\), the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value between 0 and 31). If the count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0 , flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF (In 64-Bit Mode and REX.W = 1)
THEN COUNT \leftarrowCOUNT MOD 64;
ELSE COUNT \leftarrow COUNT MOD 32;
FI
SIZE \leftarrowOperandSize;
IF COUNT = 0
THEN
No operation;
ELSE
IF COUNT > SIZE
THEN (* Bad parameters *)
DEST is undefined;
CF, OF, SF, ZF, AF, PF are undefined;
ELSE (* Perform the shift *)
CF \leftarrowBIT[DEST, COUNT - 1]; (* Last bit shifted out on exit *)
FOR i}\leftarrow0 TO SIZE - 1- COUN
DO
BIT[DEST, i] \leftarrow BIT[DEST, i + COUNT];
OD;
FOR i}\leftarrow\mathrm{ SIZE - COUNT TO SIZE - }
DO
BIT[DEST,i]}\leftarrow BIT[SRC, i + COUNT - SIZE]
OD;
FI;

```
Fl ;

\section*{Flags Affected}

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, ZF, and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0 , the flags are not affected. If the count is greater than the operand size, the flags are undefined.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline
\end{tabular}

INSTRUCTION SET REFERENCE, M-Z
\#UD If the LOCK prefix is used.

\section*{SHUFPD-Shuffle Packed Double-Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode*/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
66 OF C6 /rib & RMI & V/V & SSE2 & \begin{tabular}{l} 
Shuffle packed double- \\
SHUFPD \(x m m 1, ~ x m m 2 / m 128, ~ i m m 8 ~\)
\end{tabular}
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (r,w) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Moves either of the two packed double-precision floating-point values from destination operand (first operand) into the low quadword of the destination operand; moves either of the two packed double-precision floating-point values from the source operand into to the high quadword of the destination operand (see
Figure 4-18). The select operand (third operand) determines which values are moved to the destination operand.

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 4-18. SHUFPD Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8 -bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0 .
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

\section*{Operation}

IF SELECT[0] = 0
THEN DEST[63:0] \(\leftarrow\) DEST[63:0];
ELSE DEST[63:0] \(\leftarrow\) DEST[127:64]; FI;
IF SELECT[1] = 0
THEN DEST[127:64] \(\leftarrow\) SRC[63:0];
ELSE DEST[127:64] \(\leftarrow\) SRC[127:64]; FI;
SHUFPD (128-bit Legacy SSE version)
IF IMMO[0] = 0
THEN DEST[63:0] \(\leqslant\) SRC1[63:0]
ELSE DEST[63:0] \(\leftarrow\) SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] \(\leftarrow\) SRC2[63:0]
```

    ELSE DEST[127:64] < SRC2[127:64] FI;
    DEST[VLMAX-1:128] (Unmodified)
VSHUFPD (VEX.128 encoded version)
IF IMMO[O] = 0
THEN DEST[63:0] < SRC1[63:0]
ELSE DEST[63:0] < SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] < SRC2[63:0]
ELSE DEST[127:64] < SRC2[127:64] FI;
DEST[VLMAX-1:128] \leftarrow0

```

\section*{VSHUFPD (VEX. 256 encoded version)}
```

IF IMMO[O] = 0
THEN DEST[63:0] < SRC1[63:0]
ELSE DEST[63:0] < SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] < SRC2[63:0]
ELSE DEST[127:64] < SRC2[127:64] FI;
IF IMMO[2] = 0
THEN DEST[191:128] < SRC1[191:128]
ELSE DEST[191:128] \& SRC1[255:192] FI;
IF IMMO[3] = 0
THEN DEST[255:192] < SRC2[191:128]
ELSE DEST[255:192] < SRC2[255:192] FI;
Intel C/C++ Compiler Intrinsic Equivalent
SHUFPD: __m128d _mm_shuffle_pd(__m128d a, __m128d b, unsigned int imm8)
VSHUFPD: __m256d _mm256_shuffle_pd (__m256d a, __m256d b, const int select);
SIMD Floating-Point Exceptions
None.

```

\section*{Other Exceptions}
```

See Exceptions Type 4.

```

\section*{SHUFPS—Shuffle Packed Single-Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode*I \\
Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
OF C6/гib & RMI & V/V & SSE & \begin{tabular}{l} 
Shuffle packed single- \\
SHUFPS \(x m m 1, ~ x m m 2 / m 128, ~ i m m 8 ~\)
\end{tabular}
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (r, w) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Moves two of the four packed single-precision floating-point values from the destination operand (first operand) into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-19). The select operand (third operand) determines which values are moved to the destination operand.
128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed. determines which values are moved to the destination operand.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 4-19. SHUFPS Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8 -bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

\section*{Operation}

CASE (SELECT[1:0]) OF
0: \(\quad \operatorname{DEST}[31: 0] \leftarrow \operatorname{DEST}[31: 0] ;\)
1: \(\operatorname{DEST}[31: 0] \leftarrow \operatorname{DEST}[63: 32] ;\)
2: DEST[31:0] \(\leftarrow \operatorname{DEST[95:64];~}\)
3: DEST[31:0] \(\leftarrow\) DEST[127:96];
ESAC;
CASE (SELECT[3:2]) OF
0: DEST[63:32] \(\leftarrow\) DEST[31:0];
1: DEST[63:32] \(\leftarrow\) DEST[63:32];
2: \(\quad \operatorname{DEST}[63: 32] \leftarrow \operatorname{DEST}[95: 64] ;\)
3: DEST[63:32] \(\leftarrow \operatorname{DEST}[127: 96] ;\)

ESAC;
```

CASE (SELECT[5:4]) OF
0: DEST[95:64] \leftarrow SRC[31:0];
1: DEST[95:64] \leftarrow SRC[63:32];
2: DEST[95:64] \leftarrow SRC[95:64];
3: DEST[95:64] \leftarrow SRC[127:96];
ESAC;
CASE (SELECT[7:6]) OF
0: DEST[127:96] \leftarrow SRC[31:0];
1: DEST[127:96] \leftarrowSRC[63:32];
2: DEST[127:96] \leftarrowSRC[95:64];
3: DEST[127:96] \leftarrow SRC[127:96];
ESAC;

```
SHUFPS (128-bit Legacy SSE version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] \& Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] (Unmodified)
VSHUFPS (VEX. 128 encoded version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \(\leftarrow\) Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] < Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VSHUFPS (VEX. 256 encoded version)}

DEST[31:0] \(\leftarrow\) Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] \(\leftarrow\) Select4(SRC2[127:0], imm8[7:6]);
DEST[159:128] \& Select4(SRC1[255:128], imm8[1:0]);
DEST[191:160] \& Select4(SRC1[255:128], imm8[3:2]);
DEST[223:192] \(\leqslant\) Select4(SRC2[255:128], imm8[5:4]);
DEST[255:224] \& Select4(SRC2[255:128], imm8[7:6]);

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

SHUFPS: __m128 _mm_shuffle_ps(__m128 a, __m128 b, unsigned int imm8)
VSHUFPS: __m256 _mm256_shuffle_ps (__m256 a, __m256 b, const int select);

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4.

\section*{SIDT-Store Interrupt Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* \(^{*}\) & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
0F \(01 / 1\) & SIDT \(m\) & M & Valid & Valid & Store IDTR to m. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the content the interrupt descriptor table register (IDTR) in the destination operand. The destination operand specifies a 6-byte memory location.

In non-64-bit modes, if the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in the third, fourth, and fifth byte, with the sixth byte filled with 0 s.

In 64-bit mode, the operand size fixed at \(8+2\) bytes. The instruction stores 8 -byte base and 2-byte limit values.

SIDT is only useful in operating-system software; however, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT-Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

\section*{IA-32 Architecture Compatibility}

The 16 -bit form of SIDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 processors fill these bits with Os.

\section*{Operation}

IF instruction is SIDT
THEN
IF OperandSize \(=16\)
THEN
DEST[0:15] \(\leftarrow \operatorname{IDTR}\) (Limit);
DEST[16:39] \(\leftarrow \operatorname{IDTR}(\) Base); (* 24 bits of base address stored; *)
DEST[40:47] \(\leftarrow 0\);
```

    ELSE IF (32-bit Operand Size)
        DEST[0:15] \leftarrow IDTR(Limit);
        DEST[16:47] \leftarrow IDTR(Base); Fl; (* Full 32-bit base address stored *)
    ELSE (* 64-bit Operand Size *)
        DEST[0:15] \leftarrow IDTR(Limit);
        DEST[16:79] \leftarrow IDTR(Base); (* Full 64-bit base address stored *)
    FI;
    ```
Fl ;

Flags Affected
None

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#UD If the destination operand is a register.
If the LOCK prefix is used.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .

\section*{SLDT-Store Local Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 00 /O & SLDT r/m16 & M & Valid & Valid & \begin{tabular}{l} 
Stores segment selector \\
from LDTR in r/m16.
\end{tabular} \\
\begin{tabular}{l} 
REX.W + OF 00 \\
/O
\end{tabular} & SLDT r64/m16 & M & Valid & Valid & \begin{tabular}{l} 
Stores segment selector \\
from LDTR in r64/m16.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & LDTR & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the segment selector from the local descriptor table register (LDTR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the segment descriptor (located in the GDT) for the current LDT. This instruction can only be executed in protected mode.
Outside IA-32e mode, when the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared for the Pentium 4, Intel Xeon, and P6 family processors. They are undefined for Pentium, Intel486, and Intel386 processors. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In compatibility mode, when the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). The behavior of SLDT with a 64-bit register is to zero-extend the 16 -bit selector and store it in the register. If the destination is memory and operand size is 64, SLDT will write the 16 -bit selector to memory as a 16 -bit quantity, regardless of the operand size

\section*{Operation}

DEST \(\leftarrow \operatorname{LDTR}\) (SegmentSelector);

\section*{Flags Affected}

None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#GP(0) & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#UD & The SLDT instruction is not recognized in real-address mode. If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & The SLDT instruction is not recognized in virtual-8086 mode. If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{SMSW-Store Machine Status Word}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64-\text { Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline OF \(01 / 4\) & SMSW r/m16 & M & Valid & Valid & Store machine status word to \(\mathrm{r} / \mathrm{m} 16\). \\
\hline OF \(01 / 4\) & SMSW r32/m16 & M & Valid & Valid & Store machine status word in low-order 16 bits of r32/m16; high-order 16 bits of r 32 aгe undefined. \\
\hline \[
\begin{aligned}
& \text { REX.W + OF } 01 \\
& 14
\end{aligned}
\] & SMSW r64/m16 & M & Valid & Valid & Store machine status word in low-order 16 bits of r64/m16; high-order 16 bits of r32 are undefined. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the machine status word (bits 0 through 15 of control register CRO) into the destination operand. The destination operand can be a general-purpose register or a memory location.

In non-64-bit modes, when the destination operand is a 32-bit register, the low-order 16 bits of register CRO are copied into the low-order 16 bits of the register and the high-order 16 bits are undefined. When the destination operand is a memory location, the low-order 16 bits of register CR0 are written to memory as a 16-bit quantity, regardless of the operand size.

In 64-bit mode, the behavior of the SMSW instruction is defined by the following examples:
- SMSW r16 operand size 16, store CRO[15:0] in r16
- SMSW r32 operand size 32, zero-extend CRO[31:0], and store in r32
- SMSW r64 operand size 64, zero-extend CRO[63:0], and store in r64
- SMSW m16 operand size 16 , store CRO[15:0] in m16
- SMSW m16 operand size 32, store CRO[15:0] in m16 (not m32)
- SMSW m16 operands size 64, store CR0[15:0] in m16 (not m64)

SMSW is only useful in operating-system software. However, it is not a privileged instruction and can be used in application programs. The is provided for compatibility with the Intel 286 processor. Programs and procedures intended to run on the

Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel386 processors should use the MOV (control registers) instruction to load the machine status word.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}

DEST \(\leftarrow\) CRO[15:0];
(* Machine status word *)
Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\begin{tabular}{ll} 
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made. \\
If the LOCK prefix is used.
\end{tabular} \\
\#UD & \\
Compatibility Mode Exceptions \\
Same exceptions as in protected mode. \\
64-Bit Mode Exceptions \\
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form. \\
If the memory address is in a non-canonical form.
\end{tabular} \\
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a page fault occurs. \\
\#PF(fault-code
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
If the LOCK prefix is used.
\end{tabular}
\end{tabular}

\section*{SQRTPD—Compute Square Roots of Packed Double-Precision FloatingPoint Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 0F 51 /г \\
SQRTPD xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Computes square roots of the packed double-precision floating-point values in \(x m m 2 / m 128\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.128.66.0F.WIG 51 /r VSQRTPD xmm1, xmm2/m128 & RM & V/V & AVX & Computes Square Roots of the packed double-precision floating-point values in \(x m m 2 / m 128\) and stores the result in xmm1. \\
\hline VEX.256.66.0F.WIG 51/r VSQRTPD ymm1, ymm2/m256 & RM & V/V & AVX & Computes Square Roots of the packed double-precision floating-point values in ymm2/m256 and stores the result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg \((w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the square roots of the two packed double-precision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel \(®\) 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}

SQRTPD (128-bit Legacy SSE version)
DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] \& SQRT(SRC[127:64])
DEST[VLMAX-1:128] (Unmodified)

\section*{VSQRTPD (VEX. 128 encoded version)}

DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] \& SQRT(SRC[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)
VSQRTPD (VEX. 256 encoded version)
DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] \(\leftarrow\) SQRT(SRC[127:64])
DEST[191:128] \& SQRT(SRC[191:128])
DEST[255:192] \(\leftarrow ~ S Q R T(S R C[255: 192])\)

Intel C/C++ Compiler Intrinsic Equivalent
SQRTPD: __m128d _mm_sqrt_pd (m128d a)
SQRTPD: __m256d _mm256_sqrt_pd (__m256d a);

\section*{SIMD Floating-Point Exceptions}

Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv != 1111B.

\section*{SQRTPS—Compute Square Roots of Packed Single-Precision FloatingPoint Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF 51 /r SQRTPS xmm1, xmm2/m128 & RM & V/V & SSE & Computes square roots of the packed single-precision floating-point values in \(x m m 2 / m 128\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.128.0F.WIG 51 /г VSQRTPS xmm1, xmm2/m128 & RM & V/V & AVX & Computes Square Roots of the packed single-precision floating-point values in \(\mathrm{xmm} 2 / \mathrm{m} 128\) and stores the result in xmm 1 . \\
\hline VEX.256.0F.WIG 51/r VSQRTPS ymm1, ymm2/m256 & RM & V/V & AVX & Computes Square Roots of the packed single-precision floating-point values in ymm2/m256 and stores the result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg \((w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the square roots of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel \(\circledR^{\circledR} 64\) and \(I A-32\) Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floatingpoint operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}

SQRTPS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) SQRT(SRC[31:0])
DEST[63:32] < SQRT(SRC[63:32])
DEST[95:64] \& SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)

VSQRTPS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) SQRT(SRC[31:0])
DEST[63:32] \(\leftarrow\) SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[VLMAX-1:128] \(\leftarrow 0\)
VSQRTPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) SQRT(SRC[31:0])
DEST[63:32] \(\leftarrow\) SQRT(SRC[63:32])
DEST[95:64] \(\leqslant\) SQRT(SRC[95:64])
DEST[127:96] \(\leftarrow\) SQRT(SRC[127:96])
DEST[159:128] < SQRT(SRC[159:128])
DEST[191:160] \(\leftarrow\) SQRT(SRC[191:160])
DEST[223:192] < SQRT(SRC[223:192])
DEST[255:224] < SQRT(SRC[255:224])

Intel C/C++ Compiler Intrinsic Equivalent
SQRTPS: __m128 _mm_sqrt_ps(__m128 a)
SQRTPS: __m256 _mm256_sqrt_ps (__m256 a);

\section*{SIMD Floating-Point Exceptions}

Invalid, Precision, Denormal.

\section*{Other Exceptions}

See Exceptions Type 2; additionally \#UD If VEX.vvvv != 1111B.

\section*{SQRTSD-Compute Square Root of Scalar Double-Precision FloatingPoint Value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline F2 OF 51 /r SQRTSD xmm1, xmm2/m64 & RM & V/V & SSE2 & Computes square root of the low double-precision floating-point value in \(x m m 2 / m 64\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.NDS.LIG.F2.0F.WIG 51/ VSQRTSD xmm1,xmm2, xmm3/m64 & RVM & V/V & AVX & Computes square root of the low double-precision floating point value in xmm3/m64 and stores the results in \(x \mathrm{~mm} 2\). Also, upper double precision floatingpoint value (bits[127:64]) from xmm2 is copied to xmm1[127:64]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the square root of the low double-precision floating-point value in the source operand (second operand) and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64 -bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel \(®\) 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SQRTSD (128-bit Legacy SSE version)}

DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[VLMAX-1:64] (Unmodified)
VSQRTSD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SQRT(SRC2[63:0])
DEST[127:64] \(\leftarrow\) SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
SQRTSD: _m128d _mm_sqrt_sd (m128d a, m128d b)

\section*{SIMD Floating-Point Exceptions}

Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

\section*{SQRTSS-Compute Square Root of Scalar Single-Precision FloatingPoint Value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & Feature Flag & Description \\
\hline F3 OF 51 /r SQRTSS xmm1, xmm2/m32 & RM & V/V & SSE & Computes square root of the low single-precision floating-point value in \(x m m 2 / m 32\) and stores the results in \(x \mathrm{~mm} 1\). \\
\hline VEX.NDS.LIG.F3.OF.WIG 51 VSQRTSS xmm1, xmm2, xmm3/m32 & RVM & V/V & AVX & Computes square root of the low single-precision floating-point value in xmm3/m32 and stores the results in xmm1. Also, upper single precision floatingpoint values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the square root of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three highorder doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SQRTSS (128-bit Legacy SSE version) \\ DEST[31:0] < SQRT(SRC2[31:0]) \\ DEST[VLMAX-1:32] (Unmodified) \\ VSQRTSS (VEX. 128 encoded version) \\ DEST[31:0] \(\leftarrow\) SQRT(SRC2[31:0]) \\ DEST[127:32] \(\leftarrow\) SRC1[127:32] \\ DEST[VLMAX-1:128] \(\leftarrow 0\)}

Intel C/C++ Compiler Intrinsic Equivalent
SQRTSS: _m128_mm_sqrt_ss(_m128 a)
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

\section*{STC-Set Carry Flag}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
F9 & STC & NP & Valid & Valid & Set CF flag. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the CF flag in the EFLAGS register.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}
\(C F \leftarrow 1\);

Flags Affected
The CF flag is set. The OF, ZF, SF, AF, and PF flags are unaffected.

\section*{Exceptions (All Operating Modes)}
\#UD If the LOCK prefix is used.

\section*{STD-Set Direction Flag}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
FD & STD & NP & Valid & Valid & Set DF flag. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the DF flag in the EFLAGS register. When the DF flag is set to 1 , string operations decrement the index registers (ESI and/or EDI).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.
Operation
\(D F \leftarrow 1\);

\section*{Flags Affected}

The DF flag is set. The CF, OF, ZF, SF, AF, and PF flags are unaffected.
Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

\section*{STI-Set Interrupt Flag}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
FB
\end{tabular} & STI
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

If protected-mode virtual interrupts are not enabled, STI sets the interrupt flag (IF) in the EFLAGS register. After the IF flag is set, the processor begins responding to external, maskable interrupts after the next instruction is executed. The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a procedure (or subroutine). For instance, if an STI instruction is followed by an RET instruction, the RET instruction is allowed to execute before external interrupts are recognized \({ }^{1}\). If the STI instruction is followed by a CLI instruction (which clears the IF flag), the effect of the STI instruction is negated.

The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and NMI interrupts. NMI interrupts (and SMIs) may be blocked for one macroinstruction following an STI.

When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; STI sets the VIF flag in the EFLAGS register, leaving IF unaffected.

Table 4-18 indicates the action of the STI instruction depending on the processor's mode of operation and the CPL/IOPL settings of the running program or procedure.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.
1. The STI instruction delays recognition of interrupts only if it is executed with EFLAGS.IF \(=0\). In a sequence of STI instructions, only the first instruction in the sequence is guaranteed to delay interrupts.
In the following instruction sequence, interrupts may be recognized before RET executes:
STI
STI
RET

Table 4-18. Decision Table for STI Results
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PE & VM & IOPL & CPL & PVI & VIP & VME & STI Result \\
\hline 0 & \(X\) & \(X\) & \(X\) & \(X\) & \(X\) & \(X\) & IF \(=1\) \\
\hline 1 & 0 & \(\geq\) CPL & \(X\) & \(X\) & \(X\) & \(X\) & IF \(=1\) \\
\hline 1 & 0 & \(<\) CPL & 3 & 1 & 0 & \(X\) & VIF \(=1\) \\
\hline 1 & 0 & \(<\) CPL & \(<3\) & \(X\) & \(X\) & \(X\) & GP Fault \\
\hline 1 & 0 & \(<\) CPL & \(X\) & 0 & \(X\) & \(X\) & GP Fault \\
\hline 1 & 0 & \(<\) CPL & \(X\) & \(X\) & 1 & \(X\) & GP Fault \\
\hline 1 & 1 & 3 & \(X\) & \(X\) & \(X\) & \(X\) & IF \(=1\) \\
\hline 1 & 1 & \(<3\) & \(X\) & \(X\) & 0 & 1 & VIF = 1 \\
\hline 1 & 1 & \(<3\) & \(X\) & \(X\) & 1 & \(X\) & GP Fault \\
\hline 1 & 1 & \(<3\) & \(X\) & \(X\) & \(X\) & 0 & GP Fault \\
\hline
\end{tabular}

NOTES:
\(X=\) This setting has no impact.

\section*{Operation}

IF \(P E=0\) (* Executing in real-address mode *)
THEN
IF \(\leftarrow 1\); (* Set Interrupt Flag *)
ELSE (* Executing in protected mode or virtual-8086 mode *)
IF VM \(=0\) (* Executing in protected mode*)
THEN
IF IOPL \(\geq\) CPL THEN

IF \(\leftarrow 1\); (* Set Interrupt Flag *)
ELSE IF \((\mathrm{IOPL}<\mathrm{CPL})\) and \((\mathrm{CPL}=3)\) and \((\mathrm{VIP}=0)\)

THEN
VIF \(\leftarrow 1\); (* Set Virtual Interrupt Flag *)
ELSE
\#GP(0);
Fl ;
Fl ;
ELSE (* Executing in Virtual-8086 mode *)
IF IOPL = 3
THEN
IF \(\leftarrow 1\); (* Set Interrupt Flag *)
ELSE
IF ( \((\mathrm{IOPL}<3)\) and \((\mathrm{VIP}=0)\) and \((\mathrm{VME}=1))\)
THEN
VIF \(\leftarrow 1\); (* Set Virtual Interrupt Flag *)ELSE\#GP(0); (* Trap to virtual-8086 monitor *)
Fl ;)
Fl ;
FI;
Fl ;
Flags Affected
The IF flag is set to 1 ; or the VIF flag is set to 1 .
Protected Mode Exceptions
\#GP(0) If the CPL is greater (has less privilege) than the IOPL of thecurrent program or procedure.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{STMXCSR—Store MXCSR Register State}
\(\left.\begin{array}{|lllll|}\hline \text { Opcode*I } & \begin{array}{l}\text { Op/ } \\
\text { En }\end{array} & \begin{array}{l}\text { 64/32 bit } \\
\text { Mode } \\
\text { Instruction }\end{array} & \begin{array}{l}\text { CPUID } \\
\text { Feature }\end{array} & \text { Description } \\
\text { Flag }\end{array}\right]\)\begin{tabular}{l} 
M AE 3
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.
VEX.L must be 0 , otherwise instructions will \#UD.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}
\(\mathrm{m} 32 \leftarrow \mathrm{MXCSR} ;\)

Intel C/C++ Compiler Intrinsic Equivalent
_mm_getcsr(void)

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 5; additionally
\#UD If VEX.L= 1,
If VEX.vvvv \(!=1111 B\).

STOS/STOSB/STOSW/STOSD/STOSQ-Store String
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { In }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline AA & STOS m8 & NA & Valid & Valid & For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI. \\
\hline \(A B\) & STOS m16 & NA & Valid & Valid & For legacy mode, store \(A X\) at address ES:(E)DI; For 64bit mode store \(A X\) at address RDI or EDI. \\
\hline \(A B\) & STOS m32 & NA & Valid & Valid & For legacy mode, store EAX at address ES:(E)DI; For 64bit mode store EAX at address RDI or EDI. \\
\hline REX.W + AB & STOS m64 & NA & Valid & N.E. & Store RAX at address RDI or EDI. \\
\hline AA & STOSB & NA & Valid & Valid & For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI. \\
\hline \(A B\) & STOSW & NA & Valid & Valid & For legacy mode, store \(A X\) at address ES:(E)DI; For 64bit mode store \(A X\) at address RDI or EDI. \\
\hline AB & STOSD & NA & Valid & Valid & For legacy mode, store EAX at address ES:(E)DI; For 64bit mode store EAX at address RDI or EDI. \\
\hline REX.W + AB & STOSQ & NA & Valid & N.E. & Store RAX at address RDI or EDI. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NA & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

In non-64-bit and default 64-bit mode; stores a byte, word, or doubleword from the \(A L, A X\), or EAX register (respectively) into the destination operand. The destination operand is a memory location, the address of which is read from either the ES:EDI or ES:DI register (depending on the address-size attribute of the instruction and the
mode of operation). The ES segment cannot be overridden with a segment override prefix.
At the assembly-code level, two forms of the instruction are allowed: the "explicitoperands" form and the "no-operands" form. The explicit-operands form (specified with the STOS mnemonic) allows the destination operand to be specified explicitly. Here, the destination operand should be a symbol that indicates the size and location of the destination value. The source operand is then automatically selected to match the size of the destination operand (the AL register for byte operands, AX for word operands, EAX for doubleword operands). The explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the ES:(E)DI register. These must be loaded correctly before the store string instruction is executed.

The no-operands form provides "short forms" of the byte, word, doubleword, and quadword versions of the STOS instructions. Here also ES:(E)DI is assumed to be the destination operand and \(A L, A X\), or EAX is assumed to be the source operand. The size of the destination and source operands is selected by the mnemonic: STOSB (byte read from register AL), STOSW (word from AX), STOSD (doubleword from EAX).

After the byte, word, or doubleword is transferred from the register to the memory location, the (E)DI register is incremented or decremented according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0 , the register is incremented; if the DF flag is 1 , the register is decremented (the register is incremented or decremented by 1 for byte operations, by 2 for word operations, by 4 for doubleword operations).

In 64-bit mode, the default address size is 64 bits, 32 -bit address size is supported using the prefix 67 H . Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The promoted no-operand mnemonic is STOSQ. STOSQ (and its explicit operands variant) store a quadword from the RAX register into the destination addressed by RDI or EDI. See the summary chart at the beginning of this section for encoding data and limits.

The STOS, STOSB, STOSW, STOSD, STOSQ instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because data needs to be moved into the AL, AX, or EAX register before it can be stored. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

\section*{Operation}

Non-64-bit Mode:
IF (Byte store)

\section*{THEN}

DEST \(\leftarrow A L ;\)
THEN IF DF \(=0\)
THEN \((E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+1\);
ELSE (E)DI \(\leftarrow\) (E)DI - 1;
Fl ;
ELSE IF (Word store)
THEN
DEST \(\leftarrow A X ;\)
THEN IF DF \(=0\)
THEN \((E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+2\);
ELSE (E)DI \(\leftarrow\) (E)DI - 2;
FI ;
FI;
ELSE IF (Doubleword store)
THEN
DEST \(\leftarrow\) EAX;
THEN IF DF \(=0\)
THEN \((E) \mathrm{DI} \leftarrow(E) \mathrm{DI}+4 ;\)
ELSE (E)DI \(\leftarrow\) (E)DI - 4;
FI ;
FI;
FI ;
64-bit Mode:
IF (Byte store)
THEN
DEST \(\leftarrow A L ;\)
THEN IF DF = 0
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+1 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-1 ;\)
Fl ;
ELSE IF (Word store)
THEN
DEST \(\leftarrow A X ;\)
THEN IF DF \(=0\)
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+2 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-2 ;\)
FI;
FI ;
ELSE IF (Doubleword store)
THEN
DEST \(\leftarrow E A X ;\)

THEN IF DF \(=0\)
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+4 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-4 ;\)
FI;
FI;
ELSE IF (Quadword store using REX.W )
THEN
DEST \(\leftarrow\) RAX;
THEN IF DF \(=0\)
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+8 ;\)
ELSE \((R \mid E) D I \leftarrow(R \mid E) D I-8 ;\)
FI;
FI;
Fl ;

Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the limit of the ES segment.
If the ES register contains a NULL segment selector.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the ES segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the ES \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

\section*{STR-Store Task Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
M \(00 / 1\)
\end{tabular} & STR \(r / m 16\)
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the segment selector from the task register (TR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the task state segment (TSS) for the currently running task.
When the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the lower 16 bits of the register and the upper 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of operand size.

In 64-bit mode, operation is the same. The size of the memory operand is fixed at 16 bits. In register stores, the 2-byte TR is zero extended if stored to a 64-bit register.
The STR instruction is useful only in operating-system software. It can only be executed in protected mode.

\section*{Operation}

DEST \(\leftarrow\) TR(SegmentSelector);

\section*{Flags Affected}

None.

\section*{Protected Mode Exceptions}
\#GP(0) If the destination is a memory operand that is located in a nonwritable segment or if the effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & If a page fault occurs.
\end{tabular}
\begin{tabular}{ll} 
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#UD
The STR instruction is not recognized in real-address mode.

\section*{Virtual-8086 Mode Exceptions}
\#UD The STR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(U) & If the stack address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{SUB-Subtract}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 2C ib & SUB AL, imm8 & 1 & Valid & Valid & Subtract imm8 from AL. \\
\hline 2D iw & SUB AX, imm16 & 1 & Valid & Valid & Subtract imm16 from AX. \\
\hline 2D id & SUB EAX, imm32 & 1 & Valid & Valid & Subtract imm32 from EAX. \\
\hline REX.W + 2D id & SUB RAX, imm32 & 1 & Valid & N.E. & Subtract imm32 signextended to 64-bits from RAX. \\
\hline \(80 / 5 \mathrm{ib}\) & SUB \(\mathrm{r} / \mathrm{m8}\), imm8 & MI & Valid & Valid & Subtract imm8 from r/m8. \\
\hline REX + \(80 / 5 \mathrm{ib}\) & SUB r/m8*, imm8 & MI & Valid & N.E. & Subtract imm8 from r/m8. \\
\hline \(81 / 5 \mathrm{iw}\) & SUB r/m16,
imm16 & MI & Valid & Valid & Subtract imm16 from r/m16. \\
\hline \(81 / 5\) id & \[
\begin{aligned}
& \text { SUB r/m32, } \\
& \text { imm32 }
\end{aligned}
\] & MI & Valid & Valid & Subtract imm32 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 81 / 5 \\
& \text { id }
\end{aligned}
\] & SUB r/m64,
imm32 & MI & Valid & N.E. & Subtract imm32 signextended to 64-bits from r/m64. \\
\hline \(83 / 5\) b & SUB r/m16, imm8 & MI & Valid & Valid & Subtract sign-extended imm8 from r/m16. \\
\hline \(83 / 5\) ib & SUB r/m32, imm8 & MI & Valid & Valid & Subtract sign-extended imm8 from r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W }+83 / 5 \\
& i b
\end{aligned}
\] & SUB r/m64, imm8 & MI & Valid & N.E. & Subtract sign-extended imm8 from r/m64. \\
\hline \(28 / r\) & SUB r/m8, r8 & MR & Valid & Valid & Subtract r 8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline REX + \(28 / r\) & SUB r/m8*, r8* & MR & Valid & N.E. & Subtract r 8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline 29 /r & SUB r/m16, r16 & MR & Valid & Valid & Subtract r16 from r/m16. \\
\hline \(29 / r\) & SUB r/m32, r32 & MR & Valid & Valid & Subtract r32 from r/m32. \\
\hline REX.W + 29 /r & SUB r/m64, r32 & MR & Valid & N.E. & Subtract r64 from r/m64. \\
\hline 2A/r & SUB r8, r/m8 & RM & Valid & Valid & Subtract \(\mathrm{r} / \mathrm{m8}\) from r 8. \\
\hline REX + 2A/r & SUB r8*, r/m8* & RM & Valid & N.E. & Subtract \(\mathrm{r} / \mathrm{m8}\) from r 8 . \\
\hline \(2 \mathrm{~B} / \mathrm{r}\) & SUB r16, r/m16 & RM & Valid & Valid & Subtract r/m16 from r16. \\
\hline 2B/r & SUB r32, r/m32 & RM & Valid & Valid & Subtract r/m32 from r32. \\
\hline REX.W + 2B /r & SUB r64, r/m64 & RM & Valid & N.E. & Subtract r/m64 from r64. \\
\hline
\end{tabular}

NOTES:

\footnotetext{
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).
}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
I & AL/AX/EAX/RAX & imm8/26/32 & NA & NA \\
MI & ModRM:r/m \((r, w)\) & imm8/26/32 & NA & NA \\
MR & ModRM:r/m \((r, w)\) & ModRM:reg (r) & NA & NA \\
RM & ModRM:reg \((r, w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.
This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

\section*{Operation}

DEST \(\leftarrow\) (DEST - SRC);

\section*{Flags Affected}

The \(O F, S F, Z F, A F, P F\), and \(C F\) flags are set according to the result.

\section*{Protected Mode Exceptions}
\#GP(0) If the destination is located in a non-writable segment. If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

SUBPD-Subtract Packed Double-Precision Floating-Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 5C /r \\
SUBPD xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Subtract packed doubleprecision floating-point values in \(x m m 2 / m 128\) from xmm1. \\
\hline VEX.NDS.128.66.0F.WIG 5C /r VSUBPD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed doubleprecision floating-point values in xmm3/mem from xmm2 and stores result in xmm1. \\
\hline VEX.NDS.256.66.0F.WIG 5C /r VSUBPD ymm1, ymm2, ymm3/m256 & RVM & V/V & AVX & Subtract packed doubleprecision floating-point values in ymm3/mem from ymm2 and stores result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the two packed double-precision floating-point values in the source operand (second operand) from the two packed double-precision floatingpoint values in the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}

\section*{SUBPD (128-bit Legacy SSE version)}

DEST[63:0] \(\leftarrow\) DEST[63:0] - SRC[63:0]
DEST[127:64] < DEST[127:64] - SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)

\section*{VSUBPD (VEX. 128 encoded version)}

DEST[63:0] \(\leftarrow\) SRC1[63:0] - SRC2[63:0]
DEST[127:64] < SRC1[127:64] - SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VSUBPD (VEX. 256 encoded version)}

DEST[63:0] \(\leftarrow\) SRC1[63:0] - SRC2[63:0]
DEST[127:64] < SRC1[127:64] - SRC2[127:64]
DEST[191:128] \& SRC1[191:128] - SRC2[191:128]
DEST[255:192] \(\leftarrow\) SRC1[255:192] - SRC2[255:192]
Intel C/C++ Compiler Intrinsic Equivalent
SUBPD: __m128d _mm_sub_pd (m128d a, m128d b)
VSUBPD: __m256d _mm256_sub_pd (__m256d a, __m256d b);

\section*{SIMD Floating-Point Exceptions}

Overflow, Underflow, Invalid, Precision, Denormal.

\section*{Other Exceptions}

See Exceptions Type 2.

\title{
SUBPS-Subtract Packed Single-Precision Floating-Point Values
}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF 5C /r SUBPS xmm1 xmm2/m128 & RM & V/V & SSE & Subtract packed singleprecision floating-point values in xmm2/mem from xmm1. \\
\hline VEX.NDS.128.0F.WIG 5C / VSUBPS xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Subtract packed singleprecision floating-point values in xmm3/mem from xmm2 and stores result in xmm1. \\
\hline VEX.NDS.256.0F.WIG 5C / VSUBPS ymm1, ymm2, ymm3/m256 & RVM & V/V & AVX & Subtract packed singleprecision floating-point values in ymm3/mem from ymm2 and stores result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD subtract of the four packed single-precision floating-point values in the source operand (second operand) from the four packed single-precision floatingpoint values in the destination operand (first operand), and stores the packed singleprecision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}
```

SUBPS (128-bit Legacy SSE version)
DEST[31:0] $\leftarrow$ SRC1[31:0] - SRC2[31:0]
DEST[63:32] < SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] < SRC1[127:96] - SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

```

\section*{VSUBPS (VEX. 128 encoded version)}

DEST[31:0] \(\leqslant\) SRC1[31:0] - SRC2[31:0]
DEST[63:32] < SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] < SRC1[127:96] - SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VSUBPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0] - SRC2[31:0]
DEST[63:32] ↔ SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] \& SRC1[127:96] - SRC2[127:96]
DEST[159:128] \(\leqslant\) SRC1[159:128] - SRC2[159:128]
DEST[191:160] \(\leftarrow ~ S R C 1[191: 160]\) - SRC2[191:160]
DEST[223:192] < SRC1[223:192] - SRC2[223:192]
DEST[255:224] \(\leftarrow\) SRC1[255:224] - SRC2[255:224].
Intel C/C++ Compiler Intrinsic Equivalent
SUBPS: __m128 _mm_sub_ps(__m128 a, __m128 b)
VSUBPS: __m256 _mm256_sub_ps (__m256 a, __m256 b);

\section*{SIMD Floating-Point Exceptions}

Overflow, Underflow, Invalid, Precision, Denormal.

\section*{Other Exceptions}

See Exceptions Type 2.

\section*{SUBSD—Subtract Scalar Double-Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
F2 OF 5C /r
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
SUBSD xmm1, xmm2/m64 & RM & V/V & SSE2 & \begin{tabular}{l} 
Subtracts the low double- \\
precision floating-point \\
values in \(x m m 2 / m e m 64\) \\
from \(x m m 1\).
\end{tabular} \\
VEX.NDS.LIG.F2.OF.WIG 5C/r \\
VSUBSD xmm1,xmm2, xmm3/m64 & RVM V/V & AVX & \begin{tabular}{l} 
Subtract the low double- \\
precision floating-point \\
value in xmm3/mem from \\
xmm2 and store the result \\
in xmm1.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the low double-precision floating-point value in the source operand (second operand) from the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SUBSD (128-bit Legacy SSE version)}

DEST[63:0] ↔ DEST[63:0] - SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)
VSUBSD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0] - SRC2[63:0]
DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
SUBSD: __m128d _mm_sub_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 3.

\section*{SUBSS-Subtract Scalar Single-Precision Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
F3 OF 5C /r
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
SUBSS xmm1, xmm2/m32 & RM & V/V & SSE & \begin{tabular}{l} 
Subtract the lower single- \\
precision floating-point \\
values in xmm2/m32 from \\
xmm1.
\end{tabular} \\
VEX.NDS.LIG.F3.OF.WIG 5C/r & RVM V/V & AVX & \begin{tabular}{l} 
Subtract the low single- \\
\\
Srecision floating-point \\
value in xmm3/mem from \\
Vmm2 and store the result \\
in xmm1.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Subtracts the low single-precision floating-point value in the source operand (second operand) from the low single-precision floating-point value in the destination operand (first operand), and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel \({ }^{\circledR}\) 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}

\section*{SUBSS (128-bit Legacy SSE version)} DEST[31:0] \& DEST[31:0] - SRC[31:0] DEST[VLMAX-1:32] (Unmodified)

VSUBSS (VEX. 128 encoded version)
DEST[31:0] \& SRC1[31:0] - SRC2[31:0]
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
SUBSS: __m128 _mm_sub_ss(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 3.

\section*{SWAPGS-Swap GS Base Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Invalid
\end{tabular} & \begin{tabular}{l} 
Description \\
Ef \(01 / 7\)
\end{tabular} \\
SWAPGanges the current GS \\
base register value with the \\
value contained in MSR \\
address C0000102H.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SWAPGS exchanges the current GS base register value with the value contained in MSR address C0000102H (MSR_KERNELGSbase). KernelGSbase is guaranteed to be canonical; so SWAPGS does not perform a canonical check. The SWAPGS instruction is a privileged instruction intended for use by system software.
When using SYSCALL to implement system calls, there is no kernel stack at the OS entry point. Neither is there a straightforward method to obtain a pointer to kernel structures from which the kernel stack pointer could be read. Thus, the kernel can't save general purpose registers or reference memory.
By design, SWAPGS does not require any general purpose registers or memory operands. No registers need to be saved before using the instruction. SWAPGS exchanges the CPL 0 data pointer from the KernelGSbase MSR with the GS base register. The kernel can then use the GS prefix on normal memory references to access kernel data structures. Similarly, when the OS kernel is entered using an interrupt or exception (where the kernel stack is already set up), SWAPGS can be used to quickly get a pointer to the kernel data structures.
The KernelGSbase MSR itself is only accessible using RDMSR/WRMSR instructions. Those instructions are only accessible at privilege level 0 . WRMSR will cause a \#GP(0) if the value to be written to KernelGSbase MSR is non-canonical.
See Table 4-19.
Table 4-19. SWAPGS Operation Parameters
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & \multicolumn{3}{|c|}{ ModR/M Byte } & \multicolumn{2}{c|}{ Instruction } \\
\hline \multirow{4}{*}{ OF 01 } & MOD & REG & R/M & \begin{tabular}{c} 
Not 64-bit \\
Mode
\end{tabular} & 64-bit Mode \\
\cline { 2 - 6 } & MOD \(\neq 11\) & 111 & \(x x x\) & INVLPG & INVLPG \\
\cline { 2 - 6 } & 11 & 111 & 000 & \#UD & SWAPGS \\
\cline { 2 - 6 } & 11 & 111 & \(\neq 000\) & \#UD & \#UD \\
\hline
\end{tabular}

\section*{Operation}

IF CS.L \(\neq 1\) (* Not in 64-Bit Mode *)
THEN
\#UD; FI;
IF CPL \(\neq 0\)
THEN \#GP(0); FI;
tmp \(\leftarrow\) GS(BASE);
GS(BASE) \(\leftarrow\) KERNELGSbase;
KERNELGSbase \(\leftarrow\) tmp;

Flags Affected
None
Protected Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
Real-Address Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
Virtual-8086 Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
Compatibility Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.
64-Bit Mode Exceptions
\#GP(0)
If CPL \(\neq 0\).
If the LOCK prefix is used.

\section*{SYSCALL—Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Invalid
\end{tabular} & \begin{tabular}{l} 
Description \\
Fast call to privilege level 0 \\
System procedures.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SYSCALL saves the RIP of the instruction following SYSCALL to RCX and loads a new RIP from the IA32_LSTAR (64-bit mode). Upon return, SYSRET copies the value saved in RCX to the RIP.

SYSCALL saves RFLAGS (lower 32 bit only) in R11. It then masks RFLAGS with an OS-defined value using the IA32_FMASK (MSR C000_0084). The actual mask value used by the OS is the complement of the value written to the IA32_FMASK MSR. None of the bits in RFLAGS are automatically cleared (except for RF). SYSRET restores RFLAGS from R11 (the lower 32 bits only).
Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:
- The CS and SS base and limit remain the same for all processes, including the operating system (the base is OH and the limit is OFFFFFFFFH).
- The CS of the SYSCALL target has a privilege level of 0 .
- The CS of the SYSRET target has a privilege level of 3 .

SYSCALL/SYSRET do not check for violations of these assumptions.

\section*{Operation}

IF (CS.L \(\neq 1\) ) or (IA32_EFER.LMA \(\neq 1\) ) or (IA32_EFER.SCE \(\neq 1\) )
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
THEN \#UD; FI;
\(R C X \leftarrow R I P ;\)
RIP \(\leftarrow\) LSTAR_MSR;
\(\mathrm{R} 11 \leftarrow\) EFLAGS;
EFLAGS \(\leftarrow(\) EFLAGS MASKED BY IA32_FMASK);
CPL \(\leftarrow 0\);
CS(SEL) \(\leftarrow\) IA32_STAR_MSR[47:32];
\(C S(D P L) \leftarrow 0 ;\)
\(\mathrm{CS}(\) BASE \() \leftarrow 0\);
```

CS(LIMIT) \leftarrow0xFFFFFF;
CS(GRANULAR) \leftarrow 1;
SS(SEL) \leftarrowIA32_STAR_MSR[47:32] + 8;
SS(DPL) \leftarrow0;
SS(BASE) \leftarrow0;
SS(LIMIT) \leftarrow0xFFFFFF;
SS(GRANULAR) \leftarrow1;

```

Flags Affected
All.

Protected Mode Exceptions
\#UD
If Mode \(\neq 64\)-bit.

Real-Address Mode Exceptions
\#UD
If Mode \(\neq 64\)-bit.

Virtual-8086 Mode Exceptions
\#UD
If Mode \(=64\)-bit.

Compatibility Mode Exceptions
\#UD
If Mode \(=64\)-bit.

64-Bit Mode Exceptions
\#UD
If IA32_EFER.SCE \(=0\).
If the LOCK prefix is used.

\section*{SYSENTER-Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En \\
OF 34
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
SYSENTER
\end{tabular} & NP
\end{tabular} Valid \begin{tabular}{lll} 
Valid & \begin{tabular}{l} 
Fast call to privilege level 0 \\
system procedures.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The instruction is optimized to provide the maximum performance for system calls from user code running at privilege level 3 to operating system or executive procedures running at privilege level 0.
Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs:
- IA32_SYSENTER_CS - Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment. This value is also used to compute the segment selector of the privilege level 0 stack segment.
- IA32_SYSENTER_EIP - Contains the 32-bit offset into the privilege level 0 code segment to the first instruction of the selected operating procedure or routine.
- IA32_SYSENTER_ESP - Contains the 32-bit stack pointer for the privilege level 0 stack.

These MSRs can be read from and written to using RDMSR/WRMSR. Register addresses are listed in Table 4-20. The addresses are defined to remain fixed for future Intel 64 and IA-32 processors.

Table 4-20. MSRs Used By the SYSENTER and SYSEXIT Instructions
\begin{tabular}{|l|c|}
\hline \multicolumn{1}{|c|}{ MSR } & Address \\
\hline IA32_SYSENTER_CS & 174 H \\
\hline IA32_SYSENTER_ESP & 175 H \\
\hline IA32_SYSENTER_EIP & 176 H \\
\hline
\end{tabular}

When SYSENTER is executed, the processor:
1. Loads the segment selector from the IA32_SYSENTER_CS into the CS register.
2. Loads the instruction pointer from the IA32_SYSENTER_EIP into the EIP register.
3. Adds 8 to the value in IA32_SYSENTER_CS and loads it into the SS register.
4. Loads the stack pointer from the IA32_SYSENTER_ESP into the ESP register.
5. Switches to privilege level 0.
6. Clears the VM flag in the EFLAGS register, if the flag is set.
7. Begins executing the selected system procedure.

The processor does not save a return IP or other state information for the calling procedure.
The SYSENTER instruction always transfers program control to a protected-mode code segment with a DPL of 0 . The instruction requires that the following conditions are met by the operating system:
- The segment descriptor for the selected system code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and nonconforming permissions.
- The segment descriptor for selected system stack segment selects a flat 32-bit stack segment of up to 4 GBytes, with read, write, accessed, and expand-up permissions.
The SYSENTER instruction can be invoked from all operating modes except realaddress mode.

The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. When executing a SYSENTER instruction, the processor does not save state information for the user code, and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the stack.
To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 code and privilege level 0 operating system procedures, the following conventions must be followed:
- The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and stack segments must be contiguous in the global descriptor table. This convention allows the processor to compute the segment selectors from the value entered in the SYSENTER_CS_MSR MSR.
- The fast system call "stub" routines executed by user code (typically in shared libraries or DLLs) must save the required return IP and processor state information if a return to the calling procedure is required. Likewise, the operating system or executive procedures called with SYSENTER instructions must have access to and use this saved return and state information when returning to the user code.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set

THEN IF (Family \(=6\) ) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; FI;
FI;
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

\section*{Operation}

IF CRO.PE = 0 THEN \#GP(0); Fl;
IF SYSENTER_CS_MSR[15:2] = 0 THEN \#GP(0); Fl;
EFLAGS.VM \(\leftarrow 0\); (* ensures protected mode execution *)
EFLAGS.IF \(\leftarrow 0\);
(* Mask interrupts *)
EFLAGS.RF \(\leftarrow 0\);
CS.SEL \(\leftarrow\) SYSENTER_CS_MSR
(* Operating system provides CS *)
(* Set rest of CS to a fixed value *)
CS.SEL.RPL \(\leftarrow 0\);
CS.BASE \(\leftarrow 0\);
CS.ARbyte.G \(\leftarrow 1\);
(* Flat segment *)
CS.ARbyte. \(S \leftarrow 1\);
CS.ARbyte.TYPE \(\leftarrow\) 1011B;
(* Execute + Read, Accessed *)
CS.ARbyte.D \(\leftarrow\) 1;
(* 32-bit code segment*)
CS.ARbyte.DPL \(\leftarrow\); ;
CS.ARbyte. P \(\leftarrow\) 1;
CS.LIMIT \(\leftarrow\) FFFFFH; (* with 4-KByte granularity, implies a 4-GByte limit *)
CPL \(\leftarrow 0\);
SS.SEL \(\leftarrow \mathrm{CS} . S E L+8 ;\)
(* Set rest of SS to a fixed value *)
SS.SEL.RPL \(\leftarrow 0\);
SS.BASE \(\leftarrow 0\); (* Flat segment *)
SS.ARbyte.G \(\leftarrow 1\);
(* 4-KByte granularity *)
SS.ARbyte. \(S \leftarrow 1\);
SS.ARbyte.TYPE \(\leftarrow 0011 \mathrm{~B}\); (* Read/Write, Accessed *)
SS.ARbyte.D \(\leftarrow 1\);
(* 32-bit stack segment*)
SS.ARbyte.DPL \(\leftarrow 0\);
SS.ARbyte.P \(\leftarrow\) 1;
SS.LIMIT \(\leftarrow\) FFFFFF;
(* with 4-KByte granularity, implies a 4-GByte limit *)
ESP \(\leftarrow\) SYSENTER_ESP_MSR;

EIP \(\leftarrow\) SYSENTER_EIP_MSR;

\section*{IA-32e Mode Operation}

In IA-32e mode, SYSENTER executes a fast system calls from user code running at privilege level 3 (in compatibility mode or 64-bit mode) to 64-bit executive procedures running at privilege level 0 . This instruction is a companion instruction to the SYSEXIT instruction.

In IA-32e mode, the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32_SYSENTER_CS must not contain a NULL selector.

When SYSENTER transfers control, the following fields are generated and bits set:
- Target code segment - Reads non-NULL selector from IA32_SYSENTER_CS.
- New CS attributes - L-bit = 1 (go to 64-bit mode); CS base = 0, CS limit = FFFFFFFFH.
- Target instruction - Reads 64-bit canonical address from IA32_SYSENTER_EIP.
- Stack segment - Computed by adding 8 to the value from IA32_SYSENTER_CS.
- Stack pointer - Reads 64-bit canonical address from IA32_SYSENTER_ESP.
- New SS attributes - SS base \(=0\), SS limit \(=\) FFFFFFFFFH.

Flags Affected
VM, IF, RF (see Operation above)
Protected Mode Exceptions
\#GP(0) If IA32_SYSENTER_CS[15:2] \(=0\).
\#UD If the LOCK prefix is used.

\section*{Real-Address Mode Exceptions}
\#GP If protected mode is not enabled.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

INSTRUCTION SET REFERENCE, M-Z

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{SYSEXIT-Fast Return from Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 35 & SYSEXIT & NP & Valid & Valid & \begin{tabular}{l} 
Fast return to privilege level \\
3 user code.
\end{tabular} \\
REX.W + OF 35 & SYSEXIT & NP & Valid & Valid & \begin{tabular}{l} 
Fast return to 64-bit mode \\
privilege level 3 user code.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Executes a fast return to privilege level 3 user code. SYSEXIT is a companion instruction to the SYSENTER instruction. The instruction is optimized to provide the maximum performance for returns from system procedures executing at protections levels 0 to user procedures executing at protection level 3. It must be executed from code executing at privilege level 0.
Prior to executing SYSEXIT, software must specify the privilege level 3 code segment and code entry point, and the privilege level 3 stack segment and stack pointer by writing values into the following MSR and general-purpose registers:
- IA32_SYSENTER_CS - Contains a 32-bit value, of which the lower 16 bits are the segment selector for the privilege level 0 code segment in which the processor is currently executing. This value is used to compute the segment selectors for the privilege level 3 code and stack segments.
- EDX - Contains the 32-bit offset into the privilege level 3 code segment to the first instruction to be executed in the user code.
- ECX - Contains the 32-bit stack pointer for the privilege level 3 stack.

The IA32_SYSENTER_CS MSR can be read from and written to using RDMSR/WRMSR. The register address is listed in Table 4-20. This address is defined to remain fixed for future Intel 64 and IA-32 processors.
When SYSEXIT is executed, the processor:
1. Adds 16 to the value in IA32_SYSENTER_CS and loads the sum into the CS selector register.
2. Loads the instruction pointer from the EDX register into the EIP register.
3. Adds 24 to the value in IA32_SYSENTER_CS and loads the sum into the SS selector register.
4. Loads the stack pointer from the ECX register into the ESP register.
5. Switches to privilege level 3.
6. Begins executing the user code at the EIP address.

See "SWAPGS—Swap GS Base Register" in this chapter for information about using the SYSENTER and SYSEXIT instructions as companion call and return instructions.

The SYSEXIT instruction always transfers program control to a protected-mode code segment with a DPL of 3 . The instruction requires that the following conditions are met by the operating system:
- The segment descriptor for the selected user code segment selects a flat, 32-bit code segment of up to 4 GBytes, with execute, read, accessed, and nonconforming permissions.
- The segment descriptor for selected user stack segment selects a flat, 32-bit stack segment of up to 4 GBytes, with expand-up, read, write, and accessed permissions.

The SYSEXIT instruction can be invoked from all operating modes except realaddress mode and virtual 8086 mode.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set
THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; Fl;
FI;
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

\section*{Operation}

IF SYSENTER_CS_MSR[15:2] = 0 THEN \#GP(0); FI;
IF CRO.PE \(=0\) THEN \#GP(0); Fl;
IF CPL \(=0\) THEN \#GP(0); FI;
CS.SEL \(\leftarrow(\) SYSENTER_CS_MSR + 16); (* Segment selector for return CS *)
(* Set rest of CS to a fixed value *)
CS.SEL.RPL \(\leftarrow 3\);
CS.BASE \(\leftarrow 0\); (* Flat segment *)
```

CS.ARbyte.G \leftarrow 1;
CS.ARbyte.S \leftarrow 1;
CS.ARbyte.TYPE \leftarrow 1011B;
CS.ARbyte.D }\leftarrow 1
CS.ARbyte.DPL \leftarrow3;
CS.ARbyte.P \leftarrow 1;
CS.LIMIT \leftarrowFFFFFFH;
CPL}\leftarrow3
SS.SEL \leftarrow (SYSENTER_CS_MSR + 24);
(* Set rest of SS to a fixed value *);
SS.SEL.RPL \leftarrow3;
SS.BASE \leftarrow 0;
SS.ARbyte.G \leftarrow1;
SS.ARbyte.S \leftarrow 1;
SS.ARbyte.TYPE \leftarrow0011B;
SS.ARbyte.D \leftarrow 1;
SS.ARbyte.DPL \leftarrow3;
SS.ARbyte.P \leftarrow 1;
SS.LIMIT }\leftarrowFFFFFFH; (* with 4-KByte granularity, implies a 4-GByte limit *)
ESP \leftarrowECX;
EIP}\leftarrowEDX

```

\section*{IA-32e Mode Operation}

In IA-32e mode, SYSEXIT executes a fast system calls from a 64-bit executive procedures running at privilege level 0 to user code running at privilege level 3 (in compatibility mode or 64-bit mode). This instruction is a companion instruction to the SYSENTER instruction.

In IA-32e mode, the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs hold 64-bit addresses and must be in canonical form; IA32_SYSENTER_CS must not contain a NULL selector.

When the SYSEXIT instruction transfers control to 64-bit mode user code using REX.W, the following fields are generated and bits set:
- Target code segment - Computed by adding 32 to the value in the IA32_SYSENTER_CS.
- New CS attributes - L-bit = 1 (go to 64-bit mode).
- Target instruction - Reads 64-bit canonical address in RDX.
- Stack segment - Computed by adding 8 to the value of CS selector.
- Stack pointer - Update RSP using 64-bit canonical address in RCX.

When SYSEXIT transfers control to compatibility mode user code when the operand size attribute is 32 bits, the following fields are generated and bits set:
- Target code segment - Computed by adding 16 to the value in IA32_SYSENTER_CS.
- New CS attributes - L-bit \(=0\) (go to compatibility mode).
- Target instruction - Fetch the target instruction from 32-bit address in EDX.
- Stack segment - Computed by adding 24 to the value in IA32_SYSENTER_CS.
- Stack pointer - Update ESP from 32-bit address in ECX.

\section*{Flags Affected}

None.
\begin{tabular}{ll} 
Protected Mode Exceptions \\
\#GP(0) & If IA32_SYSENTER_CS[15:2] \(=0\). \\
& If \(C P L \neq 0\). \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#GP If protected mode is not enabled.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) Always.

Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0)
If IA32_SYSENTER_CS = 0.
If CPL \(\neq 0\).
If ECX or EDX contains a non-canonical address.
\#UD If the LOCK prefix is used.

\section*{SYSRET-Return From Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 07 & SYSRET & NP & Valid & \begin{tabular}{l} 
Invalid
\end{tabular} & \begin{tabular}{l} 
Return to compatibility \\
mode from fast system call
\end{tabular} \\
REX.W + OF 07 & SYSRET & NP & Valid & Invalid & \begin{tabular}{l} 
Return to 64-bit mode from \\
fast system call
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SYSCALL saves the RIP of the instruction following the SYSCALL into RCX and loads the new RIP from the LSTAR (64-bit mode only). Upon return, SYSRET copies the value saved in RCX to the RIP.

In a return to 64-bit mode using Osize 64, SYSRET sets the CS selector value to MSR IA32_STAR[63:48] +16. The SS is set to IA32_STAR[63:48] + 8 .

SYSRET transfer control to compatibility mode using Osize 32. The CS selector value is set to MSR IA32_STAR[63:48]. The SS is set to IA32_STAR[63:48] + 8.

It is the responsibility of the OS to keep descriptors in the GDT/LDT that correspond to selectors loaded by SYSCALL/SYSRET consistent with the base, limit and attribute values forced by the these instructions.
Software should not alter the CS or SS descriptors in a manner that violates the following assumptions made by SYSCALL/SYSRET:
- CS and SS base and limit remain the same for all processes, including the operating system.
- CS of the SYSCALL target has a privilege level of 0 .
- CS of the SYSRET target has a privilege level of 3 .

SYSCALL/SYSRET do not check for violations of these assumptions.

\section*{Operation}

IF (CS.L \(\neq 1\) ) or (IA32_EFER.LMA \(\neq 1\) ) or (IA32_EFER.SCE \(\neq 1\) )
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
THEN \#UD; FI;
IF (CPL \(\neq 0\) )
THEN \#GP(0); Fl;
IF (RCX = CANONICAL_ADDRESS)
```

    THEN #GP(0); Fl;
    IF (OPERAND_SIZE = 64)
THEN (* Return to 64-Bit Mode *)
EFLAGS }\leftarrow\mathrm{ R11;
CPL}\leftarrow0\times3
CS(SEL) \leftarrow IA32_STAR[63:48] + 16;
CS(PL)}\leftarrow0x3
SS(SEL) \leftarrowIA32_STAR[63:48] + 8;
SS(PL)\leftarrow0x3;
RIP \leftarrowRCX;
ELSE (* Return to Compatibility Mode *)
EFLAGS }\leftarrow\mathrm{ R11;
CPL}\leftarrow0\times3
CS(SEL) \leftarrowIA32_STAR[63:48];
CS(PL) \leftarrow0x3;
SS(SEL) \leftarrowIA32_STAR[63:48] + 8;
SS(PL) \leftarrow0x3;
EIP }\leftarrow\mathrm{ ECX;
Fl;
Flags Affected
VM, IF, RF.
Protected Mode Exceptions
\#UD If Mode }==64\mathrm{ -Bit.
Real-Address Mode Exceptions
\#UD If Mode }==64-Bit
Virtual-8086 Mode Exceptions
\#UD If Mode }==64\mathrm{ -Bit.
Compatibility Mode Exceptions
\#UD If Mode ==64-Bit.
64-Bit Mode Exceptions
\#UD
If IA32_EFER.SCE bit = 0.
If the LOCK prefix is used.
\#GP(0) If CPL}\not=0\mathrm{ 0.
If ECX contains a non-canonical address.

```

TEST-Logical Compare
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline A8 ib & TEST AL, imm8 & 1 & Valid & Valid & AND imm8 with AL; set SF, ZF, PF according to result. \\
\hline A9 iw & TEST AX, imm16 & 1 & Valid & Valid & AND imm16 with AX; set SF, ZF, PF according to result. \\
\hline A9 id & TEST EAX, imm32 & 1 & Valid & Valid & AND imm32 with EAX; set \(S F, Z F, P F\) according to result. \\
\hline REX.W + A9 id & TEST RAX, imm32 & 1 & Valid & N.E. & AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result. \\
\hline F6 /0 ib & TEST r/m8, imm8 & MI & Valid & Valid & AND imm8 with \(\mathrm{r} / \mathrm{m8}\); set SF, ZF, PF according to result. \\
\hline REX + F6 /0 ib & TEST r/m8*, imm8 & MI & Valid & N.E. & AND imm8 with r/m8; set SF, ZF, PF according to result. \\
\hline F7 /0 iw & TEST r/m16, imm16 & MI & Valid & Valid & AND imm16 with \(\mathrm{r} / \mathrm{m} 16\); set SF, ZF, PF according to result. \\
\hline F7 /0 id & TEST r/m32, imm32 & MI & Valid & Valid & AND imm32 with r/m32; set SF, ZF, PF according to result. \\
\hline \[
\begin{aligned}
& \text { REX.W + F7 /O } \\
& \text { id }
\end{aligned}
\] & TEST r/m64, imm32 & MI & Valid & N.E. & AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result. \\
\hline \(84 / r\) & TEST r/m8, r 8 & MR & Valid & Valid & AND 88 with \(\mathrm{r} / \mathrm{m8}\); set SF, ZF, PF according to result. \\
\hline REX + \(84 /\) r & TEST r/m8*, 8** \(^{*}\) & MR & Valid & N.E. & AND r8 with r/m8; set SF, ZF, PF according to result. \\
\hline 85 /r & TEST r/m16, r16 & MR & Valid & Valid & AND r16 with r/m16; set SF, ZF, PF according to result. \\
\hline 85 /r & TEST r/m32, r32 & MR & Valid & Valid & AND r32 with r/m32; set SF, ZF, PF according to result. \\
\hline REX.W + \(85 /\) / & TEST r/m64, r64 & MR & Valid & N.E. & AND r64 with r/m64; set SF, ZF, PF according to result. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
I & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
MI & ModRM:r/m (r) & imm8/16/32 & NA & NA \\
MR & ModRM:r/m (r) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

TEMP \(\leftarrow\) SRC1 AND SRC2;
SF \(\leftarrow M S B(T E M P) ;\)
IF TEMP \(=0\)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
FI:
PF \(\leftarrow\) BitwiseXNOR(TEMP[0:7]);
\(C F \leftarrow 0\);
\(\mathrm{OF} \leftarrow 0\);
(* AF is undefined *)

\section*{Flags Affected}

The OF and CF flags are set to 0 . The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

\section*{Protected Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support \\
66 OF 2E /r
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
UCOMISD xmm1, xmm2/m64 & RM & V/V & SSE2 & \begin{tabular}{l} 
Compares (unordered) the \\
low double-precision \\
floating-point values in \\
xmm1 and xmm2/m64 and \\
set the EFLAGS accordingly.
\end{tabular} \\
VEX.LIG.66.0F.WIG 2E/r & RM & V/V & AVX & \begin{tabular}{l} 
Compare low double \\
\end{tabular} \\
VUCOMISD xmm1, xmm2/m64 & & & & \begin{tabular}{l} 
values in xmm1 and \\
xmm2/mem64 and set the \\
EFLAGS flags accordingly.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs and unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a NaN (QNaN or SNaN).
Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.

The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (\#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN .

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vVVv is reserved and must be 1111b, otherwise instructions will \#UD.
Operation
RESULT \(\leftarrow\) UnorderedCompare(SRC1[63:0] < > SRC2[63:0]) \{(* Set EFLAGS *)CASE (RESULT) OF
UNORDERED: \(\quad Z F, P F, C F \leftarrow 111 ;\)
GREATER_THAN:

\[
\text { ZF, PF, CF } \leftarrow 000 ;
\]
\[
\text { LESS_THAN: } \quad \text { ZF, PF, CF } \leftarrow 001 ;
\]
\[
\text { EQUAL: } \quad Z F, P F, C F \leftarrow 100 ;
\]
ESAC;\(\mathrm{OF}, \mathrm{AF}, \mathrm{SF} \leftarrow 0\);
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_ucomieq_sd(__ ..... m128d a, __m128d b)
int _mm_ucomilt_sd(__m128d a,_m128d b)
int _mm_ucomile_sd(__m128d a, __m128d b)
int _mm_ucomigt_sd(__m128d a, __m128d b)
int _mm_ucomige_sd(__ ..... m128d a, __m128d b)
int _mm_ucomineq_sd(__ m128d a, ..... __m128d b)
SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

\section*{UCOMISS-Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF 2E/r UCOMISS xmm1, xmm2/m32 & RM & V/V & SSE & Compare lower singleprecision floating-point value in \(x m m 1\) register with lower single-precision floating-point value in xmm2/mem and set the status flags accordingly. \\
\hline VEX.LIG.OF.WIG 2E/r VUCOMISS xmm1, xmm2/m32 & RM & V/V & AVX & Compare low single precision floating-point values in xmm1 and xmm2/mem32 and set the EFLAGS flags accordingly. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs and unordered compare of the single-precision floating-point values in the low doublewords of the source operand 1 (first operand) and the source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). In The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a NaN (QNaN or SNaN ).
Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 32 bit memory location.
The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (\#I) only when a source operand is an SNaN. The COMISS instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.
Operation
RESULT \(\leftarrow\) UnorderedCompare(SRC1[31:0] <> SRC2[31:0]) \{(* Set EFLAGS *)CASE (RESULT) OF
UNORDERED: \(\quad Z F, P F, C F \leftarrow 111 ;\)
GREATER_THAN: \(\quad \mathrm{ZF}, \mathrm{PF}, \mathrm{CF} \leftarrow 000\);
LESS_THAN: ..... ZF,PF,CF \(\leftarrow 001\);
EQUAL: ZF,PF,CF \(\leftarrow 100\);
ESAC;OF,AF,SF \(\leftarrow 0\);
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_ucomieq_ss(__m ..... m128 a, _m128 b)
int _mm_ucomilt_ss(__m ..... m128 a, __m128 b)
int _mm_ucomile_ss(__m128 a, ..... m128 b)
int _mm_ucomigt_ss(_ ..... m128 a, __m128 b)
int _mm_ucomige_ss(__ m128a, ..... _m128 b)
int _mm_ucomineq_ss( m128 a,

\(\qquad\)
 m128 b)
SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv != 1111B.

\section*{UD2-Undefined Instruction}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF OB
\end{tabular} & UD2
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Generates an invalid opcode exception. This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcode for this instruction is reserved for this purpose.

Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory.

Even though it is the execution of the UD2 instruction that causes the invalid opcode exception, the instruction pointer saved by delivery of the exception references the UD2 instruction (and not the following instruction).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}
\#UD (* Generates invalid opcode exception *);

\section*{Flags Affected}

None.

Exceptions (All Operating Modes)
\#UD Raises an invalid opcode exception in all operating modes.

\section*{UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline 66 OF 15 /r UNPCKHPD xmm1, xmm2/m128 & RM & V/V & SSE2 & Unpacks and Interleaves double-precision floatingpoint values from high quadwords of \(x m m 1\) and xmm2/m128. \\
\hline VEX.NDS.128.66.0F.WIG 15 /г VUNPCKHPD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values from high quadwords of \(x \mathrm{~mm} 2\) and xmm3/m128. \\
\hline VEX.NDS.256.66.0F.WIG 15 /г VUNPCKHPD ymm1,ymm2, ymm3/m256 & RVM & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values from high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the high double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-20.


Figure 4-20. UNPCKHPD Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

UNPCKHPD (128-bit Legacy SSE version)
DEST[63:0] \(\leftarrow\) SRC1[127:64]
DEST[127:64] < SRC2[127:64]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKHPD (VEX. 128 encoded version)
DEST[63:0] < SRC1[127:64]
DEST[127:64] \(\leftarrow\) SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VUNPCKHPD (VEX. 256 encoded version)}

DEST[63:0] \(\leftarrow\) SRC1[127:64]
DEST[127:64] \(\leftarrow\) SRC2[127:64]
DEST[191:128] < SRC1[255:192]
DEST[255:192] < SRC2[255:192]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD: __m128d _mm_unpackhi_pd(__m128d a, __m128d b)
UNPCKHPD: __m256d _mm256_unpackhi_pd(
 m256da, ..... _m256d b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

\section*{UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
OF 15 /r \\
UNPCKHPS xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE & Unpacks and Interleaves single-precision floatingpoint values from high quadwords of \(x m m 1\) and xmm2/mem into xmm1. \\
\hline VEX.NDS.128.0F.WIG 15 / VUNPCKHPS xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from high quadwords of \(x \mathrm{~mm} 2\) and xmm3/m128. \\
\hline VEX.NDS.256.0F.WIG 15 /r VUNPCKHPS ymm1,ymm2,ymm3/m256 & RVM & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the high-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-21. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-21. UNPCKHPS Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

\section*{UNPCKHPS (128-bit Legacy SSE version)}

DEST[31:0] \& SRC1[95:64]
DEST[63:32] \& SRC2[95:64]
DEST[95:64] \& SRC1[127:96]
DEST[127:96] \& SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)
```

VUNPCKHPS (VEX. }128\mathrm{ encoded version)
DEST[31:0] < SRC1[95:64]
DEST[63:32] < SRC2[95:64]
DEST[95:64] < SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[VLMAX-1:128] <0

```
```

VUNPCKHPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[95:64]
DEST[63:32] < SRC2[95:64]
DEST[95:64] < SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[159:128] < SRC1[223:192]
DEST[191:160] < SRC2[223:192]
DEST[223:192] < SRC1[255:224]
DEST[255:224] < SRC2[255:224]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPS: __m128 _mm_unpackhi_ps(__m128 a, __m128 b)
UNPCKHPS: __m256 _mm256_unpackhi_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

```

\section*{UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 0F 14 /г \\
UNPCKLPD xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Unpacks and Interleaves double-precision floatingpoint values from low quadwords of \(x m m 1\) and xmm2/m128. \\
\hline VEX.NDS.128.66.0F.WIG 14 /г VUNPCKLPD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values low high quadwords of \(x \mathrm{~mm} 2\) and xmm3/m128. \\
\hline VEX.NDS.256.66.0F.WIG 14 /r VUNPCKLPD ymm1,ymm2, ymm3/m256 & RVM & V/V & AVX & Unpacks and Interleaves double precision floatingpoint values low high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-22. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-22. UNPCKLPD Instruction Low Unpack and Interleave Operation
When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128 -bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

\section*{Operation}

UNPCKLPD (128-bit Legacy SSE version)
DEST[63:0] \(\leftarrow\) SRC1[63:0]
DEST[127:64] \(\leftarrow\) SRC2[63:0]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKLPD (VEX. 128 encoded version)
DEST[63:0] \& SRC1[63:0]
DEST[127:64] \(\leftarrow\) SRC2[63:0]
DEST[VLMAX-1:128] <0
VUNPCKLPD (VEX. 256 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0]

DEST[127:64] \(\leftarrow \operatorname{SRC2[63:0]~}\)
DEST[191:128] \& SRC1[191:128]
DEST[255:192] \(\leftarrow\) SRC2[191:128]

Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD: __m128d _mm_unpacklo_pd(__m128d a, __m128d b)
UNPCKLPD: __m256d _mm256_unpacklo_pd(__m256d a, __m256d b)

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4.

\section*{UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
OF 14 /r \\
UNPCKLPS xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE & Unpacks and Interleaves single-precision floatingpoint values from low quadwords of \(x m m 1\) and xmm2/mem into xmm1. \\
\hline VEX.NDS.128.0F.WIG 14 /г VUNPCKLPS \(\mathrm{xmm1} 1, \mathrm{xmm2}\), xmm3/m128 & RVM & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from low quadwords of \(\mathrm{xmm2}\) and xmm3/m128. \\
\hline VEX.NDS.256.0F.WIG 14 /r VUNPCKLPS ymm1,ymm2,ymm3/m256 & RVM & V/V & AVX & Unpacks and Interleaves single-precision floatingpoint values from low quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the low-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-23. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-23. UNPCKLPS Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (255:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits ( \(255: 128\) ) of the corresponding YMM register destination are zeroed.

\section*{Operation}

UNPCKLPS (128-bit Legacy SSE version)
DEST[31:0] \(\leftarrow\) SRC1[31:0]
DEST[63:32] \(\leftarrow\) SRC2[31:0]
DEST[95:64] \(\leftarrow\) SRC1[63:32]
DEST[127:96] \(\leqslant\) SRC2[63:32]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKLPS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0]
DEST[63:32] \(\leqslant\) SRC2[31:0]
DEST[95:64] \(\leqslant\) SRC1[63:32]
DEST[127:96] \(\leftarrow\) SRC2[63:32]
```

DEST[VLMAX-1:128] <0
UNPCKLPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0]
DEST[63:32] < SRC2[31:0]
DEST[95:64] < SRC1[63:32]
DEST[127:96] < SRC2[63:32]
DEST[159:128] < SRC1[159:128]
DEST[191:160] < SRC2[159:128]
DEST[223:192] < SRC1[191:160]
DEST[255:224] < SRC2[191:160]

```
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKLPS: __m128 _mm_unpacklo_ps(__m128 a, __m128 b)
UNPCKLPS: __m256 _mm256_unpacklo_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

VBROADCAST-Load with Broadcast
\begin{tabular}{|lllll|}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{ll} 
64/32-bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.128.66.0F38.W0 18/r & RM & I/V & AVX & \begin{tabular}{l} 
Broadcast single-precision \\
floating-point element in \\
mem to four locations in
\end{tabular} \\
VBROADCASTSS xmm1, m32
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Load floating point values from the source operand (second operand) and broadcast to all elements of the destination operand (first operand).
The destination operand is a YMM register. The source operand is either a 32-bit, 64bit, or 128-bit memory location. Register source encodings are reserved and will \#UD.
VBROADCASTSD and VBROADCASTF128 are only supported as 256-bit wide versions. VBROADCASTSS is supported in both 128-bit and 256-bit wide versions.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
If VBROADCASTSD or VBROADCASTF128 is encoded with VEX.L= 0 , an attempt to execute the instruction encoded with VEX.L= 0 will cause an \#UD exception.


Figure 4-24. VBROADCASTSS Operation (VEX. 256 encoded version)


Figure 4-25. VBROADCASTSS Operation (128-bit version)


Figure 4-26. VBROADCASTSD Operation


Figure 4-27. VBROADCASTF128 Operation

\section*{Operation}
```

VBROADCASTSS (128 bit version)
temp < SRC[31:0]
DEST[31:0] < temp
DEST[63:32] < temp
DEST[95:64] < temp
DEST[127:96] < temp
DEST[VLMAX-1:128]}\leftarrow

```

VBROADCASTSS (VEX. 256 encoded version)
```

temp < SRC[31:0]
DEST[31:0] \leftarrow temp
DEST[63:32] \leftarrow temp
DEST[95:64] < temp
DEST[127:96] < temp
DEST[159:128] \leftarrow temp
DEST[191:160] < temp
DEST[223:192] \leftarrow temp
DEST[255:224] < temp

```
VBROADCASTSD (VEX. 256 encoded version)
temp \(\leftarrow\) SRC[63:0]
DEST[63:0] \(\leftarrow\) temp
DEST[127:64] < temp
DEST[191:128] < temp
DEST[255:192] \(\leftarrow\) temp
VBROADCASTF128
temp \(\leftarrow\) SRC[127:0]
DEST[127:0] \(\leftarrow\) temp
DEST[VLMAX-1:128] < temp

Intel C/C++ Compiler Intrinsic Equivalent
\begin{tabular}{|c|c|}
\hline VBROADCASTSS: & __m128 _mm_broadcast_ss(float *a); \\
\hline VBROADCASTSS: & _m256 _mm256_broadcast_ss(float *a); \\
\hline VBROADCASTSD: & __m256d _mm256_broadcast_sd(double *a); \\
\hline VBROADCASTF128: & __m256 _mm256_broadcast_ps(__m128 * a); \\
\hline VBROADCASTF128: & __m256d _mm256_broadcast_pd(__m128d * \\
\hline
\end{tabular}

\section*{Flags Affected}

None.
Other Exceptions
See Exceptions Type 6; additionally
\#UD \begin{tabular}{ll} 
If VEX.L \(=0\) for VBROADCASTSD \\
& If VEX.L \(=0\) for VBROADCASTF128 \\
& If VEX. \(W=1\).
\end{tabular}

\section*{VCVTPH2PS—Convert 16-bit FP Values to Single-Precision FP Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & CPUID Feature Flag & Description \\
\hline VEX.256.66.0F38.WO 13 /г VCVTPH2PS ymm1, xmm2/m128 & RM & V/V & F16C & Convert eight packed half precision (16-bit) floatingpoint values in xmm2/m128 to packed single-precision floating-point value in ymm1. \\
\hline VEX.128.66.0F38.WO \(13 / г\) VCVTPH2PS xmm1, xmm2/m64 & RM & V/V & F16C & Convert four packed half precision (16-bit) floatingpoint values in xmm2/m64 to packed single-precision floating-point value in xmm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Converts four/eight packed half precision (16-bits) floating-point values in the loworder 64/128 bits of an XMM/YMM register or 64/128-bit memory location to four/eight packed single-precision floating-point values and writes the converted values into the destination XMM/YMM register.

If case of a denormal operand, the correct normal result is returned. MXCSR.DAZ is ignored and is treated as if it 0 . No denormal exception is reported on MXCSR.

128-bit version: The source operand is a XMM register or 64-bit memory location. The destination operand is a XMM register. The upper bits (255:128) of the corresponding destination YMM register are zeroed.
256-bit version: The source operand is a XMM register or 128-bit memory location. The destination operand is a YMM register.
The diagram below illustrates how data is converted from four packed half precision (in 64 bits) to four single precision (in 128 bits) FP values.
Note: VEX.vvvv is reserved (must be 1111b).

xmm2/mem64

Figure 4-28. VCVTPH2PS (128-bit Version)
```

Operation
vCvt_h2s(SRC1[15:0])
{
RETURN Cvt_Half_Precision_To_Single_Precision(SRC1[15:0]);
}

```

\section*{VCVTPH2PS (VEX. 256 encoded version)}

DEST[31:0] \&vCvt_h2s(SRC1[15:0]);
DEST[63:32] <vCvt_h2s(SRC1[31:16]);
DEST[95:64] <vCvt_h2s(SRC1[47:32]);
DEST[127:96] \&vCvt_h2s(SRC1[63:48]);
DEST[159:128] <vCvt_h2s(SRC1[79:64]);
DEST[191:160] \&vCvt_h2s(SRC1[95:80]);
DEST[223:192] \&vCvt_h2s(SRC1[111:96]);
DEST[255:224] <vCvt_h2s(SRC1[127:112]);
VCVTPH2PS (VEX. 128 encoded version)
DEST[31:0] \&vCvt_h2s(SRC1[15:0]);
DEST[63:32] <vCvt_h2s(SRC1[31:16]);
DEST[95:64] <vCvt_h2s(SRC1[47:32]);
DEST[127:96] \&vCvt_h2s(SRC1[63:48]);
DEST[VLMAX-1:128] <0

\section*{Flags Affected}

None

Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_cvtph_ps ( __m128i m1);
__m256 _mm256_cvtph_ps ( __m128i m1)
SIMD Floating-Point Exceptions
Invalid

Other Exceptions
Exceptions Type 11 (do not report \#AC); additionally
\#UD
If VEX.W=1.

\section*{VCVTPS2PH-Convert Single-Precision FP value to 16 -bit FP value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & \begin{tabular}{l}
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
\hline VEX.256.66.0F3A.WO 1D /r ib VCVTPS2PH xmm1/m128, ymm2, imm8 & MR & V/V & F16C & Convert eight packed single-precision float-ing-point value in ymm2 to packed half-precision (16-bit) floatingpoint value in xmm1/mem. Imm8 provides rounding controls. \\
\hline VEX.128.66.0F3A.W0.1D / i ib VCVTPS2PH xmm1/m64, xmm2, imm8 & MR & V/V & F16C & Convert four packed single-precision float-ing-point value in xmm2 to packed half-precision (16-bit) floatingpoint value in xmm1/mem. Imm8 provides rounding controls. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MR & ModRM:r/m \((w)\) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Convert four or eight packed single-precision floating values in first source operand to four or eight packed half-precision (16-bit) floating-point values. The rounding mode is specified using the immediate field (imm8).
Underflow results (i.e. tiny results) are converted to denormals. MXCSR.FTZ is ignored. If a source element is denormal relative to input format with DM masked and at least one of PM or UM unmasked; a SIMD exception will be raised with DE, UE and PE set.

128-bit version: The source operand is a XMM register. The destination operand is a XMM register or 64-bit memory location. If destination operand is a register then the upper bits ( \(255: 64\) ) of corresponding YMM register are zeroed.
256-bit version: The source operand is a YMM register. The destination operand is a XMM register or 128-bit memory location. If the destination operand is a register, the upper bits ( \(255: 128\) ) of the corresponding YMM register are zeroed.
Note: VEX.vvvv is reserved (must be 1111b).

The diagram below illustrates how data is converted from four packed single precision (in 128 bits) to four half precision (in 64 bits) FP values.

VCVTPS2PH xmm1/mem64, xmm2, imm8


Figure 4-29. VCVTPS2PH (128-bit Version)

The immediate byte defines several bit fields that controls rounding operation. The effect and encoding of RC field are listed in Table 4-21.

Table 4-21. Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions
\begin{tabular}{|l|l|l|l|}
\hline Bits & Field Name/value & Description & \multirow{2}{*}{ Comment } \\
\hline \multirow{4}{*}{ Imm[1:0] } & RC=00B & Round to nearest even & \multirow{2}{*}{ If Imm[2] = 0 } \\
\cline { 2 - 3 } & RC=01B & Round down & \multirow{3}{*}{} \\
\cline { 2 - 3 } & RC=10B & Round up & Truncate \\
\cline { 2 - 3 } & RC=11B & \begin{tabular}{l} 
Use imm[1:0] for round- \\
ing
\end{tabular} & Ignore MXCSR.RC \\
\hline \multirow{3}{*}{ Imm[2] } & MS1=0 & \begin{tabular}{l} 
Use MXCSR.RC for round- \\
ing
\end{tabular} & \\
\cline { 2 - 3 } & MS1=1 & Ignored by processor & \\
\hline Imm[7:3] & Ignored & & \\
\hline
\end{tabular}

\section*{Operation}
vCvt_s2h(SRC1[31:0])
\{
IF Imm[2] = 0
THEN // using Imm[1:0] for rounding control, see Table 4-21
RETURN Cvt_Single_Precision_To_Half_Precision_FP_Imm(SRC1[31:0]);
ELSE // using MXCSR.RC for rounding control
RETURN Cvt_Single_Precision_To_Half_Precision_FP_Mxcsr(SRC1[31:0]);
Fl;
```

}

```

VCVTPS2PH (VEX. 256 encoded version)
DEST[15:0] \(\leftarrow ~ v C v t \_s 2 h(S R C 1[31: 0]) ; ~\)
DEST[31:16] \(\leftarrow v C v t \_s 2 h(S R C 1[63: 32]) ;\)
DEST[47:32] \(\leqslant ~ v C v t \_s 2 h(S R C 1[95: 64]) ;\)
DEST[63:48] \(\leftarrow\) vCvt_s2h(SRC1[127:96]);
DEST[79:64] \(\leftarrow v C v t \_s 2 h(S R C 1[159: 128]) ; ~\)
DEST[95:80] \& vCvt_s2h(SRC1[191:160]);
DEST[111:96] \(\leftarrow\) vCvt_s2h(SRC1[223:192]);
DEST[127:112] <vCvt_s2h(SRC1[255:224]);
DEST[255:128] \(\leftarrow 0\)
```

VCVTPS2PH (VEX. 128 encoded version)
DEST[15:0] $\leftarrow v C v t \_s 2 h(S R C 1[31: 0]) ;$
DEST[31:16] $\leftarrow ~ v C v t \_s 2 h(S R C 1[63: 32]) ; ~$
DEST[47:32] $\leftarrow v C v t \_s 2 h(S R C 1[95: 64]) ;$
DEST[63:48] $\leftarrow v C v t \_s 2 h(S R C 1[127: 96]) ; ~$
DEST[VLMAX-1:64] <0

```

\section*{Flags Affected}

None

Intel C/C++ Compiler Intrinsic Equivalent
__m128i _mm_cvtps_ph ( __m128 m1, const int imm);
__m128i _mm256_cvtps_ph(__m256 m1, const int imm);

SIMD Floating-Point Exceptions
Invalid, Underflow, Overflow, Precision, Denormal (if MXCSR.DAZ=0);
Other Exceptions
Exceptions Type 11 (do not report \#AC); additionally
\#UD If VEX.W=1.

\section*{VERR/VERW-Verify a Segment for Reading or Writing}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF \(00 / 4\) & VERR r/m16 & M & Valid & Valid & Set ZF=1 if segment specified with r/m16 can be read. \\
\hline OF \(00 / 5\) & VERW r/m16 & M & Valid & Valid & Set \(\mathrm{ZF}=1\) if segment specified with r/m16 can be written. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM: \(/ \mathrm{m}(\mathrm{r})\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16 -bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable (VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.
To set the ZF flag, the following conditions must be met:
- The segment selector is not NULL.
- The selector must denote a descriptor within the bounds of the descriptor table (GDT or LDT).
- The selector must denote the descriptor of a code or data segment (not that of a system segment or gate).
- For the VERR instruction, the segment must be readable.
- For the VERW instruction, the segment must be a writable data segment.
- If the segment is not a conforming code segment, the segment's DPL must be greater than or equal to (have less or the same privilege as) both the CPL and the segment selector's RPL.
The validation performed is the same as is performed when a segment selector is loaded into the DS, ES, FS, or GS register, and the indicated access (read or write) is performed. The segment selector's value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.
This instruction's operation is the same in non-64-bit modes and 64-bit mode. The operand size is fixed at 16 bits.
```

Operation
IF SRC(Offset) > (GDTR(Limit) or (LDTR(Limit))
THEN ZF }\leftarrow0; FI
Read segment descriptor;
IF SegmentDescriptor(DescriptorType) = 0 (* System segment *)
or (SegmentDescriptor(Type) = conforming code segment)
and (CPL > DPL) or (RPL > DPL)
THEN
ZF}\leftarrow0
ELSE
IF ((Instruction = VERR) and (Segment readable))
or ((Instruction = VERW) and (Segment writable))
THEN
ZF}\leftarrow1
Fl;
Fl;

```

\section*{Flags Affected}

The ZF flag is set to 1 if the segment is accessible and readable (VERR) or writable (VERW); otherwise, it is set to 0 .

\section*{Protected Mode Exceptions}

The only exceptions generated for these instructions are those related to illegal addressing of the source operand.
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register is used to access memory and it \\
contains a NULL segment selector.
\end{tabular} \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#UD The VERR and VERW instructions are not recognized in realaddress mode.
If the LOCK prefix is used.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#UD & \begin{tabular}{l}
The VERR and VERW instructions are not recognized in virtual8086 mode. \\
If the LOCK prefix is used.
\end{tabular} \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{VEXTRACTF128 - Extract Packed Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
Enstruction
\end{tabular} & \begin{tabular}{l} 
64/32-bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.256.66.0F3A.W0 19/rib & MR & V/V & AVX & \begin{tabular}{l} 
Extract 128 bits of packed \\
floating-point values from
\end{tabular} \\
\begin{tabular}{l} 
VEXTRACTF128 \(\times \mathrm{mm} 1 / \mathrm{m} 128\), \\
ymm2, imm8
\end{tabular} & & & & \begin{tabular}{l} 
ymm2 and store results in \\
xmm1/mem.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MR & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Extracts 128-bits of packed floating-point values from the source operand (second operand) at an 128-bit offset from imm8[0] into the destination operand (first operand). The destination may be either an XMM register or an 128-bit memory location.
VEX.vVVv is reserved and must be 1111b otherwise instructions will \#UD.
The high 7 bits of the immediate are ignored.
If VEXTRACTF128 is encoded with VEX.L= 0 , an attempt to execute the instruction encoded with VEX.L= 0 will cause an \#UD exception.

\section*{Operation}

\section*{VEXTRACTF128 (memory destination form)}

CASE (imm8[0]) OF
\(0:\) DEST[127:0] \(\leftarrow \operatorname{SRC} 1[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC}[255: 128]\)
ESAC.

\section*{VEXTRACTF128 (register destination form)}

CASE (imm8[0]) OF
\(0:\) DEST[127:0] \(\leftarrow \operatorname{SRC} 1[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC}[255: 128]\)
ESAC.
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

VEXTRACTF128: __m128 _mm256_extractf128_ps (__m256 a, int offset);

VEXTRACTF128: __m128d _mm256_extractf128_pd (__m256d a, int offset);
VEXTRACTF128: __m128i_mm256_extractf128_si256(__m256i a, int offset);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX.L= 0
If VEX.W=1.

\section*{VINSERTF128 - Insert Packed Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32-bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.256.66.0F3A.W0 \(18 /\) / ib & RVM V/V & AVX & \begin{tabular}{l} 
Insert a single precision \\
floating-point value \\
VINSERTF128 ymm1, ymm2, \\
xmm3/m128, imm8
\end{tabular} & \\
& & \begin{tabular}{l} 
selected by imm8 from \\
xmm2/m32 into xmm1 at \\
the specified destination \\
element specified by imm8 \\
and zero out destination \\
elements in xmm1 as \\
indicated in imm8.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an insertion of 128-bits of packed floating-point values from the second source operand (third operand) into an the destination operand (first operand) at an 128-bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location.
The high 7 bits of the immediate are ignored.

\section*{Operation}

TEMP[255:0] \(\leftarrow\) SRC1[255:0]
CASE (imm8[0]) OF
0: TEMP[127:0] \(\leftarrow\) SRC2[127:0]
1: TEMP[255:128] \(\leftarrow\) SRC2[127:0]
ESAC
DEST <TEMP

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

INSERTF128: __m256 _mm256_insertf128_ps (__m256 a, __m128 b, int offset);
INSERTF128: __m256d _mm256_insertf128_pd (__m256d a, __m128d b, int offset);
INSERTF128: __m256i _mm256_insertf128_si256 (__m256i a, __m128i b, int offset);

\section*{SIMD Floating-Point Exceptions}

None

\section*{Other Exceptions}

See Exceptions Type 6; additionally \#UD If VEX.W = 1 .

\section*{VMASKMOV—Conditional SIMD Packed Loads and Stores}
\begin{tabular}{|lllll}
\hline Opcode/ \\
Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32-bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & \begin{tabular}{l} 
Description \\
VEX.NDS.128.66.0F38.W0 2C/r \\
VMASKMOVPS xmm1, xmm2, m128
\end{tabular} \\
RVM & & V/V & AVX & \begin{tabular}{l} 
Conditionally load packed \\
single-precision values from \\
m128 using mask in xmm2 \\
and store in xmm1.
\end{tabular} \\
VEX.NDS.256.66.0F38.W0 2C/r & RVM & V/V & AVX & \begin{tabular}{l} 
Conditionally load packed \\
single-precision values from \\
m256 using mask in ymm2
\end{tabular} \\
VMASKMOVPS ymm1, ymm2, m256
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
MVR & ModRM:r/m (w) & VEX.vvvv (r) & ModRM:reg (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Conditionally moves packed data elements from the second source operand into the corresponding data element of the destination operand, depending on the mask bits associated with each data element. The mask bits are specified in the first source operand.

The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask is 1 , the corresponding data element is copied from the second source operand to the destination operand. If the mask is 0 , the corresponding data element is set to zero in the load form of these instructions, and unmodified in the store form.

The second source operand is a memory address for the load form of these instruction. The destination operand is a memory address for the store form of these instructions. The other operands are both XMM registers (for VEX. 128 version) or YMM registers (for VEX. 256 version).
Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to referencing any memory location if the corresponding mask bit for that memory location is 0 . For example, no faults will be detected if the mask bits are all zero.

Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to these instructions.
Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1s.

VMASKMOV should not be used to access memory mapped I/O and un-cached memory as the access and the ordering of the individual loads or stores it does is implementation specific.
In cases where mask bits indicate data should not be loaded or stored paging \(A\) and D bits will be set in an implementation dependent way. However, A and D bits are always set for pages where data is actually loaded/stored.
Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm_field, and the destination register is encoded in reg_field.
Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in reg_field, and the destination memory location is encoded in rm_field.

\section*{Operation}
```

VMASKMOVPS -128-bit load
DEST[31:0] \& IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] < IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] < IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:97] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[VLMAX-1:128] <0
DEST[31:0] \& IF (SRC1[31]) Load_32(mem) ELSE 0

```
```

DEST[63:32] < IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] < IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:96] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[159:128] < IF (SRC1[159]) Load_32(mem + 16) ELSE 0
DEST[191:160] < IF (SRC1[191]) Load_32(mem + 20) ELSE 0
DEST[223:192] \& IF (SRC1[223]) Load_32(mem + 24) ELSE 0
DEST[255:224] < IF (SRC1[255]) Load_32(mem + 28) ELSE 0

```
VMASKMOVPD - 128-bit load
DEST[63:0] \& IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] < IF (SRC1[127]) Load_64(mem + 16) ELSE 0
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VMASKMOVPD - 256-bit load}

DEST[63:0] Һ IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] < IF (SRC1[127]) Load_64(mem + 8) ELSE 0
DEST[195:128] < IF (SRC1[191]) Load_64(mem + 16) ELSE 0
DEST[255:196] \& IF (SRC1[255]) Load_64(mem + 24) ELSE 0

\section*{VMASKMOVPS - 128-bit store}

IF (SRC1[31]) DEST[31:0] < SRC2[31:0]
IF (SRC1[63]) DEST[63:32] < SRC2[63:32]
IF (SRC1[95]) DEST[95:64] < SRC2[95:64]
IF (SRC1[127]) DEST[127:96] \(\leqslant ~ S R C 2[127: 96]\)

\section*{VMASKMOVPS - 256-bit store}

IF (SRC1[31]) DEST[31:0] \& SRC2[31:0] IF (SRC1[63]) DEST[63:32] \(\leftarrow\) SRC2[63:32]
IF (SRC1[95]) DEST[95:64] \& SRC2[95:64]
IF (SRC1[127]) DEST[127:96] \(\leftarrow\) SRC2[127:96]
IF (SRC1[159]) DEST[159:128] < SRC2[159:128]
IF (SRC1[191]) DEST[191:160] \& SRC2[191:160]
IF (SRC1[223]) DEST[223:192] \& SRC2[223:192]
IF (SRC1[255]) DEST[255:224] \& SRC2[255:224]

\section*{VMASKMOVPD - 128-bit store}

IF (SRC1[63]) DEST[63:0] \& SRC2[63:0]
IF (SRC1[127]) DEST[127:64] <SRC2[127:64]

\section*{VMASKMOVPD - 256-bit store}

IF (SRC1[63]) DEST[63:0] \& SRC2[63:0]
IF (SRC1[127]) DEST[127:64] \& SRC2[127:64]

\section*{VMASKMOVPS - 256-bit load}

IF (SRC1[191]) DEST[191:128] \& SRC2[191:128]
IF (SRC1[255]) DEST[255:192] \(\leftarrow ~ S R C 2[255: 192] ~\)
Intel C/C++ Compiler Intrinsic Equivalent
__m256 _mm256_maskload_ps(float const *a, __m256i mask)
void _mm256_maskstore_ps(float *a, __m256i mask, __m256 b)
__m256d _mm256_maskload_pd(double *a, __m256i mask);
void _mm256_maskstore_pd(double *a, __m256i mask, __m256d b);
__m128 _mm128_maskload_ps(float const *a, __m128i mask)
void _mm128_maskstore_ps(float *a, __m128i mask, __m128 b)
__m128d _mm128_maskload_pd(double *a, __m128i mask);
void _mm128_maskstore_pd(double *a, __m128i mask, __m128d b);

SIMD Floating-Point Exceptions
None

\section*{Other Exceptions}

See Exceptions Type 6 (No AC\# reported for any mask bit combinations); additionally \#UD

If VEX.W = 1.

\section*{VPERMILPD - Permute Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline VEX.NDS.128.66.0F38.WO OD / / VPERMILPD xmm1, xmm2, xmm3/m128 & RVM & V/V & AVX & Permute double-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1. \\
\hline VEX.NDS.256.66.0F38.WO OD /г VPERMILPD ymm1, ymm2, ymm3/m256 & RVM & V/V & AVX & Permute double-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1. \\
\hline VEX.128.66.0F3A.WO \(05 / r\) ib VPERMILPD \(x m m 1, x m m 2 / m 128\), imm8 & RMI & V/V & AVX & Permute double-precision floating-point values in xmm2/mem using controls from imm8. \\
\hline VEX.256.66.0F3A.WO \(05 /\) / ib VPERMILPD ymm1, ymm2/m256, imm8 & RMI & V/V & AVX & Permute double-precision floating-point values in ymm2/mem using controls from imm8. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Permute double-precision floating-point values in the first source operand (second operand) using 8 -bit control fields in the low bytes of the second source operand (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-30. VPERMILPD operation
There is one control byte per destination double-precision element. Each control byte is aligned with the low 8 bits of the corresponding double-precision destination element. Each control byte contains a 1-bit select field (see Figure 4-31) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.


Figure 4-31. VPERMILPD Shuffle Control
(immediate control version)
Permute double-precision floating-point values in the first source operand (second operand) using two, 1-bit control fields in the low 2 bits of the 8 -bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register.
Note: For the VEX.128.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

Note: For the VEX.256.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

\section*{Operation}

\section*{VPERMILPD (256-bit immediate version)}

IF (imm8[0] = 0) THEN DEST[63:0] < SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] \(\leftarrow\) SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (imm8[1] = 1) THEN DEST[127:64] < SRC1[127:64]
IF (imm8[2] = 0) THEN DEST[191:128] \(<\) SRC1[191:128]
IF (imm8[2] = 1) THEN DEST[191:128] < SRC1[255:192]
IF (imm8[3] = 0) THEN DEST[255:192] < SRC1[191:128]
IF (imm8[3] = 1) THEN DEST[255:192] \(<\) SRC1[255:192]

\section*{VPERMILPD (128-bit immediate version)}

IF (imm8[0] = 0) THEN DEST[63:0] \(\leftarrow\) SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] \(\leftarrow\) SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (imm8[1] = 1) THEN DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPERMILPD (256-bit variable version)}

IF (SRC2[1] = 0) THEN DEST[63:0] \(<\) SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] < SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] < SRC1[127:64]
IF (SRC2[129] = 0) THEN DEST[191:128] < SRC1[191:128]
IF (SRC2[129] = 1) THEN DEST[191:128] < SRC1[255:192]
IF (SRC2[193] = 0) THEN DEST[255:192] \(<\) SRC1[191:128]
IF (SRC2[193] = 1) THEN DEST[255:192] \(\leftarrow\) SRC1[255:192]

\section*{VPERMILPD (128-bit variable version)}

IF (SRC2[1] = 0) THEN DEST[63:0] < SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] \(<\) SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] <SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

VPERMILPD: \(\qquad\) m128d _mm_permute_pd (__m128d a, int control)

VPERMILPD: __m256d _mm256_permute_pd (__m256d a, int control)

VPERMILPD: __m128d _mm_permutevar_pd (__m128d a, __m128i control);

VPERMILPD: __m256d _mm256_permutevar_pd (__m256d a, __m256i control);

\section*{SIMD Floating-Point Exceptions}

None.

\section*{Other Exceptions}

See Exceptions Type 6; additionally
\#UD
If VEX.W = 1

\section*{VPERMILPS - Permute Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline VEX.NDS.128.66.0F38.WO OC /r VPERMILPS \(x m m 1\), xmm2, xmm3/m128 & RVM & V/V & AVX & Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in \(\mathrm{xmm1}\). \\
\hline VEX.128.66.0F3A.WO \(04 /\) / ib VPERMILPS \(x m m 1, x m m 2 / m 128\), imm8 & RMI & V/V & AVX & Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm1. \\
\hline VEX.NDS.256.66.0F38.WO OC /r VPERMILPS ymm1, ymm2, ymm3/m256 & RVM & V/V & AVX & Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1. \\
\hline VEX.256.66.0F3A.WO \(04 /\) / ib VPERMILPS ymm1, ymm2/m256, imm8 & RMI & V/V & AVX & Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}
(variable control version)
Permute single-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of corresponding elements the shuffle control (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-32. VPERMILPS Operation

There is one control byte per destination single-precision element. Each control byte is aligned with the low 8 bits of the corresponding single-precision destination element. Each control byte contains a 2-bit select field (see Figure 4-33) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.


Figure 4-33. VPERMILPS Shuffle Control

\section*{(immediate control version)}

Permute single-precision floating-point values in the first source operand (second operand) using four 2-bit control fields in the 8 -bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register. This is similar to a wider version of PSHUFD, just operating on single-precision floating-point values.
Note: For the VEX.128.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

Note: For the VEX.256.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.
```

Operation
Select4(SRC, control) {
CASE (control[1:0]) OF
0: TMP < SRC[31:0];
1: TMP < SRC[63:32];
2: TMP < SRC[95:64];
3: TMP < SRC[127:96];
ESAC;
RETURN TMP
}

```

\section*{VPERMILPS (256-bit immediate version)}

DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]); DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]); DEST[95:64] \(\leftarrow\) Select4(SRC1[127:0], imm8[5:4]); DEST[127:96] < Select4(SRC1[127:0], imm8[7:6]); DEST[159:128] \(\leftarrow\) Select4(SRC1[255:128], imm8[1:0]); DEST[191:160] \(\leftarrow\) Select4(SRC1[255:128], imm8[3:2]); DEST[223:192] \(\leftarrow\) Select4(SRC1[255:128], imm8[5:4]); DEST[255:224] \(\leftarrow\) Select4(SRC1[255:128], imm8[7:6]);

\section*{VPERMILPS (128-bit immediate version)}

DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC1[127:0], imm8[5:4]); DEST[127:96] < Select4(SRC1[127:0], imm8[7:6]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VPERMILPS (256-bit variable version)}

DEST[31:0] \& Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] \(\leftarrow\) Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] \& Select4(SRC1[127:0], SRC2[97:96]);
DEST[159:128] < Select4(SRC1[255:128], SRC2[129:128]);
DEST[191:160] \& Select4(SRC1[255:128], SRC2[161:160]);
DEST[223:192] \& Select4(SRC1[255:128], SRC2[193:192]);
DEST[255:224] < Select4(SRC1[255:128], SRC2[225:224]);

\section*{VPERMILPS (128-bit variable version)}
```

DEST[31:0] < Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] < Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] < Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] < Select4(SRC1[127:0], SRC2[97:96]);
DEST[VLMAX-1:128] <0

```

Intel C/C++ Compiler Intrinsic Equivalent
VPERM1LPS: __m128 _mm_permute_ps (__m128 a, int control);
VPERM1LPS: __m256 _mm256_permute_ps (__m256 a, int control);
VPERM1LPS: __m128 _mm_permutevar_ps (__m128 a, __m128i control);
VPERM1LPS: __m256 _mm256_permutevar_ps (__m256 a, __m256i control);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX.W = 1 .

\section*{VPERM2F128 - Permute Floating-Point Values}
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En \\
Instruction
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.NDS.256.66.0F3A.W0 06/r ib & RVMI & V/V & AVX & \begin{tabular}{l} 
Permute 128-bit floating- \\
VPERM2F128 ymm1, ymm2, \\
ymm3/m256, imm8
\end{tabular} \\
& & & \begin{tabular}{l} 
point fields in ymm2 and \\
ymm3/mem using controls \\
from imm8 and store result \\
in ymm1.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Permute 128 bit floating-point-containing fields from the first source operand (second operand) and second source operand (third operand) using bits in the 8-bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-34. VPERM2F128 Operation

Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed.

VEX.L must be 1, otherwise the instruction will \#UD.

\section*{Operation}

\section*{VPERM2F128}

CASE IMM8[1:0] of
\(0: \operatorname{DEST}[127: 0] \leftarrow \operatorname{SRC1}[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC} 1[255: 128]\)
2: DEST[127:0] \(\leftarrow\) SRC2[127:0]
3: DEST[127:0] \(\leqslant \operatorname{SRC}[255: 128]\)
ESAC

CASE IMM8[5:4] of
0: DEST[255:128] < SRC1[127:0]
1: DEST[255:128] \(\leftarrow\) SRC1[255:128]
2: DEST[255:128] \(\leqslant\) SRC2[127:0]
3: DEST[255:128] \& SRC2[255:128]
ESAC
IF (imm8[3])
DEST[127:0] \(\leftarrow 0\)
FI

IF (imm8[7])
DEST[VLMAX-1:128] \(\leftarrow 0\)
FI

Intel C/C++ Compiler Intrinsic Equivalent
VPERM2F128: __m256 _mm256_permute2f128_ps (__m256 a, __m256 b, int control)
VPERM2F128: __m256d _mm256_permute2f128_pd (__m256d a, __m256d b, int control)
VPERM2F128: __m256i _mm256_permute2f128_si256 (__m256i a, __m256i b, int control)

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD
If VEX.L = 0

If VEX.W = 1.

VTESTPD/VTESTPS—Packed Bit Test
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline VEX.128.66.0F38.WO OE /r VTESTPS xmm1, xmm2/m128 & RM & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources. \\
\hline VEX.256.66.0F38.WO OE /r VTESTPS ymm1, ymm2/m256 & RM & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources. \\
\hline VEX.128.66.0F38.WO OF /r VTESTPD xmm1, xmm2/m128 & RM & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources. \\
\hline VEX.256.66.0F38.WO OF /г VTESTPD ymm1, ymm2/m256 & RM & V/V & AVX & Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (г) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

VTESTPS performs a bitwise comparison of all the sign bits of the packed singleprecision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND of the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause \#UD.
VTESTPD performs a bitwise comparison of all the sign bits of the double-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause \#UD.
The first source register is specified by the ModR/M reg field.

128-bit version: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.
VEX. 256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

\section*{Operation}

\section*{VTESTPS (128-bit version)}

TEMP[127:0] \(\leftarrow ~ S R C[127: 0]\) AND DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
TEMP[127:0] \(\leftarrow\) SRC[127:0] AND NOT DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
THEN CF \(\leftarrow 1\);
ELSE CF \(\leftarrow 0\);
DEST (unmodified)
\(\mathrm{AF} \leftarrow \mathrm{OF} \leftarrow \mathrm{PF} \leftarrow \mathrm{SF} \leftarrow 0\);

\section*{VTESTPS (VEX. 256 encoded version)}

TEMP[255:0] \(\leftarrow\) SRC[255:0] AND DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = TEMP[160] =TEMP[191] = TEMP[224] =
TEMP[255] = 0)
THEN ZF \(\leftarrow 1\);
ELSE ZF \(\leftarrow 0\);
TEMP[255:0] \(\leftarrow\) SRC[255:0] AND NOT DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127]= TEMP[160] \(=\operatorname{TEMP[191]~}=\operatorname{TEMP}[224]=\)
TEMP[255] = 0)
THEN CF \(\leftarrow 1\);
ELSE CF \(\leftarrow 0\);
DEST (unmodified)
\(\mathrm{AF} \leftarrow \mathrm{OF} \leftarrow \mathrm{PF} \leftarrow \mathrm{SF} \leftarrow 0\);

\section*{VTESTPD (128-bit version)}

TEMP[127:0] \(\leftarrow\) SRC[127:0] AND DEST[127:0]
IF ( TEMP[63] = TEMP[127] = 0)
THEN ZF \(<1\);

ELSE ZF \(\leftarrow 0\);
```

TEMP[127:0] < SRC[127:0] AND NOT DEST[127:0]
IF ( TEMP[63] = TEMP[127] = 0)
THEN CF <1;
ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0

```

VTESTPD (VEX. 256 encoded version)
TEMP[255:0] \(\leftarrow\) SRC[255:0] AND DEST[255:0]
IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)

THEN ZF <1;
ELSE ZF \(\leftarrow 0\);

TEMP[255:0] \(\leqslant\) SRC[255:0] AND NOT DEST[255:0] IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)

THEN CF <1;
ELSE CF \(\leftarrow 0\);
DEST (unmodified)
\(\mathrm{AF} \leftarrow \mathrm{OF} \leftarrow \mathrm{PF} \leftarrow \mathrm{SF} \leftarrow 0\);

Intel C/C++ Compiler Intrinsic Equivalent
VTESTPS
int _mm256_testz_ps (__m256 s1, __m256 s2);
int _mm256_testc_ps (__m256 s1, __m256 s2);
int _mm256_testnzc_ps (__m256 s1, __m128 s2);
int _mm_testz_ps (__m128 s1, __m128 s2);
int _mm_testc_ps (__m128 s1, __m128 s2);
int _mm_testnzc_ps (__m128 s1, __m128 s2);

\section*{VTESTPD}
int _mm256_testz_pd (__m256d s1, __m256d s2);
int _mm256_testc_pd (__m256d s1, __m256d s2);
int _mm256_testnzc_pd (__m256d s1, __m256d s2);
```

int _mm_testz_pd (__m128d s1, __m128d s2);
int _mm_testc_pd (__m128d s1, __m128d s2);
int _mm_testnzc_pd (__m128d s1, __m128d s2);

```

\section*{Flags Affected}

The \(0 F\), AF, PF, SF flags are cleared and the ZF, CF flags are set according to the operation.

SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv != 1111B.
If VEX.W = 1 for VTESTPS or VTESTPD.

\section*{VZEROALL-Zero All YMM Registers}
\begin{tabular}{|lllll}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Instruction
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Fupport
\end{tabular} & \begin{tabular}{l} 
Flag \\
Flare
\end{tabular} \\
VEX.256.OF.WIG 77 & NP & V/V & AVX & Zero all YMM registers. \\
VZEROALL & & & & \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The instruction zeros contents of all XMM or YMM registers.
Note: VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD. In Compatibility and legacy 32 -bit mode only the lower 8 registers are modified.

\section*{Operation}

\section*{VZEROALL (VEX. 256 encoded version)}

IF (64-bit mode)
YMMO[VLMAX-1:0] \(\leftarrow 0\)
YMM1[VLMAX-1:0] \(\leftarrow 0\)
YMM2[VLMAX-1:0] \(\leftarrow 0\)
YMM3[VLMAX-1:0] \(\leftarrow 0\)
YMM4[VLMAX-1:0] \(\leftarrow 0\)
YMM5[VLMAX-1:0] \(\leftarrow 0\)
YMM6[VLMAX-1:0] \(\leftarrow 0\)
YMM7[VLMAX-1:0] \(\leftarrow 0\)
YMM8[VLMAX-1:0] \(\leftarrow 0\)
YMM9[VLMAX-1:0] \(\leftarrow 0\)
YMM10[VLMAX-1:0] \(\leftarrow 0\)
YMM11[VLMAX-1:0] \(\leftarrow 0\)
YMM12[VLMAX-1:0] \(\leftarrow 0\)
YMM13[VLMAX-1:0] \(\leftarrow 0\)
YMM14[VLMAX-1:0] \(\leftarrow 0\)
YMM15[VLMAX-1:0] \(\leftarrow 0\)
ELSE
YMMO[VLMAX-1:0] \(\leftarrow 0\)
YMM1[VLMAX-1:0] \(\leftarrow 0\)
YMM2[VLMAX-1:0] \(\leftarrow 0\)
YMMЗ[VLMAX-1:0] \(\leftarrow 0\)YMM4[VLMAX-1:0] \(\leftarrow 0\)YMM5[VLMAX-1:0] \(\leftarrow 0\)
YMM6[VLMAX-1:0] \(\leftarrow 0\)
YMM7[VLMAX-1:0] <0
YMM8-15: Unmodified
Fl
Intel C/C++ Compiler Intrinsic Equivalent
VZEROALL: _mm256_zeroall()
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 8.

VZEROUPPER-Zero Upper Bits of YMM Registers
\begin{tabular}{|lllll|}
\hline Opcode/ & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
Instruction & & NP & V/V & AVX
\end{tabular} \begin{tabular}{l} 
Zero upper 128 bits of all \\
VEX.128.OF.WIG 77 \\
VZEROUPPER
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The instruction zeros the bits in position 128 and higher of all YMM registers. The lower 128-bits of the registers (the corresponding XMM registers) are unmodified. This instruction is recommended when transitioning between AVX and legacy SSE code - it will eliminate performance penalties caused by false dependencies.
Note: VEX.VVVv is reserved and must be 1111b otherwise instructions will \#UD. In Compatibility and legacy 32 -bit mode only the lower 8 registers are modified.

\section*{Operation}

\section*{VZEROUPPER}
```

IF (64-bit mode)
YMMO[VLMAX-1:128] \leftarrow0
YMM1[VLMAX-1:128] <0
YMM2[VLMAX-1:128] \leftarrow0
YMM3[VLMAX-1:128] \leftarrow0
YMM4[VLMAX-1:128] <0
YMM5[VLMAX-1:128] \leftarrow0
YMM6[VLMAX-1:128] \leftarrow0
YMM7[VLMAX-1:128] \leftarrow0
YMM8[VLMAX-1:128] \leftarrow0
YMM9[VLMAX-1:128] \leftarrow0
YMM1O[VLMAX-1:128] <0
YMM11[VLMAX-1:128] <0
YMM12[VLMAX-1:128] <0
YMM13[VLMAX-1:128] <0
YMM14[VLMAX-1:128] <0
YMM15[VLMAX-1:128] <0
ELSE

```
YMMO[VLMAX-1:128] \(\leftarrow 0\)YMM1[VLMAX-1:128] \(\leftarrow 0\)YMM2[VLMAX-1:128] \(\leftarrow 0\)YMM3[VLMAX-1:128] \(\leftarrow 0\)YMM4[VLMAX-1:128] \(\leftarrow 0\)
YMM5[VLMAX-1:128] \(\leftarrow 0\)YMM6[VLMAX-1:128] \(\leftarrow 0\)YMM7[VLMAX-1:128] \(\leftarrow 0\)
    YMM8-15: unmodified
FI
Intel C/C++ Compiler Intrinsic Equivalent
VZEROUPPER: _mm256_zeroupper()
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 8.

WAIT/FWAIT-Wait
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
9B & WAIT & NP & Valid & Valid & \begin{tabular}{l} 
Check pending unmasked \\
floating-point exceptions.
\end{tabular} \\
9B & FWAIT & NP & Valid & Valid & \begin{tabular}{l} 
Check pending unmasked \\
floating-point exceptions.
\end{tabular} \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction ensures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction's results. See the section titled "Floating-Point Exception Synchronization" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on using the WAIT/FWAIT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}

CheckForPendingUnmaskedFloatingPointExceptions;

\section*{FPU Flags Affected}

The C0, C1, C2, and C3 flags are undefined.

\section*{Floating-Point Exceptions}

None.

\section*{Protected Mode Exceptions}
\#NM If CRO.MP[bit 1] = 1 and CRO.TS[bit 3] \(=1\).
\#UD If the LOCK prefix is used.

\section*{Real-Address Mode Exceptions}

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{WBINVD-Write Back and Invalidate Cache}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular} & Description \\
OF 09 & WBINVD & NP & Valid & Write back and flush Internal \\
caches; initiate writing-back \\
and flushing of external \\
caches.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Writes back all modified cache lines in the processor's internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a specialfunction bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.
After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies. As a consequence, the use of the WBINVD instruction can have an impact on logical processor interrupt/event response time.

The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 10 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

In situations where cache coherency with main memory is not a concern, software can use the INVD instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{IA-32 Architecture Compatibility}

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

\section*{Operation}

WriteBack(InternalCaches);Flush(InternalCaches);SignalWriteBack(ExternalCaches);SignalFlush(ExternalCaches);Continue; (* Continue execution *)
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) WBINVD cannot be executed at the virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{WRFSBASE/WRGSBASE-Write FS/GS Segment Base}
\begin{tabular}{|lllll|}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l}
\(\mathbf{6 4 / 3 2}\) \\
-bit \\
Mode \\
F3 OF AE /2
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
WRFSBASE r32 & M & V/I & FSGSBASE & \begin{tabular}{l} 
Load the FS base address with \\
the 32-bit value in the source \\
register.
\end{tabular} \\
\begin{tabular}{lll} 
REX.W + F3 OF AE /2 \\
WRFSBASE r64
\end{tabular} & M & V/I & FSGSBASE & \begin{tabular}{l} 
Load the FS base address with \\
the 64-bit value in the source \\
register.
\end{tabular} \\
F3 OF AE /3 \\
WRGSBASE \\
r32 \\
REX.W + F3 OF AE /3 \\
WRGSBASE r64
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the FS or GS segment base address with the general-purpose register indicated by the modR/M:r/m field.

The source operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source register are ignored and upper 32 bits of the base address (for FS or GS) are cleared.
This instruction is supported only in 64-bit mode.

\section*{Operation}

FS/GS segment base address \(\leftarrow\) SRC;
Flags Affected
None

C/C++ Compiler Intrinsic Equivalent
WRFSBASE: void _writefsbase_u32( unsigned int );
```

WRFSBASE: _writefsbase_u64( unsigned __int64 );
WRGSBASE: void _writegsbase_u32( unsigned int );
WRGSBASE: _writegsbase_u64( unsigned __int64 );
Protected Mode Exceptions
\#UD The WRFSBASE and WRGSBASE instructions are not recognized in protected mode.

```
Real-Address Mode Exceptions
\begin{tabular}{ll} 
\#UD & The WRFSBASE and WRGSBASE instructions are not recognized \\
in real-address mode.
\end{tabular}

Virtual-8086 Mode Exceptions
\#UD The WRFSBASE and WRGSBASE instructions are not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
\#UD The WRFSBASE and WRGSBASE instructions are not recognized in compatibility mode.

64-Bit Mode Exceptions
\#UD If the LOCK prefix is used. If CR4.FSGSBASE[bit 16] \(=0\). If CPUID.07H.OH:EBX.FSGSBASE[bit 0] = 0
\#GP(0) If the source register contains a non-canonical address.

\title{
WRMSR-Write to Model Specific Register
}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 30
\end{tabular} & WRMSR
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an MSR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \(\# \mathrm{GP}(0)\) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.

When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see "Translation Lookaside Buffers (TLBs)" in Chapter 3 of the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A).

MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Chapter 34, "Model-Specific Registers (MSRs)", in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, lists all MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The WRMSR instruction is a serializing instruction (see "Serializing Instructions" in Chapter 8 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A). Note that WRMSR to the IA32_TSC_DEADLINE MSR (MSR index 6E0H) and the X2APIC MSRs (MSR indices 802H to 83FH) are not serializing.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

\section*{IA-32 Architecture Compatibility}

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception \#UD.

Operation
\(M S R[E C X] \leftarrow E D X: E A X ;\)
Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0.
If the value in ECX specifies a reserved or unimplemented MSR address.
If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If the value in ECX specifies a reserved or unimplemented MSR address.

If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{XADD-Exchange and Add}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF CO /r & XADD r/m8, r8 & MR & Valid & Valid & Exchange r 8 and \(\mathrm{r} / \mathrm{m} 8\); load sum into \(\mathrm{r} / \mathrm{m} 8\). \\
\hline REX + OF CO /r & XADD \(\mathrm{r} / \mathrm{m8}{ }^{*}\), 8** \(^{*}\) & MR & Valid & N.E. & Exchange r 8 and \(\mathrm{r} / \mathrm{m} 8\); load sum into r/m8. \\
\hline OF C1 /r & XADD r/m16, r16 & MR & Valid & Valid & Exchange r 16 and \(\mathrm{r} / \mathrm{m} 16\); load sum into r/m16. \\
\hline OF C1 /r & XADD r/m32, r32 & MR & Valid & Valid & Exchange r32 and r/m32; load sum into r/m32. \\
\hline \[
\begin{aligned}
& \text { REX.W + OF C1 } \\
& / r
\end{aligned}
\] & XADD r/m64, r64 & MR & Valid & N.E. & Exchange r64 and r/m64; load sum into r/m64. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MR & ModRM:r/m (r,w) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

\section*{IA-32 Architecture Compatibility}

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

Operation
TEMP \(\leftarrow\) SRC + DEST;
SRC \(\leftarrow\) DEST;
DEST \(\leftarrow\) TEMP;

\section*{Flags Affected}

The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.
\(\left.\begin{array}{l}\text { Protected Mode Exceptions } \\
\begin{array}{ll}\text { \#GP(0) } & \text { If the destination is located in a non-writable segment. } \\
\text { If a memory operand effective address is outside the CS, DS, }\end{array} \\
\\
\text { ES, FS, or GS segment limit. }\end{array}\right]\)\begin{tabular}{l} 
If the DS, ES, FS, or GS register contains a NULL segment \\
selector.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD
If the LOCK prefix is used but the destination is not a memory
operand.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
\begin{tabular}{ll} 
64-Bit Mode Exceptions \\
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & \begin{tabular}{l} 
If the memory address is in a non-canonical form. \\
\#PF(fault-code \()\) \\
\#AC(0) page fault occurs.
\end{tabular} \\
If alignment checking is enabled and an unaligned memory \\
\#eference is made while the current privilege level is 3.
\end{tabular}
If the LOCK prefix is used but the destination is not a memory
operand.

\section*{XCHG-Exchange Register/Memory with Register}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 90+rw & XCHG AX, 10 & 0 & Valid & Valid & Exchange r16 with AX. \\
\hline 90+rw & XCHG r16, AX & 0 & Valid & Valid & Exchange \(A X\) with r16. \\
\hline 90+rd & XCHG EAX, r32 & 0 & Valid & Valid & Exchange r32 with EAX. \\
\hline REX.W + 90+rd & XCHG RAX, r64 & 0 & Valid & N.E. & Exchange r64 with RAX. \\
\hline 90+rd & XCHG r32, EAX & 0 & Valid & Valid & Exchange EAX with r32. \\
\hline REX.W + 90+rd & XCHG r64, RAX & 0 & Valid & N.E. & Exchange RAX with r64. \\
\hline \(86 / r\) & XCHG r/m8, г8 & MR & Valid & Valid & Exchange r8 (byte register) with byte from \(\mathrm{r} / \mathrm{m} 8\). \\
\hline REX + \(86 / r\) & XCHG r/m8*, 8** \(^{*}\) & MR & Valid & N.E. & Exchange r8 (byte register) with byte from \(\mathrm{r} / \mathrm{m} 8\). \\
\hline \(86 / r\) & XCHG r8, r/m8 & RM & Valid & Valid & Exchange byte from r/m8 with r8 (byte register). \\
\hline REX + \(86 / r\) & XCHG r8*, r/m8* & RM & Valid & N.E. & Exchange byte from r/m8 with r8 (byte register). \\
\hline 87 /r & XCHG r/m16, r16 & MR & Valid & Valid & Exchange r16 with word from r/m16. \\
\hline 87 / & XCHG r16, ז/m16 & RM & Valid & Valid & Exchange word from r/m16 with r16. \\
\hline 87 /r & XCHG r/m32, r32 & MR & Valid & Valid & Exchange r32 with doubleword from r/m32. \\
\hline REX.W + 87 /r & XCHG r/m64, г64 & MR & Valid & N.E. & Exchange r64 with quadword from r/m64. \\
\hline 87 / & XCHG r32, r/m32 & RM & Valid & Valid & Exchange doubleword from r/m32 with r32. \\
\hline REX.W + 87 /r & XCHG r64, r/m64 & RM & Valid & N.E. & Exchange quadword from r/m64 with r64. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
0 & AX/EAX/RAX ( \(r, w)\) & opcode + rd \((r, w)\) & NA & NA \\
0 & opcode + rd \((r, w)\) & AX/EAX/RAX \((r, w)\) & NA & NA \\
MR & ModRM:r/m \((r, w)\) & ModRM:reg \((r)\) & NA & NA \\
RM & ModRM:reg \((w)\) & ModRM:r/m \((r)\) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two general-purpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)
This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 8 of the Inte/® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information on bus locking.)
The XCHG instruction can also be used instead of the BSWAP instruction for 16 -bit operands.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

TEMP \(\leftarrow\) DEST;
DEST \(\leftarrow\) SRC;
\(\mathrm{SRC} \leftarrow \mathrm{TEMP} ;\)

\section*{Flags Affected}

None.
Protected Mode Exceptions
\#GP(0) If either operand is in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS \\
segment limit. \\
If a page fault occurs.
\end{tabular} \\
\#PF(fault-code) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
\#eference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory \\
reference is made while the current privilege level is 3.
\end{tabular} \\
\#UD & \begin{tabular}{l} 
If the LOCK prefix is used but the destination is not a memory \\
operand.
\end{tabular}
\end{tabular}

\section*{XGETBV-Get Value of Extended Control Register}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 01 D0 & XGETBV & NP & Valid & Valid & \begin{tabular}{l} 
Reads an XCR specified by \\
\end{tabular} \\
& & & & ECX into EDX:EAX.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Reads the contents of the extended control register (XCR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the XCR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the XCR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

Specifying a reserved or unimplemented XCR in ECX causes a general protection exception.
Currently, only XCRO (the XFEATURE_ENABLED_MASK register) is supported. Thus, all other values of ECX are reserved and will cause a \#GP(0).

\section*{Operation}

EDX:EAX \(\leftarrow X C R[E C X] ;\)

\section*{Flags Affected}

None.
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If an invalid XCR is specified in ECX. \\
\#UD & If CPUID.01H:ECX.XSAVE[bit 26\(]=0\). \\
& If CR4.OSXSAVE[bit 18\(]=0\). \\
& If the LOCK prefix is used. \\
& If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F2H prefix is used.
\end{tabular}
Real-Address Mode Exceptions
\begin{tabular}{ll} 
\#GP & If an invalid XCR is specified in ECX. \\
\#UD & If CPUID.01H:ECX.XSAVE[bit 26\(]=0\). \\
& If CR4.OSXSAVE[bit 18\(]=0\). \\
& If the LOCK prefix is used. \\
& If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F2H prefix is used.
\end{tabular}

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{XLAT/XLATB-Table Look-up Translation}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
V7
\end{tabular} & Description \\
D7 & XLAT m8 & NP & Valid & Valid & \begin{tabular}{l} 
Set AL to memory byte \\
DS:[(E)BX + unsigned AL].
\end{tabular} \\
REX.W + D7 & XLATB & NP & Valid & Valid & \begin{tabular}{l} 
Set AL to memory byte \\
DS:[(E)BX + unsigned AL].
\end{tabular} \\
& & NP & Valid & N.E. & \begin{tabular}{l} 
Set AL to memory byte \\
[RBX + unsigned AL].
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS:EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16, respectively). (The DS segment may be overridden with a segment override prefix.)

At the assembly-code level, two forms of this instruction are allowed: the "explicitoperand" form and the "no-operand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS:(E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS:(E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

IF AddressSize = 16

\section*{THEN}
\[
\mathrm{AL} \leftarrow(\mathrm{DS}: \mathrm{BX}+\text { ZeroExtend(AL)); }
\]

ELSE IF (AddressSize = 32)
\(A L \leftarrow(D S: E B X+\) ZeroExtend \((A L)) ;\) FI;
ELSE (AddressSize = 64)
\(A L \leftarrow(R B X+\) ZeroExtend \((A L)) ;\)
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\begin{tabular}{ll} 
\#SS(0) & If a memory operand effective address is outside the SS \\
segment limit.
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & \begin{tabular}{l} 
If a memory address referencing the SS segment is in a non- \\
canonical form.
\end{tabular} \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{XOR-Logical Exclusive OR}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline 34 ib & XOR AL, imm8 & 1 & Valid & Valid & AL XOR imm8. \\
\hline 35 iw & XOR AX, imm16 & 1 & Valid & Valid & AX XOR imm16. \\
\hline 35 id & XOR EAX, imm32 & 1 & Valid & Valid & EAX XOR imm32. \\
\hline REX.W + 35 id & XOR RAX, imm32 & 1 & Valid & N.E. & RAX XOR imm32 (signextended). \\
\hline \(80 / 6\) ib & XOR r/m8, imm8 & MI & Valid & Valid & r/m8 XOR imm8. \\
\hline REX + \(80 / 6 \mathrm{ib}\) & XOR r/m8*, imm8 & MI & Valid & N.E. & r/m8 XOR imm8. \\
\hline 81 /6 iw & XOR r/m16, imm16 & MI & Valid & Valid & r/m16 XOR imm16. \\
\hline \(81 / 6\) id & XOR r/m32,
imm32 & MI & Valid & Valid & r/m32 XOR imm32. \\
\hline \[
\begin{aligned}
& \text { REX.W + } 81 \text { /6 } \\
& \text { id }
\end{aligned}
\] & XOR r/m64, imm32 & MI & Valid & N.E. & r/m64 XOR imm32 (signextended). \\
\hline \(83 / 6\) ib & XOR r/m16, imm8 & MI & Valid & Valid & r/m16 XOR imm8 (signextended). \\
\hline \(83 / 6\) ib & XOR r/m32, imm8 & MI & Valid & Valid & r/m32 XOR imm8 (signextended). \\
\hline \[
\begin{aligned}
& \text { REX.W + } 83 / 6 \\
& i b
\end{aligned}
\] & XOR r/m64, imm8 & MI & Valid & N.E. & r/m64 XOR imm8 (signextended). \\
\hline \(30 / r\) & XOR r/m8, r8 & MR & Valid & Valid & r/m8 XOR r8. \\
\hline REX + \(30 / r\) & XOR r/m8*, r8* & MR & Valid & N.E. & r/m8 XOR r8. \\
\hline \(31 / r\) & XOR r/m16, r16 & MR & Valid & Valid & r/m16 XOR r16. \\
\hline \(31 / r\) & XOR r/m32, r32 & MR & Valid & Valid & r/m32 XOR r32. \\
\hline REX.W + \(31 / r\) & XOR r/m64, r64 & MR & Valid & N.E. & r/m64 XOR r64. \\
\hline \(32 / r\) & XOR r8, r/m8 & RM & Valid & Valid & r8 XOR r/m8. \\
\hline REX + \(32 / r\) & XOR r8*, r/m8* & RM & Valid & N.E. & r8 XOR r/m8. \\
\hline \(33 / r\) & XOR r16, r/m16 & RM & Valid & Valid & r16 XOR r/m16. \\
\hline \(33 / r\) & XOR r32, r/m32 & RM & Valid & Valid & r32 XOR r/m32. \\
\hline REX.W + 33 /r & XOR r64, r/m64 & RM & Valid & N.E. & r64 XOR r/m64. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
I & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
MI & ModRM:r/m \((r, w)\) & imm8/16/32 & NA & NA \\
MR & ModRM:r/m \((r, w)\) & ModRM:reg (r) & NA & NA \\
RM & ModRM:reg \((r, w)\) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

DEST \(\leftarrow\) DEST XOR SRC;

\section*{Flags Affected}

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If the destination operand points to a non-writable segment. \\
If a memory operand effective address is outside the CS, DS, \\
ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register contains a NULL segment \\
selector.
\end{tabular}
\#SS(0)
If a memory operand effective address is outside the SS
segment limit.
\begin{tabular}{|c|c|}
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used but the destination is not a memory operand. \\
\hline
\end{tabular}

XORPD—Bitwise Logical XOR for Double-Precision Floating-Point
Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 57 /r \\
XORPD xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Bitwise exclusive-OR of xmm2/m128 and xmm1. \\
\hline VEX.NDS.128.66.0F.WIG 57 /г VXORPD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Return the bitwise logical XOR of packed doubleprecision floating-point values in \(x \mathrm{~mm} 2\) and xmm3/mem. \\
\hline VEX.NDS.256.66.0F.WIG 57 /г VXORPD ymm1, ymm2, ymm3/m256 & RVM & V/V & AVX & Return the bitwise logical XOR of packed doubleprecision floating-point values in ymm2 and ymm3/mem. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r, w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical exclusive-OR of the two packed double-precision floatingpoint values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}

\section*{XORPD (128-bit Legacy SSE version)}

DEST[63:0] \& DEST[63:0] BITWISE XOR SRC[63:0]
DEST[127:64] \(\leftarrow\) DEST[127:64] BITWISE XOR SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VXORPD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

\section*{VXORPD (VEX. 256 encoded version)}

DEST[63:0] < SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] \(\leftarrow\) SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[191:128] \& SRC1[191:128] BITWISE XOR SRC2[191:128]
DEST[255:192] \(\leftarrow\) SRC1[255:192] BITWISE XOR SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
XORPD: __m128d _mm_xor_pd(__m128d a, __m128d b)
VXORPD: __m256d _mm256_xor_pd (__m256d a, __m256d b);

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4.

XORPS-Bitwise Logical XOR for Single-Precision Floating-Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline OF 57 /r & RM & V/V & SSE & Bitwise exclusive-OR of \\
\hline XORPS \(x m m 1, x m m 2 / m 128\) & & & & xmm2/m128 and xmm1. \\
\hline VEX.NDS.128.0F.WIG 57 / & RVM & V/V & AVX & Return the bitwise logical \\
\hline VXORPS \(\mathrm{xmm1} 1 \times \mathrm{mm} 2, \mathrm{xmm3/m128}\) & & & & XOR of packed singleprecision floating-point values in xmm 2 and xmm3/mem. \\
\hline VEX.NDS.256.0F.WIG 57 /г & RVM & V/V & AVX & Return the bitwise logical \\
\hline VXORPS ymm1, ymm2, ymm3/m256 & & & & XOR of packed singleprecision floating-point values in ymm2 and ymm3/mem. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a bitwise logical exclusive-OR of the four packed single-precision floatingpoint values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

\section*{Operation}

\section*{XORPS (128-bit Legacy SSE version)}

DEST[31:0] < SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] \(\leftarrow\) SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] \(\leftarrow\) SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] \(\leftarrow\) SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

\section*{VXORPS (VEX. 128 encoded version)}

DEST[31:0] \(\leftarrow\) SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] \(\leftarrow\) SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] \(\leftarrow\) SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)

VXORPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] \(\leftarrow\) SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] < SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[159:128] \(\leftarrow\) SRC1[159:128] BITWISE XOR SRC2[159:128]
DEST[191:160] \(\leqslant\) SRC1[191:160] BITWISE XOR SRC2[191:160]
DEST[223:192] ↔SRC1[223:192] BITWISE XOR SRC2[223:192]
DEST[255:224] \(\leftarrow\) SRC1[255:224] BITWISE XOR SRC2[255:224].

\section*{Intel C/C++ Compiler Intrinsic Equivalent}

XORPS:
VXORPS: __m256 _mm256_xor_ps (__m256 a, __m256 b);

\section*{SIMD Floating-Point Exceptions}

None.

Other Exceptions
See Exceptions Type 4.

\section*{XRSTOR-Restore Processor Extended States}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF AE /5 & XRSTOR mem & M & Valid & Valid & Restore processor extended states from memory. The states are specified by EDX:EAX \\
\hline \[
\begin{aligned}
& \text { REX.W+ OF AE } \\
& 15
\end{aligned}
\] & XRSTOR64 mem & M & Valid & N.E. & Restore processor extended states from memory. The states are specified by EDX:EAX \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a full or partial restore of the enabled processor states using the state information stored in the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit restore mask.

The format of the XSAVE/XRSTOR area is shown in Table 4-22. The memory layout of the XSAVE/XRSTOR area may have holes between save areas written by the processor as a result of the processor not supporting certain processor extended states or system software not supporting certain processor extended states. There is no relationship between the order of XCRO bits and the order of the state layout. States corresponding to higher and lower XCRO bits may be intermingled in the layout.

Table 4-22. General Layout of XSAVE/XRSTOR Save Area
\begin{tabular}{|c|l|l|}
\hline Save Areas & \multicolumn{1}{|c|}{ Offset (Byte) } & \multicolumn{1}{c|}{ Size (Bytes) } \\
\hline FPU/SSE SaveArea \({ }^{1}\) & 0 & 512 \\
\hline Header & 512 & 64 \\
\hline \begin{tabular}{c} 
Reserved \\
(Ext_Save_Area_2)
\end{tabular} & CPUID.(EAX=ODH, ECX=2):EBX & CPUID.(EAX=ODH, ECX=2):EAX \\
\hline \begin{tabular}{c} 
Reserved(Ext_Save_A \\
rea_4)
\end{tabular} & CPUID.(EAX=0DH, ECX=4):EBX & CPUID.(EAX=ODH, ECX=4):EAX \\
\hline \begin{tabular}{c} 
Reserved(Ext_Save_A \\
rea_3)
\end{tabular} & CPUID.(EAX=ODH, ECX=3):EBX & CPUID.(EAX=ODH, ECX=3):EAX \\
\hline Reserved(...) & \(\ldots\) & \(\ldots\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Bytes \(464: 511\) are available for software use. XRSTOR ignores the value contained in bytes 464:511 of an XSAVE SAVE image.
2. State corresponding to higher and lower XCRO bits may be intermingled in layout.

XRSTOR operates on each subset of the processor state or a processor extended state in one of three ways (depending on the corresponding bit in XCRO (XFEATURE_ENABLED_MASK register), the restore mask EDX:EAX, and the save mask XSAVE.HEADER.XSTATE_BV in memory):
- Updates the processor state component using the state information stored in the respective save area (see Table 4-22) of the source operand, if the corresponding bit in XCRO, EDX:EAX, and XSAVE.HEADER.XSTATE_BV are all 1.
- Writes certain registers in the processor state component using processorsupplied values (see Table 4-24) without using state information stored in respective save area of the memory region, if the corresponding bit in XCRO and EDX:EAX are both 1, but the corresponding bit in XSAVE.HEADER.XSTATE_BV is 0.
- The processor state component is unchanged, if the corresponding bit in XCRO or EDX:EAX is 0.

The format of the header section (XSAVE.HEADER) of the XSAVE/XRSTOR area is shown in Table 4-23.

Table 4-23. XSAVE.HEADER Layout
\begin{tabular}{|c|c|c|c|}
\hline \(15 \mathbf{8}\) & \(\mathbf{7 ~ 0}\) & \begin{tabular}{c} 
Byte Offset \\
from Header
\end{tabular} & \begin{tabular}{c} 
Byte Offset from \\
XSAVE/XRSTOR Area
\end{tabular} \\
\hline Rsrvd (Must be 0) & XSTATE_BV & \(\mathbf{0}\) & 512 \\
\hline Reserved & Rsrvd (Must be 0) & 16 & 528 \\
\hline Reserved & Reserved & 32 & 544 \\
\hline Reserved & Reserved & 48 & 560 \\
\hline
\end{tabular}

If a processor state component is not enabled in XCRO but the corresponding save mask bit in XSAVE.HEADER.XSTATE_BV is 1, an attempt to execute XRSTOR will cause a \#GP(0) exception. Software may specify all 1's in the implicit restore mask EDX:EAX, so that all the enabled processors states in XCRO are restored from state information stored in memory or from processor supplied values. When using all 1's as the restore mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as source operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX=0D, ECX=0):EBX. While it's legal to set any bit in the EDX:EAX mask to 1 , it is strongly recommended to set only the bits that are required to save/restore specific states.
An attempt to restore processor states with writing 1 s to reserved bits in certain registers (see Table 4-25) will cause a \#GP(0) exception.
Because bit 63 of XCRO is reserved for future bit vector expansion, it will not be used for any future processor state feature, and XRSTOR will ignore bit 63 of EDX:EAX (EDX[31]).

Table 4-24. Processor Supplied Init Values XRSTOR May Use
\begin{tabular}{|c|c|}
\hline Processor State Component & Processor Supplied Register Values \\
\hline x87 FPU State & \(\mathrm{FCW} \leftarrow 037 \mathrm{FH} ; \mathrm{FTW} \leftarrow\) OFFFFH; \(\mathrm{FSW} \leftarrow \mathrm{OH} ; \mathrm{FPU} \mathrm{CS} \leftarrow \mathrm{OH} ;\) FPU DS \(\leftarrow \mathrm{OH} ;\) FPU IP \(\leftarrow \mathrm{OH} ;\) FPU DP \(\leftarrow 0\); STO-ST7 \(\leftarrow 0\); \\
\hline SSE State \({ }^{1}\) & If 64-bit Mode: XMMO-XMM15 \(\leftarrow 0 H\); Else XMMO-XMM7 \(\leftarrow \mathrm{OH}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. MXCSR state is not updated by processor supplied values. MXCSR state can only be updated by XRSTOR from state information stored in XSAVE/XRSTOR area.

Table 4-25. Reserved Bit Checking and XRSTOR
\begin{tabular}{|c|c|}
\hline Processor State Component & Reserved Bit Checking \\
\hline X87 FPU State & None \\
\hline SSE State & Reserved bits of MXCSR \\
\hline
\end{tabular}

A source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) will result in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

\section*{Operation}
```

/* The alignment of the x87 and SSE fields in the XSAVE area is the same as in FXSAVE area*/
RS_TMP_MASK[62:0] \leftarrow(EDX[30:0] << 32 ) OR EAX[31:0];
ST_TMP_MASK[62:0] \leftarrow SRCMEM.HEADER.XSTATE_BV[62:0];
IF (((XCRO[62:0] XOR 7FFFFFFF_FFFFFFFFH ) AND ST_TMP_MASK[62:0] ))
THEN
\#GP(0)
ELSE
FOR i = 0,62 STEP 1
IF (RS_TMP_MASK[i] and XCRO[i] )
THEN
IF ( ST_TMP_MASK[i])
CASE (i) OF
0: Processor state[x87 FPU] \leftarrow SRCMEM. FPUSSESave_Area[FPU];
1: Processor state[SSE] \leftarrow SRCMEM. FPUSSESave_Area[SSE];
// MXCSR is loaded as part of the SSE state
DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
Processor state[i] \leftarrow SRCMEM. Ext_Save_Area[i ];
ESAC;
ELSE
Processor extended state[i] \leftarrow Processor supplied values; (see Table 4-24)
CASE (i) OF
1: MXCSR \leftarrow SRCMEM. FPUSSESave_Area[SSE];
ESAC;
FI;
FI;
NEXT;
FI;

```

Flags Affected
None.

\section*{Protected Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If a bit in XCRO is 0 and the corresponding bit in HEADER.XSTATE_BV field of the source operand is 1 .
If bytes \(23: 8\) of HEADER is not zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1.
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
If a bit in XCRO is 0 and the corresponding bit in HEADER.XSTATE_BV field of the source operand is 1.

If bytes \(23: 8\) of HEADER is not zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in Protected Mode

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#GP(0) If the memory address is in a non-canonical form.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If a bit in XCRO is 0 and the corresponding bit in XSAVE.HEADER.XSTATE_BV is 1.
If bytes \(23: 8\) of HEADER is not zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment
check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

\section*{XSAVE-Save Processor Extended States}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline OF AE \(/ 4\) & XSAVE mem & M & Valid & Valid & Save processor extended states to memory. The states are specified by EDX:EAX \\
\hline \[
\begin{aligned}
& \text { REX.W+ OF AE } \\
& 14
\end{aligned}
\] & XSAVE64 mem & M & Valid & N.E. & Save processor extended states to memory. The states are specified by EDX:EAX \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM: \(/\) /m \((w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a full or partial save of the enabled processor state components to a memory address specified in the destination operand. A full or partial save of the processor states is specified by an implicit mask operand via the register pair, EDX:EAX. The destination operand is a memory location that must be 64-byte aligned.
The implicit 64-bit mask operand in EDX:EAX specifies the subset of enabled processor state components to save into the XSAVE/XRSTOR save area. The XSAVE/XRSTOR save area comprises of individual save area for each processor state components and a header section, see Table 4-22. Each component save area is written if both the corresponding bits in the save mask operand and in XCRO (the XFEATURE_ENABLED_MASK register) are 1. A processor state component save area is not updated if either one of the corresponding bits in the mask operand or in XCRO is 0 . If the mask operand (EDX:EAX) contains all 1's, all enabled processor state components in XCRO are written to the respective component save area.
The bit assignment used for the EDX:EAX register pair matches XCRO (see chapter 2 of Vol. 3B). For the XSAVE instruction, software can specify "1" in any bit position of EDX:EAX, irrespective of whether the corresponding bit position in XCRO is valid for the processor. The bit vector in EDX: EAX is "anded" with XCRO to determine which save area will be written. While it's legal to set any bit in the EDX:EAX mask to 1, it is strongly recommended to set only the bits that are required to save/restore specific states. When specifying 1 in any bit position of EDX:EAX mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as destination operand) to fit all enabled processor states by using the value enumerated in CPUID. \((E A X=0 D, E C X=0)\) :EBX.

The content layout of the XSAVE/XRSTOR save area is architecturally defined to be extendable and enumerated via the sub-leaves of CPUID.ODH leaf. The extendable framework of the XSAVE/XRSTOR layout is depicted by Table 4-22. The layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save areas. The XSAVE/XRSTOR save area is not compacted if some features are not saved or are not supported by the processor and/or by system software.

The layout of the register fields of first 512 bytes of the XSAVE/XRSTOR is the same as the FXSAVE/FXRSTOR area (refer to "FXSAVE—Save x87 FPU, MMX Technology, and SSE State" on page 458). But XSAVE/XRSTOR organizes the 512 byte area as x87 FPU states (including FPU operation states, x87/MMX data registers), MXCSR (including MXCSR_MASK), and XMM registers.

Bytes 464:511 are available for software use. The processor does not write to bytes 464:511 when executing XSAVE.

The processor writes 1 or 0 to each HEADER.XSTATE_BV[i] bit field of an enabled processor state component in a manner that is consistent to XRSTOR's interaction with HEADER.XSTATE_BV (see the operation section of XRSTOR instruction). If a processor implementation discern that a processor state component is in its initialized state (according to Table 4-24) it may modify the corresponding bit in the HEADER.XSTATE_BV as '0'.

A destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (\#GP) exception being generated. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

\section*{Operation}
```

TMP_MASK[62:0] \leftarrow ( (EDX[30:0] << З2 ) OR EAX[31:0] ) AND XCRO[62:0];
FOR i = 0,62 STEP 1
IF (TMP_MASK[i] = 1) THEN
THEN
CASE (i) of
0: DEST.FPUSSESAVE_Area[x87 FPU] \leftarrow processor state[x87 FPU];
1: DEST.FPUSSESAVE_Area[SSE] \leftarrow processor state[SSE];
// SSE state include MXCSR
DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
DEST.Ext_Save_Area[i] \leftarrow processor state[i];
ESAC:
DEST.HEADER.XSTATE_BV[i] \leftarrow INIT_FUNCTION[i];
Fl;
NEXT;

```

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#GP(0) & \begin{tabular}{l}
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
\end{tabular} \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#NM & If CR0.TS[bit 3] = 1 . \\
\hline \multirow[t]{4}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline \#AC & If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments). \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#GP} & If a memory operand is not aligned on a 64-byte boundary, regardless of segment. \\
\hline & If any part of the operand lies outside the effective address space from 0 to FFFFH. \\
\hline \#NM & If CRO.TS[bit 3] = 1 . \\
\hline \multirow[t]{4}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline Virtual-8086 Mo & Exceptions \\
\hline Same exceptions & in protected mode. \\
\hline
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{|c|c|}
\hline \#SS(0) & If a memory address referencing the SS segment is in a noncanonical form. \\
\hline \multirow[t]{2}{*}{\#GP(0)} & If the memory address is in a non-canonical form. \\
\hline & If a memory operand is not aligned on a 64-byte boundary, regardless of segment. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#NM & If CRO.TS[bit 3] \(=1\). \\
\hline \multirow[t]{4}{*}{\#UD} & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline \multirow[t]{8}{*}{\#AC} & If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a \\
\hline & 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC \\
\hline & is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a \\
\hline & general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implemen- \\
\hline & tation. For instance, for a given implementation, an alignment \\
\hline & check exception might be signaled for a 2-byte misalignment, \\
\hline & whereas a general protection exception might be signaled for all \\
\hline & other misalignments (4-, 8-, or 16-byte misalignments). \\
\hline
\end{tabular}

\section*{XSAVEOPT-Save Processor Extended States Optimized}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \text { bit } \\
& \text { Mode } \\
& \text { Support }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { CPUID } \\
& \text { Feature } \\
& \text { Flag }
\end{aligned}
\] & Description \\
\hline OF AE /6 XSAVEOPT mem & M & V/V & XSAVEOPT & Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible. \\
\hline REX.W + OF AE /6 XSAVEOPT64 mem & M & V/V & XSAVEOPT & Save processor extended states specified in EDX:EAX to memory, optimizing the state save operation if possible. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM: \(/\) / \(m(w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

XSAVEOPT performs a full or partial save of the enabled processor state components to a memory address specified in the destination operand. A full or partial save of the processor states is specified by an implicit mask operand via the register pair, EDX:EAX. The destination operand is a memory location that must be 64-byte aligned. The hardware may optimize the manner in which data is saved. The performance of this instruction will be equal or better than using the XSAVE instruction.
The implicit 64-bit mask operand in EDX:EAX specifies the subset of enabled processor state components to save into the XSAVE/XRSTOR save area. The XSAVE/XRSTOR save area comprises of individual save area for each processor state components and a header section, see Table 4-22.
The bit assignment used for the EDX:EAX register pair matches XCRO (the XFEATURE_ENABLED_MASK register). For the XSAVEOPT instruction, software can specify "1" in any bit position of EDX:EAX, irrespective of whether the corresponding bit position in XCRO is valid for the processor. The bit vector in EDX:EAX is "anded" with XCRO to determine which save area will be written. While it's legal to set any bit in the EDX:EAX mask to 1 , it is strongly recommended to set only the bits that are required to save/restore specific states. When specifying 1 in any bit position of EDX:EAX mask, software is required to determine the total size of the XSAVE/XRSTOR save area (specified as destination operand) to fit all enabled processor states by using the value enumerated in CPUID.(EAX \(=0 \mathrm{D}, E C X=0\) ): EBX.

The content layout of the XSAVE/XRSTOR save area is architecturally defined to be extendable and enumerated via the sub-leaves of CPUID.ODH leaf. The extendable
framework of the XSAVE/XRSTOR layout is depicted by Table 4-22. The layout of the XSAVE/XRSTOR save area is fixed and may contain non-contiguous individual save areas. The XSAVE/XRSTOR save area is not compacted if some features are not saved or are not supported by the processor and/or by system software.

The layout of the register fields of first 512 bytes of the XSAVE/XRSTOR is the same as the FXSAVE/FXRSTOR area. But XSAVE/XRSTOR organizes the 512 byte area as x87 FPU states (including FPU operation states, x87/MMX data registers), MXCSR (including MXCSR_MASK), and XMM registers.
The processor writes 1 or 0 to each.HEADER.XSTATE_BV[i] bit field of an enabled processor state component in a manner that is consistent to XRSTOR's interaction with HEADER.XSTATE_BV.
The state updated to the XSAVE/XRSTOR area may be optimized as follows:
- If the state is in its initialized form, the corresponding XSTATE_BV bit may be set to 0 , and the corresponding processor state component that is indicated as initialized will not be saved to memory.
A processor state component save area is not updated if either one of the corresponding bits in the mask operand or in XCRO is 0 . The processor state component that is updated to the save area is computed by bit-wise AND of the mask operand (EDX:EAX) with XCRO.
HEADER.XSTATE_BV is updated to reflect the data that is actually written to the save area. A " 1 " bit in the header indicates the contents of the save area corresponding to that bit are valid. A " 0 " bit in the header indicates that the state corresponding to that bit is in its initialized form. The memory image corresponding to a " 0 " bit may or may not contain the correct (initialized) value since only the header bit (and not the save area contents) is updated when the header bit value is 0 . XRSTOR will ensure the correct value is placed in the register state regardless of the value of the save area when the header bit is zero.

\section*{XSAVEOPT Usage Guidelines}

When using the XSAVEOPT facility, software must be aware of the following guidelines:
1. The processor uses a tracking mechanism to determine which state components will be written to memory by the XSAVEOPT instruction. The mechanism includes three sub-conditions that are recorded internally each time XRSTOR is executed and evaluated on the invocation of the next XSAVEOPT. If a change is detected in any one of these sub-conditions, XSAVEOPT will behave exactly as XSAVE. The three sub-conditions are:
- current CPL of the logical processor
- indication whether or not the logical processor is in VMX non-root operation
- linear address of the XSAVE/XRSTOR area
2. Upon allocation of a new XSAVE/XRSTOR area and before an XSAVE or XSAVEOPT instruction is used, the save area header (HEADER.XSTATE) must be initialized to zeroes for proper operation.
3. XSAVEOPT is designed primarily for use in context switch operations. The values stored by the XSAVEOPT instruction depend on the values previously stored in a given XSAVE area.
4. Manual modifications to the XSAVE area between an XRSTOR instruction and the matching XSAVEOPT may result in data corruption.
5. For optimization to be performed properly, the XRSTOR XSAVEOPT pair must use the same segment when referencing the XSAVE area and the base of that segment must be unchanged between the two operations.
6. Software should avoid executing XSAVEOPT into a buffer from which it hadn't previously executed a XRSTOR. For newly allocated buffers, software can execute XRSTOR with the linear address of the buffer and a restore mask of EDX:EAX \(=0\). Executing XRSTOR(0:0) doesn't restore any state, but ensures expected operation of the XSAVEOPT instruction.
7. The XSAVE area can be moved or even paged, but the contents at the linear address of the save area at an XSAVEOPT must be the same as that when the previous XRSTOR was performed.

A destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (\#GP) exception being generated. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.
```

Operation
TMP_MASK[62:0] (EDX[30:0] << 32 ) OR EAX[31:0] ) AND XCRO[62:0];
FOR i = 0,62 STEP 1
IF (TMP_MASK[i] = 1)
THEN
If not HW_CAN_OPTIMIZE_SAVE
THEN
CASE (i) of
0: DEST.FPUSSESAVE_Area[x87 FPU] processor state[x87 FPU];
1: DEST.FPUSSESAVE_Area[SSE] processor state[SSE];
// SSE state include MXCSR
2: DEST.EXT_SAVE_Area2[YMM] processor state[YMM];
DEFAULT: // i corresponds to a valid sub-leaf index of CPUID leaf ODH
DEST.Ext_Save_Area[i] processor state[i];
ESAC:
FI;
DEST.HEADER.XSTATE_BV[i] INIT_FUNCTION[i];
Fl;
NEXT;

```

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#GP(0) & \begin{tabular}{l}
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
\end{tabular} \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#NM & If CR0.TS[bit 3] = 1 . \\
\hline \#UD & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & \begin{tabular}{l}
If CPUID. \((E A X=0 D H, E C X=01 H): E A X . X S A V E O P T[\) bit 0\(]=0\). \\
If CR4.OSXSAVE[bit 18] \(=0\).
\end{tabular} \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline
\end{tabular}

Real-Address Mode Exceptions
\#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CPUID. \((E A X=0 D H, E C X=01 H): E A X . X S A V E O P T[\) bit 0\(]=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#SS(0) If a memory address referencing the SS segment is in a noncanonical form.
\#GP(0) If the memory address is in a non-canonical form.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
\#PF(fault-code) If a page fault occurs.
\#NM
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CPUID. \((E A X=0 D H, E C X=01 H): E A X . X S A V E O P T[\) bit 0\(]=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If the LOCK prefix is used.
If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used.

XSETBV-Set Extended Control Register
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En \\
OF 01 D1
\end{tabular} & XSETBV & \begin{tabular}{l} 
NP Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Valid
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Description
\end{tabular}\(\quad\)\begin{tabular}{l} 
Write the value in EDX:EAX \\
to the XCR specified by ECX.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Writes the contents of registers EDX:EAX into the 64-bit extended control register (XCR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected XCR and the contents of the EAX register are copied to low-order 32 bits of the XCR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an XCR should be set to values previously read.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \(\# \mathrm{GP}(0)\) is generated. Specifying a reserved or unimplemented XCR in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to reserved bits in an XCR.

Currently, only XCR0 (the XFEATURE_ENABLED_MASK register) is supported. Thus, all other values of ECX are reserved and will cause a \#GP(0). Note that bit 0 of XCRO (corresponding to \(x 87\) state) must be set to 1 ; the instruction will cause a \#GP(0) if an attempt is made to clear this bit. Additionally, bit 1 of XCRO (corresponding to AVX state) and bit 2 of XCRO (corresponding to SSE state) must be set to 1 when using AVX registers; the instruction will cause a \#GP(0) if an attempt is made to set XCRO[2:1] = 10 .

\section*{Operation}
\(X C R[E C X] \leftarrow E D X: E A X ;\)

\section*{Flags Affected}

None.

\section*{Protected Mode Exceptions}
\#GP(0) If the current privilege level is not 0 .
If an invalid XCR is specified in ECX.
\begin{tabular}{|c|c|}
\hline & If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX. \\
\hline & If an attempt is made to clear bit 0 of XCRO. \\
\hline & If an attempt is made to set \(\mathrm{XCRO} 0[2: 1]=10\). \\
\hline \#UD & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline Real-Add & xceptions \\
\hline \#GP & If an invalid XCR is specified in ECX. \\
\hline & If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX. \\
\hline & If an attempt is made to clear bit 0 of XCRO. \\
\hline & If an attempt is made to set XCRO[2:1] \(=10\). \\
\hline \#UD & If CPUID.01H:ECX.XSAVE[bit 26] \(=0\). \\
\hline & If CR4.OSXSAVE[bit 18] \(=0\). \\
\hline & If the LOCK prefix is used. \\
\hline & If \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefix is used. \\
\hline Virtual-8 & Exceptions \\
\hline \#GP(0) & The XSETBV instruction is not recognized in virtual-8086 mode. \\
\hline Compati & Exceptions \\
\hline Same ex & in protected mode. \\
\hline 64-Bit M & ions \\
\hline Same ex & in protected mode. \\
\hline
\end{tabular}```


[^0]:    1. If alignment checking is enabled (CRO.AM $=1, R F L A G S . A C=1$, and $C P L=3$ ), an alignment-check exception (\#AC) may or may not be generated (depending on processor implementation) when the operand is not aligned on an 8-byte boundary.
[^1]:    1. ModRM.MOD $=011 \mathrm{~B}$ required
[^2]:    1. ModRM.MOD $=011 \mathrm{~B}$ is not permitted
