# Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual 

## Volume 2B: Instruction Set Reference, N-Z


#### Abstract

NOTE: The Inte $\Theta^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual consists of seven volumes: Basic Architecture, Order Number 253665; Instruction Set Reference A-M, Order Number 253666; Instruction Set Reference N-Z, Order Number 253667; Instruction Set Reference, Order Number 326018; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019. Refer to all seven volumes when evaluating your design needs.


By using this document, in addition to any agreements you have with Intel, you accept the terms set forth below.
You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.
Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.
The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families, go to: Learn About Intel $®$ Processor Numbers.
Intel ${ }^{\circledR}$ Advanced Vector Extensions (Intel ${ }^{\circledR} A V X$ ) ${ }^{1}$ are designed to achieve higher throughput to certain integer and floating point operations. Due to varying processor power characteristics, utilizing AVX instructions may cause a) some parts to operate at less than the rated frequency and b) some parts with Intel ${ }^{\circledR}$ Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software, and system configuration and you should consult your system manufacturer for more information.
${ }^{1}$ Intel ${ }^{\circledR}$ Advanced Vector Extensions refers to Intel ${ }^{\circledR}$ AVX, Intel ${ }^{\circledR}$ AVX2 or Intel ${ }^{\circledR}$ AVX-512. For more information on Intel ${ }^{\circledR}$ Turbo Boost Technology 2.0, visit http://www.intel.com/go/turbo.
Intel ${ }^{\circledR}$ Data Protection Technology (includes the following features: Secure Key and Advanced Encryption Standard New Instructions \{Intel ${ }^{\circledR}$ AESNI\}): No computer system can provide absolute security. Requires an enabled Intel ${ }^{\circledR}$ processor and software optimized for use of the technology. Consult your system manufacturer and/or software vendor for more information.
Enhanced Intel SpeedStep ${ }^{\circledR}$ Technology: See the Processor Spec Finder at http://ark.intel.com/ or contact your Intel representative for more information.
Intel ${ }^{\circledR}$ Hyper-Threading Technology (Intel ${ }^{\circledR}$ HT Technology): Available on select Intel ${ }^{\circledR}$ processors. Requires an Intel ${ }^{\circledR}$ HT Technology-enabled system. Consult your system manufacturer. Performance will vary depending on the specific hardware and software used. For more information including details on which processors support HT Technology, visit http://www.intel.com/info/hyperthreading.
Intel ${ }^{\circledR} 64$ architecture: Requires a system with a 64 -bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more information. For more information, visit http://www.intel.com/info/em64t.
Intel ${ }^{\circledR}$ Virtualization Technology requires a computer system with an enabled Intel ${ }^{\circledR}$ processor, BIOS, and virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit http://www.intel.com/go/virtualization.
Intel ${ }^{\circledR}$ Platform/Device Protection Technology (includes the following features: Bios guard; Boot Guard; Platform Trust Technology \{PTT\}; OS Guard; Anti-Theft Technology \{AT\}; Trusted Execution Technology \{TXT\}; and Execute Disable Bit): No computer system can provide absolute security. Requires an enabled Intel ${ }^{\circledR}$ processor, enabled chipset, firmware, software and may require a subscription with a capable service provider (may not be available in all countries). Intel assumes no liability for lost or stolen data and/or systems or any other damages resulting thereof. Consult your system or service provider for availability and functionality.

Intel, the Intel logo, Intel Atom, Intel Core, Intel SpeedStep, MMX, Pentium, VTune, and Xeon are trademarks of Intel Corporation in the U.S. and/or other countries.
*Other names and brands may be claimed as the property of others.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

Copyright © 1997-2014 Intel Corporation. All rights reserved.

### 4.1 IMM8 CONTROL BYTE OPERATION FOR PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM

The notations introduced in this section are referenced in the reference pages of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM. The operation of the immediate control byte is common to these four string text processing instructions of SSE4.2. This section describes the common operations.

### 4.1.1 General Description

The operation of PCMPESTRI, PCMPESTRM, PCMPISTRI, PCMPISTRM is defined by the combination of the respective opcode and the interpretation of an immediate control byte that is part of the instruction encoding.
The opcode controls the relationship of input bytes/words to each other (determines whether the inputs terminated strings or whether lengths are expressed explicitly) as well as the desired output (index or mask).
The Imm8 Control Byte for PCMPESTRM/PCMPESTRI/PCMPISTRM/PCMPISTRI encodes a significant amount of programmable control over the functionality of those instructions. Some functionality is unique to each instruction while some is common across some or all of the four instructions. This section describes functionality which is common across the four instructions.
The arithmetic flags ( $Z F, C F, S F, O F, A F, P F$ ) are set as a result of these instructions. However, the meanings of the flags have been overloaded from their typical meanings in order to provide additional information regarding the relationships of the two inputs.
PCMPxSTRx instructions perform arithmetic comparisons between all possible pairs of bytes or words, one from each packed input source operand. The boolean results of those comparisons are then aggregated in order to produce meaningful results. The Imm8 Control Byte is used to affect the interpretation of individual input elements as well as control the arithmetic comparisons used and the specific aggregation scheme.
Specifically, the Imm8 Control Byte consists of bit fields that control the following attributes:

- Source data format - Byte/word data element granularity, signed or unsigned elements
- Aggregation operation - Encodes the mode of per-element comparison operation and the aggregation of per-element comparisons into an intermediate result
- Polarity - Specifies intermediate processing to be performed on the intermediate result
- Output selection - Specifies final operation to produce the output (depending on index or mask) from the intermediate result


### 4.1.2 Source Data Format

Table 4-1. Source Data Format

| Imm8[1:0] | Meaning | Description |
| :--- | :--- | :--- |
| 00b | Unsigned bytes | Both 128-bit sources are treated as packed, unsigned bytes. |
| 01b | Unsigned words | Both 128-bit sources are treated as packed, unsigned words. |
| 10b | Signed bytes | Both 128-bit sources are treated as packed, signed bytes. |
| 11b | Signed words | Both 128-bit sources are treated as packed, signed words. |

If the Imm8 Control Byte has bit[0] cleared, each source contains 16 packed bytes. If the bit is set each source
contains 8 packed words. If the Imm8 Control Byte has bit[1] cleared, each input contains unsigned data. If the bit is set each source contains signed data.

### 4.1.3 Aggregation Operation

Table 4-2. Aggregation Operation

| Imm8[3:2] | Mode | Comparison |
| :--- | :--- | :--- |
| 00b | Equal any | The arithmetic comparison is "equal." |
| 01b | Ranges | Arithmetic comparison is "greater than or equal" between even indexed bytes/words of reg and <br> each byte/word of reg/mem. <br> Arithmetic comparison is "less than or equal" between odd indexed bytes/words of reg and each <br> byte/word of reg/mem. <br> (reg/mem[m] >= reg[n] for $n=$ even, reg/mem[m] < = reg[n] for $n=$ odd) |
| 10b | Equal each | The arithmetic comparison is "equal." |
| 11 E | Equal ordered | The arithmetic comparison is "equal." |

All 256 (64) possible comparisons are always performed. The individual Boolean results of those comparisons are referred by "BoolRes[Reg/Mem element index, Reg element index]." Comparisons evaluating to "True" are represented with a 1, False with a 0 (positive logic). The initial results are then aggregated into a 16-bit (8-bit) intermediate result (IntRes1) using one of the modes described in the table below, as determined by Imm8 Control Byte bit[3:2].

See Section 4.1.6 for a description of the overrideIfDataInvalid() function used in Table 4-3.
Table 4-3. Aggregation Operation

| Mode | Pseudocode |
| :---: | :---: |
| Equal any <br> (find characters from a set) | UpperBound = imm8[0] ? 7:15; <br> IntRes1 = 0; <br> For $\mathrm{j}=0$ to UpperBound, $\mathrm{j}^{++}$ <br> For $\mathrm{i}=0$ to UpperBound, $\mathrm{i}++$ <br> IntRes1[j] OR= overridelfDatalnvalid(BoolRes[ji]) |
| Ranges <br> (find characters from ranges) | ```UpperBound = imm8[0] ? 7 : 15; IntRes1 = 0; For j = 0 to UpperBound, j++ For i = 0 to UpperBound, i+=2 IntRes1[j] OR= (overridelfDatalnvalid(BooIRes[j;i]) AND overridelfDatalnvalid(BoolRes[j,i+1]))``` |
| Equal each (string compare) | ```UpperBound = imm8[0] ? 7:15; IntRes1 = 0; For i = 0 to UpperBound, i++ IntRes1[i] = overridelfDatalnvalid(BoolRes[i,i])``` |
| Equal ordered (substring search) | ```UpperBound = imm8[0] ? 7:15; IntRes1 = imm8[0]? FFH : FFFFH For j = 0 to UpperBound, j++ For i = 0 to UpperBound-j, k=j to UpperBound, k++, i++ IntRes1[j] AND= overridelfDatalnvalid(BoolRes[k,i])``` |

### 4.1.4 Polarity

IntRes1 may then be further modified by performing a 1's complement, according to the value of the Imm8 Control Byte bit[4]. Optionally, a mask may be used such that only those IntRes1 bits which correspond to "valid" reg/mem input elements are complemented (note that the definition of a valid input element is dependant on the specific opcode and is defined in each opcode's description). The result of the possible negation is referred to as IntRes2.

Table 4-4. Polarity

| Imm8[5:4] | Operation | Description |
| :--- | :--- | :--- |
| 00b | Positive Polarity $(+)$ | IntRes2 = IntRes1 |
| 01b | Negative Polarity $(-)$ | IntRes2 = -1 XOR IntRes1 |
| 10b | Masked $(+)$ | IntRes2 = IntRes1 |
| 11b | Masked $(-)$ | IntRes2[i] = IntRes1[i] if reg/mem[i] invalid, else $=\sim \operatorname{IntRes1[i]~}$ |

### 4.1.5 Output Selection

Table 4-5. Output Selection

| Imm8[6] | Operation | Description |
| :--- | :--- | :--- |
| Ob | Least significant index | The index returned to ECX is of the least significant set bit in IntRes2. |
| 1b | Most significant index | The index returned to ECX is of the most significant set bit in IntRes2. |

For PCMPESTRI/PCMPISTRI, the Imm8 Control Byte bit[6] is used to determine if the index is of the least significant or most significant bit of IntRes2.

Table 4-6. Output Selection

| Imm8[6] | Operation | Description |
| :--- | :--- | :--- |
| Ob | Bit mask | IntRes2 is returned as the mask to the least significant bits of XMM0 with zero extension to 128 <br> bits. |
| 1b | Byte/word mask | IntRes2 is expanded into a byte/word mask (based on imm8[1]) and placed in XMM0. The <br> expansion is performed by replicating each bit into all of the bits of the byte/word of the same <br> index. |

Specifically for PCMPESTRM/PCMPISTRM, the Imm8 Control Byte bit[6] is used to determine if the mask is a 16 (8) bit mask or a 128 bit byte/word mask.

### 4.1.6 Valid/Invalid Override of Comparisons

PCMPxSTRx instructions allow for the possibility that an end-of-string (EOS) situation may occur within the 128-bit packed data value (see the instruction descriptions below for details). Any data elements on either source that are determined to be past the EOS are considered to be invalid, and the treatment of invalid data within a comparison pair varies depending on the aggregation function being performed.
In general, the individual comparison result for each element pair BoolRes[i.j] can be forced true or false if one or more elements in the pair are invalid. See Table 4-7.

Table 4-7. Comparison Result for Each Element Pair BoolRes[i.j]

| xmm1 <br> byte/ word | xmm2/ m128 <br> byte/word | Imm8[3:2] = 00b <br> (equal any) | Imm8[3:2] = 01b <br> (ranges) | Imm8[3:2] = 10b <br> (equal each) | Imm8[3:2] = 11b <br> (equal ordered) |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Invalid | Invalid | Force false | Force false | Force true | Force true |
| Invalid | Valid | Force false | Force false | Force false | Force true |
| Valid | Invalid | Force false | Force false | Force false | Force false |
| Valid | Valid | Do not force | Do not force | Do not force | Do not force |

### 4.1.7 Summary of Im8 Control byte

Table 4-8. Summary of Imm8 Control Byte

| Imm8 | Description |
| :---: | :---: |
| --------0b | 128 -bit sources treated as 16 packed bytes. |
| -------1b | 128 -bit sources treated as 8 packed words. |
| --------b | Packed bytes/words are unsigned. |
| ------1-b | Packed bytes/words are signed. |
| ----00--b | Mode is equal any. |
| ----01--b | Mode is ranges. |
| ----10--b | Mode is equal each. |
| ----11--b | Mode is equal ordered. |
| -------b | IntRes1 is unmodified. |
| ---1---b | IntRes1 is negated ( 1 's complement). |
| --0-----b | Negation of IntRes 1 is for all 16 (8) bits. |
| --1-----b | Negation of IntRes 1 is masked by reg/mem validity. |
| -0------b | Index of the least significant, set, bit is used (regardless of corresponding input element validity). IntRes2 is returned in least significant bits of XMMO. |
| -1------b | Index of the most significant, set, bit is used (regardless of corresponding input element validity). Each bit of IntRes2 is expanded to byte/word. |
| 0-------b | This bit currently has no defined effect, should be 0 . |
| 1-------b | This bit currently has no defined effect, should be 0 . |

### 4.1.8 Diagram Comparison and Aggregation Process



Figure 4-1. Operation of PCMPSTRx and PCMPESTRx

## $4.2 \quad$ INSTRUCTIONS (N-Z)

Chapter 4 continues an alphabetical discussion of Intel ${ }^{\circledR} 64$ and IA-32 instructions ( $\mathrm{N}-\mathrm{Z}$ ). See also: Chapter 3, "Instruction Set Reference, A-M," in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A.

## NEG-Two's Complement Negation

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| F6 /3 | NEG r/m8 | M | Valid | Valid | Two's complement negate $\mathrm{r} / \mathrm{m8}$. |
| REX + F6 /3 | NEG r/m8* | M | Valid | N.E. | Two's complement negate $\mathrm{r} / \mathrm{m8}$. |
| F7 13 | NEG r/m16 | M | Valid | Valid | Two's complement negate r/m16. |
| F7 /3 | NEG r/m32 | M | Valid | Valid | Two's complement negate r/m32. |
| REX.W + F7 /3 | NEG r/m64 | M | Valid | N.E. | Two's complement negate r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM: $/ \mathrm{m}(\mathrm{r}, \mathrm{w})$ | NA | NA | NA |

## Description

Replaces the value of operand (the destination operand) with its two's complement. (This operation is equivalent to subtracting the operand from 0 .) The destination operand is located in a general-purpose register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

```
IF DEST = 0
    THEN CF}\leftarrow0
    ELSECF}\leftarrow1
Fl;
DEST \leftarrow[-(DEST)]
```


## Flags Affected

The CF flag set to 0 if the source operand is 0 ; otherwise it is set to 1 . The $O F, S F, Z F, A F$, and $P F$ flags are set according to the result.

## Protected Mode Exceptions

| \#GP(0) | If the destination is located in a non-writable segment. |
| :--- | :--- |
| If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |  |
| If the DS, ES, FS, or GS register contains a NULL segment selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. <br> \#PF(fault-code) <br> \#AC(0) a page fault occurs. |
| If <br> If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |  |
| If the LOCK prefix is used but the destination is not a memory operand. |  |


| Real-Address Mode Exceptions |  |
| :---: | :---: |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Compatibility Mode Exceptions |  |
| Same as for protected mode exceptions. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | For a page fault. |
| \# AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

NOP-No Operation

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 90 | NOP | NP | Valid | Valid | One byte no-operation instruction. |
| OF 1 F $/ 0$ | NOP r/m16 | M | Valid | Valid | Multi-byte no-operation instruction. |
| OF 1 F $/ 0$ | NOP r/m32 | M | Valid | Valid | Multi-byte no-operation instruction. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |
| $M$ | ModRM: $/ / m(r)$ | $N A$ | $N A$ | $N A$ |

## Description

This instruction performs no operation. It is a one-byte or multi-byte NOP that takes up space in the instruction stream but does not impact machine context, except for the EIP register.
The multi-byte form of NOP is available on processors with model encoding:

- CPUID.01H.EAX[Bytes 11:8] = 0110B or 1111B

The multi-byte NOP instruction does not alter the content of a register and will not issue a memory operation. The instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

The one-byte NOP instruction is an alias mnemonic for the XCHG (E)AX, (E)AX instruction.
The multi-byte NOP instruction performs no operation on supported processors and generates undefined opcode exception on processors that do not support the multi-byte NOP instruction.
The memory operand form of the instruction allows software to create a byte sequence of "no operation" as one instruction. For situations where multiple-byte NOPs are needed, the recommended operations (32-bit mode and 64-bit mode) are:

Table 4-9. Recommended Multi-Byte Sequence of NOP Instruction

| Length | Assembly | Byte Sequence |
| :---: | :---: | :---: |
| 2 bytes | 66 NOP | 66 90H |
| 3 bytes | NOP DWORD ptr [EAX] | OF 1F 00H |
| 4 bytes | NOP DWORD ptr [EAX + 00H] | OF 1F 4000 H |
| 5 bytes | NOP DWORD ptr [EAX + EAX* $1+00 \mathrm{H}$ ] | OF 1F 440000 H |
| 6 bytes | 66 NOP DWORD ptr [EAX + EAX* $1+00 \mathrm{H}$ ] | 66 OF 1F 440000 H |
| 7 bytes | NOP DWORD ptr [EAX + 00000000H] | OF 1F 8000000000 H |
| 8 bytes | NOP DWORD ptr [EAX + EAX*1 + 00000000H] | OF 1F 840000000000 H |
| 9 bytes | 66 NOP DWORD ptr [EAX + EAX* $1+00000000 \mathrm{H}$ ] | 66 OF 1F 840000000000 H |

## Flags Affected

None.

Exceptions (All Operating Modes)
\#UD If the LOCK prefix is used.

NOT-One's Complement Negation

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F6 /2 | NOT $r / m 8$ | M | Valid | Valid | Reverse each bit of $r / m 8$. |
| REX + F6 $/ 2$ | NOT $r / m 8^{\star}$ | M | Valid | N.E. | Reverse each bit of $r / m 8$. |
| F7 $/ 2$ | NOT $r / m 16$ | M | Valid | Valid | Reverse each bit of $r / m 16$. |
| F7 $/ 2$ | NOT $r / m 32$ | M | Valid | Valid | Reverse each bit of $r / m 32$. |
| REX.W + F7 $/ 2$ | NOT $r / m 64$ | M | Valid | N.E. | Reverse each bit of $r / m 64$. |
| NOTES: |  |  |  |  |  |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM: $/ \mathrm{m}(r, w)$ | NA | NA | NA |

## Description

Performs a bitwise NOT operation (each 1 is set to 0 , and each 0 is set to 1 ) on the destination operand and stores the result in the destination operand location. The destination operand can be a register or a memory location.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ NOT DEST;

Flags Affected
None.

## Protected Mode Exceptions

| \#GP(0) | If the destination operand points to a non-writable segment. |
| :--- | :--- |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. <br> \#PF(fault-code) <br> \#AC(0) |
| If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |  |
| If the LOCK prefix is used but the destination is not a memory operand. |  |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

Compatibility Mode Exceptions
Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used but the destination is not a memory operand.

OR-Logical Inclusive OR

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OC ib | OR AL, imm8 | 1 | Valid | Valid | AL OR imm8. |
| OD iw | OR AX, imm16 | 1 | Valid | Valid | AX OR imm16. |
| OD id | OR EAX, imm32 | 1 | Valid | Valid | EAX OR imm32. |
| REX.W + OD id | OR RAX, imm32 | 1 | Valid | N.E. | RAX OR imm32 (sign-extended). |
| $80 / 1$ ib | OR r/m8, imm8 | MI | Valid | Valid | r/m8 OR imm8. |
| REX + $80 / 1 \mathrm{ib}$ | OR r/m8*, imm8 | MI | Valid | N.E. | r/m8 OR imm8. |
| $81 / 1$ iw | OR r/m16, imm16 | MI | Valid | Valid | r/m16 OR imm16. |
| $81 / 1$ id | OR r/m32, imm32 | MI | Valid | Valid | r/m32 OR imm32. |
| REX.W + $81 / 1$ id | OR r/m64, imm32 | MI | Valid | N.E. | r/m64 OR imm32 (sign-extended). |
| $83 / 1 \mathrm{ib}$ | OR r/m16, imm8 | MI | Valid | Valid | r/m16 OR imm8 (sign-extended). |
| $83 / 1$ ib | OR r/m32, imm8 | MI | Valid | Valid | r/m32 OR imm8 (sign-extended). |
| REX.W + $83 / 1 \mathrm{ib}$ | OR r/m64, imm8 | MI | Valid | N.E. | r/m64 OR imm8 (sign-extended). |
| $08 / r$ | OR r/m8, r8 | MR | Valid | Valid | r/m8 OR r8. |
| REX + $08 / r$ | OR r/m8*, r8* | MR | Valid | N.E. | r/m8 OR r8. |
| 09 /r | OR r/m16, r16 | MR | Valid | Valid | r/m16 OR r16. |
| 09 /r | OR r/m32, r32 | MR | Valid | Valid | r/m32 OR r32. |
| REX.W + $09 / r$ | OR r/m64, r64 | MR | Valid | N.E. | r/m64 OR r64. |
| OA /r | OR r8, r/m8 | RM | Valid | Valid | r80R r/m8. |
| REX + OA /r | OR r8*, r/m8* | RM | Valid | N.E. | r8 OR r/m8. |
| OB /r | OR r16, r/m16 | RM | Valid | Valid | r16 OR r/m16. |
| OB /r | OR r32, r/m32 | RM | Valid | Valid | r32 OR r/m32. |
| REX.W + OB /r | OR r64, r/m64 | RM | Valid | N.E. | г64 OR r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| I | AL/AX/EAX/RAX | imm8/16/32 | NA | NA |
| MI | ModRM:r/m $(r, w)$ | imm8/16/32 | NA | NA |
| MR | ModRM:r/m $(r, w)$ | ModRM:reg $(r)$ | NA | NA |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Performs a bitwise inclusive OR operation between the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result of the OR instruction is set to 0 if both corresponding bits of the first and second operands are 0; otherwise, each bit is set to 1.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

```
Operation
DEST \leftarrow DEST OR SRC;
```


## Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

## Protected Mode Exceptions

| \#GP(0) | If the destination operand points to a non-writable segment. |
| :--- | :--- |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. <br> \#PF(fault-code) <br> \#AC(0) |
| If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |  |
| If the LOCK prefix is used but the destination is not a memory operand. |  |

## Real-Address Mode Exceptions

| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## ORPD—Bitwise Logical OR of Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 56 /r | RM | V/V | SSE2 | Bitwise OR of $x m m 2 / m 128$ and $x m m 1$. |
| ORPD xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.66.0F.WIG 56 /г VORPD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the bitwise logical OR of packed double-precision floating-point values in xmm2 and xmm3/mem. |
| VEX.NDS.256.66.0F.WIG 56 /г VORPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the bitwise logical OR of packed double-precision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR of the two or four packed double-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: If VORPD is encoded with VEX.L= 1 , an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## ORPD (128-bit Legacy SSE version)

DEST[63:0] < DEST[63:0] BITWISE OR SRC[63:0]
DEST[127:64] $\leftarrow$ DEST[127:64] BITWISE OR SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VORPD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE OR SRC2[63:0] DEST[127:64] $\leftarrow$ SRC1[127:64] BITWISE OR SRC2[127:64] DEST[VLMAX-1:128] $\leftarrow 0$

VORPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE OR SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] BITWISE OR SRC2[127:64]
DEST[191:128] $\leftarrow$ SRC1[191:128] BITWISE OR SRC2[191:128]
DEST[255:192] $\leftarrow$ SRC1[255:192] BITWISE OR SRC2[255:192]

Intel ${ }^{\circledR}$ C/C++ Compiler Intrinsic Equivalent
ORPD: __m128d _mm_or_pd(__m128d a, __m128d b);
VORPD: __m256d _mm256_or_pd (__m256d a, __m256d b);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally \#UD

If VEX.L = 1.

## ORPS—Bitwise Logical OR of Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $56 /$ r | RM | V/V | SSE | Bitwise OR of $x m m 1$ and $x m m 2 / m 128$. |
| ORPS xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.0F.WIG 56 /г VORPS xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Return the bitwise logical OR of packed singleprecision floating-point values in $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.0F.WIG 56 /г VORPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the bitwise logical OR of packed singleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM: $/ / m(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR of the four or eight packed single-precision floating-point values from the first source operand and the second source operand, and stores the result in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the destination YMM register destination are zeroed.
VEX. 256 Encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: If VORPS is encoded with VEX.L=1, an attempt to execute the instruction encoded with VEX.L= 1 will cause an \#UD exception.

## Operation

## ORPS (128-bit Legacy SSE version)

DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)

VORPS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] $\leqslant$ SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

VORPS (VEX. 256 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE OR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE OR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE OR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE OR SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] BITWISE OR SRC2[159:128]
DEST[191:160] $\leftarrow$ SRC1[191:160] BITWISE OR SRC2[191:160]
DEST[223:192] \& SRC1[223:192] BITWISE OR SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] BITWISE OR SRC2[255:224].

Intel C/C++ Compiler Intrinsic Equivalent
ORPS: __m128 _mm_or_ps (__m128 a, __m128 b);
VORPS: __m256 _mm256_or_ps (__m256 a, __m256 b);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

## OUT-Output to Port

| Opcode* | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| E6 ib | OUT imm8, AL | I | Valid | Valid | Output byte in AL to I/O port address imm8. |
| E7 ib | OUT imm8, AX | I | Valid | Valid | Output word in AX to I/O port address imm8. |
| E7 ib | OUT imm8, EAX | I | Valid | Valid | Output doubleword in EAX to I/O port address <br> imm8. |
| EE | OUT DX, AL | NP | Valid | Valid | Output byte in AL to I/O port address in DX. |
| EF | OUT DX, AX | NP | Valid | Valid | Output word in AX to I/O port address in DX. |
| EF | OUT DX, EAX | NP | Valid | Valid | Output doubleword in EAX to I/O port address <br> in DX. |

NOTES:

* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| I | imm8 | NA | NA | NA |
| $N P$ | $N A$ | $N A$ | $N A$ | $N A$ |

## Description

Copies the value from the second operand (source operand) to the I/O port specified with the destination operand (first operand). The source operand can be register AL, AX, or EAX, depending on the size of the port being accessed ( 8,16 , or 32 bits, respectively); the destination operand can be a byte-immediate or the DX register. Using a byte immediate allows I/O port addresses 0 to 255 to be accessed; using the DX register as a source operand allows I/O ports from 0 to 65,535 to be accessed.
The size of the I/O port being accessed is determined by the opcode for an 8-bit I/O port or by the operand-size attribute of the instruction for a 16 - or 32-bit I/O port.
At the machine code level, I/O instructions are shorter when accessing 8-bit I/O ports. Here, the upper eight bits of the port address will be 0 .

This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 16, "Input/Output," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

After executing an OUT instruction, the Pentium ${ }^{\circledR}$ processor ensures that the EWBE\# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE\# is not active, but it will not be executed until the EWBE\# pin is sampled active.) Only the Pentium processor family has the EWBE\# pin.

## Operation

IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
IF (Any I/O Permission Bit for I/O port being accessed $=1$ )
THEN (* I/O operation is not allowed *)
\#GP(0);
ELSE ( * I/O operation is allowed *)
DEST $\leftarrow$ SRC; (* Writes to selected I/O port *)
FI;
ELSE (Real Mode or Protected Mode with CPL $\leq$ IOPL *)
DEST $\leftarrow$ SRC; (* Writes to selected I/O port *)
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If any of the I/O permission bits in the TSS for the I/O port being accessed is 1.
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same as protected mode exceptions.

## 64-Bit Mode Exceptions

Same as protected mode exceptions.

## OUTS/OUTSB/OUTSW/OUTSD—Output String to Port

| Opcode* | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 E | OUTS DX, m8 | NP | Valid | Valid | Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**. |
| 6F | OUTS DX, m16 | NP | Valid | Valid | Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**. |
| 6 F | OUTS DX, m32 | NP | Valid | Valid | Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in $D X^{* *}$. |
| 6 E | OUTSB | NP | Valid | Valid | Output byte from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**. |
| 6F | OUTSW | NP | Valid | Valid | Output word from memory location specified in DS:(E)SI or RSI to I/O port specified in DX**. |
| 6F | OUTSD | NP | Valid | Valid | Output doubleword from memory location specified in DS:(E)SI or RSI to I/O port specified in $D X^{* *}$. |

## NOTES:

* See IA-32 Architecture Compatibility section below.
** In 64-bit mode, only 64-bit (RSI) and 32-bit (ESI) address sizes are supported. In non-64-bit mode, only 32-bit (ESI) and 16-bit (SI) address sizes are supported.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Copies data from the source operand (second operand) to the I/O port specified with the destination operand (first operand). The source operand is a memory location, the address of which is read from either the DS:SI, DS:ESI or the RSI registers (depending on the address-size attribute of the instruction, 16, 32 or 64 , respectively). (The DS segment may be overridden with a segment override prefix.) The destination operand is an I/O port address (from 0 to 65,535 ) that is read from the DX register. The size of the I/O port being accessed (that is, the size of the source and destination operands) is determined by the opcode for an 8 -bit I/O port or by the operand-size attribute of the instruction for a 16- or 32-bit I/O port.
At the assembly-code level, two forms of this instruction are allowed: the "explicit-operands" form and the "nooperands" form. The explicit-operands form (specified with the OUTS mnemonic) allows the source and destination operands to be specified explicitly. Here, the source operand should be a symbol that indicates the size of the I/O port and the source address, and the destination operand must be DX. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the source operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the DS:(E)SI or RSI registers, which must be loaded correctly before the OUTS instruction is executed.
The no-operands form provides "short forms" of the byte, word, and doubleword versions of the OUTS instructions. Here also DS:(E)SI is assumed to be the source operand and DX is assumed to be the destination operand. The size of the I/O port is specified with the choice of mnemonic: OUTSB (byte), OUTSW (word), or OUTSD (doubleword).
After the byte, word, or doubleword is transferred from the memory location to the I/O port, the SI/ESI/RSI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. (If the DF flag is 0, the (E)SI register is incremented; if the DF flag is 1, the SI/ESI/RSI register is decremented.) The SI/ESI/RSI register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.

The OUTS, OUTSB, OUTSW, and OUTSD instructions can be preceded by the REP prefix for block input of ECX bytes, words, or doublewords. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix. This instruction is only useful for accessing I/O ports located in the processor's I/O address space. See Chapter 16, "Input/Output," in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for more information on accessing I/O ports in the I/O address space.
In 64-bit mode, the default operand size is 32 bits; operand size is not promoted by the use of REX.W. In 64-bit mode, the default address size is 64 bits, and 64 -bit address is specified using RSI by default. 32-bit address using ESI is support using the prefix 67 H , but 16 -bit address is not supported in 64 -bit mode.

## IA-32 Architecture Compatibility

After executing an OUTS, OUTSB, OUTSW, or OUTSD instruction, the Pentium processor ensures that the EWBE\# pin has been sampled active before it begins to execute the next instruction. (Note that the instruction can be prefetched if EWBE\# is not active, but it will not be executed until the EWBE\# pin is sampled active.) Only the Pentium processor family has the EWBE\# pin.
For the Pentium 4, Intel ${ }^{\circledR}$ Xeon ${ }^{\circledR}$, and P6 processor family, upon execution of an OUTS, OUTSB, OUTSW, or OUTSD instruction, the processor will not execute the next instruction until the data phase of the transaction is complete.

## Operation

```
IF ((PE = 1) and ((CPL > IOPL) or (VM = 1)))
    THEN (* Protected mode with CPL > IOPL or virtual-8086 mode *)
        IF (Any I/O Permission Bit for I/O port being accessed =1)
                THEN (* I/O operation is not allowed *)
                    \#GP(0);
                ELSE (* I/O operation is allowed *)
                    DEST \(\leftarrow\) SRC; (* Writes to I/O port *)
        FI;
    ELSE (Real Mode or Protected Mode or 64-Bit Mode with CPL \(\leq\) IOPL *)
        DEST \(\leftarrow\) SRC; (* Writes to I/O port *)
Fl ;
Byte transfer:
    IF 64-bit mode
        Then
            IF 64-Bit Address Size
                THEN
                        IF DF \(=0\)
                            THEN RSI \(\leftarrow\) RSI RSI + 1;
                            ELSE RSI \(\leftarrow\) RSI or -1 ;
                FI;
                ELSE (* 32-Bit Address Size *)
                        IF \(\mathrm{DF}=0\)
                            THEN ESI \(\leftarrow\) ESI + 1;
                            ELSE \(\quad\) ESI \(\leftarrow\) ESI - 1;
                            Fl;
            FI;
        ELSE
            IF DF = 0
                THEN \(\quad(\mathrm{E}) \mathrm{SI} \leftarrow(\mathrm{E}) \mathrm{SI}+1\);
                ELSE \((E) S I \leftarrow(E) S I-1\);
            Fl ;
    FI;
Word transfer:
    IF 64-bit mode
```

```
        Then
            IF 64-Bit Address Size
                THEN
                        IF DF = 0
                            THEN RSI }\leftarrow\mathrm{ RSI RSI + 2;
                            ELSE RSI \leftarrowRSI or - 2;
                Fl;
            ELSE (* 32-Bit Address Size *)
                IF DF = 0
                            THEN ESI \leftarrowESI + 2;
                            ELSE ESI\leftarrowESI - 2;
                            FI;
            FI;
        ELSE
            IF DF = 0
            THEN (E)SI \leftarrow(E)SI + 2;
            ELSE (E)SI \leftarrow(E)SI - 2;
            Fl;
    FI;
Doubleword transfer:
    IF 64-bit mode
        Then
            IF 64-Bit Address Size
                THEN
                    IF DF = 0
                            THEN RSI }\leftarrow\mathrm{ RSI RSI + 4;
                    ELSE RSI }\leftarrow\mathrm{ RSI or - 4;
                    FI;
                ELSE (* 32-Bit Address Size *)
                    IF DF = 0
                            THEN ESI\leftarrowESI + 4;
                            ELSE ESI\leftarrowESI-4;
                    Fl;
            Fl;
        ELSE
            IF DF = 0
                THEN (E)SI \leftarrow (E)SI + 4;
                ELSE (E)SI \leftarrow(E)SI - 4;
            FI;
    FI;
```

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the corresponding I/O permission bits in TSS for the I/O port being accessed is 1.
If a memory operand effective address is outside the limit of the CS, DS, ES, FS, or GS segment.
If the segment register contains a NULL segment selector.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If any of the I/O permission bits in the TSS for the I/O port being accessed is 1.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the CPL is greater than (has less privilege) the I/O privilege level (IOPL) and any of the <br> corresponding I/O permission bits in TSS for the I/O port being accessed is 1. |
| If the memory address is in a non-canonical form. |  |
| \#PF(fault-code) | If a page fault occurs. <br> \#AC $(0)$ |
| If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |  |
| If the LOCK prefix is used. |  |

PABSB/PABSW/PABSD - Packed Absolute Value

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $381 \mathrm{C} / \mathrm{r}^{1}$ | RM | V/V | SSSE3 | Compute the absolute value of bytes in |
| PABSB mm1, mm2/m64 |  |  |  | $\mathrm{mm2} / \mathrm{m64}$ and store UNSIGNED result in mm1. |
| 66 OF $381 \mathrm{C} / \mathrm{r}$ | RM | V/V | SSSE3 | Compute the absolute value of bytes in |
| PABSB $x m m 1, x m m 2 / m 128$ |  |  |  | xmm2/m128 and store UNSIGNED result in xmm1. |
| OF $381 \mathrm{D} /{ }^{1}$ | RM | V/V | SSSE3 | Compute the absolute value of 16-bit integers |
| PABSW mm1, mm2/m64 |  |  |  | in mm2/m64 and store UNSIGNED result in mm1. |
| 66 OF 38 1D /r | RM | V/V | SSSE3 | Compute the absolute value of 16-bit integers |
| PABSW xmm1, xmm2/m128 |  |  |  | in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and store UNSIGNED result in xmm1. |
| OF $381 \mathrm{E} / \mathrm{r}^{1}$ | RM | V/V | SSSE3 | Compute the absolute value of 32-bit integers |
| PABSD mm1, mm2/m64 |  |  |  | in mm2/m64 and store UNSIGNED result in mm1. |
| 66 OF 381 L / | RM | V/V | SSSE3 | Compute the absolute value of 32-bit integers |
| PABSD $x$ mm1, xmm2/m128 |  |  |  | in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and store UNSIGNED result in xmm1. |
| VEX.128.66.0F38.WIG 1C/r | RM | V/V | AVX | Compute the absolute value of bytes in |
| VPABSB xmm1, xmm2/m128 |  |  |  | xmm2/m128 and store UNSIGNED result in xmm1. |
| VEX.128.66.0F38.WIG 1D / | RM | V/V | AVX | Compute the absolute value of 16-bit |
| VPABSW xmm1, xmm2/m128 |  |  |  | integers in $x \mathrm{~mm} 2 / \mathrm{m} 128$ and store UNSIGNED result in $\times \mathrm{mm} 1$. |
| VEX.128.66.0F38.WIG 1E/r | RM | V/V | AVX | Compute the absolute value of 32 - bit |
| VPABSD xmm1, xmm2/m128 |  |  |  | integers in $x m m 2 / m 128$ and store UNSIGNED result in xmm 1 . |
| VEX.256.66.0F38.WIG 1C/r | RM | V/V | AVX2 | Compute the absolute value of bytes in |
| VPABSB ymm1, ymm2/m256 |  |  |  | ymm2/m256 and store UNSIGNED result in ymm1. |
| VEX.256.66.0F38.WIG 1D / | RM | V/V | AVX2 | Compute the absolute value of 16-bit integers |
| VPABSW ymm1, ymm2/m256 |  |  |  | in ymm2/m256 and store UNSIGNED result in ymm1. |
| VEX.256.66.0F38.WIG 1E/r | RM | V/V | AVX2 | Compute the absolute value of 32-bit integers |
| VPABSD ymm1, ymm2/m256 |  |  |  | in ymm2/m256 and store UNSIGNED result in |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

(V)PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and stores the UNSIGNED results in the destination operand (the first operand). (V)PABSB operates on signed bytes, (V)PABSW operates on 16-bit words, and (V)PABSD operates on signed 32-bit integers. The source operand can be an MMX register or a 64-bit memory location, or it can be an XMM register, a YMM register, a 128-bit memory location, or a 256-bit memory location. The destination operand can be an MMX, an XMM or a YMM register. Both operands can be MMX registers or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: The source operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.vVvv is reserved and must be $1111 \mathrm{~b}, \mathrm{VEX.L}$ must be 0 ; otherwise instructions will \#UD.

## Operation <br> PABSB (with 64 bit operands)

Unsigned DEST[7:0] $\leftarrow$ ABS(SRC[7:0])
Repeat operation for 2nd through 7th bytes
Unsigned DEST[63:56] $\leftarrow$ ABS(SRC[63:56])

## PABSB (with 128 bit operands)

Unsigned DEST[7:0] $\leftarrow$ ABS(SRC[7:.0])
Repeat operation for 2nd through 15th bytes
Unsigned DEST[127:120] $\leftarrow \operatorname{ABS}(S R C[127: 120])$

PABSW (with 64 bit operands)
Unsigned DEST[15:0] $\leftarrow$ ABS(SRC[15:0])
Repeat operation for 2nd through 3rd 16-bit words
Unsigned DEST[63:48] $\leftarrow$ ABS(SRC[63:48])
PABSW (with 128 bit operands)
Unsigned DEST[15:0] $\leftarrow$ ABS(SRC[15:0])
Repeat operation for 2nd through 7th 16-bit words
Unsigned DEST[127:112] $\leftarrow$ ABS(SRC[127:112])
PABSD (with 64 bit operands)
Unsigned DEST[31:0] $\leftarrow \operatorname{ABS}(S R C[31: 0])$
Unsigned DEST[63:32] $\leftarrow \operatorname{ABS}(S R C[63: 32])$

## PABSD (with 128 bit operands)

Unsigned DEST[31:0] $\leftarrow$ ABS(SRC[31:0])
Repeat operation for 2nd through 3rd 32-bit double words
Unsigned DEST[127:96] $\leftarrow \operatorname{ABS}(S R C[127: 96])$

## PABSB (128-bit Legacy SSE version) <br> DEST[127:0] < BYTE_ABS(SRC) <br> DEST[VLMAX-1:128] (Unmodified)

```
VPABSB (VEX.128 encoded version)
    DEST[127:0] \leftarrow BYTE_ABS(SRC)
    DEST[VLMAX-1:128]}\leftarrow
VPABSB (VEX. }256\mathrm{ encoded version)
    Unsigned DEST[7:0]< ABS(SRC[7:.0])
    Repeat operation for 2nd through 31st bytes
    Unsigned DEST[255:248] \leftarrow ABS(SRC[255:248])
PABSW (128-bit Legacy SSE version)
    DEST[127:0] < WORD_ABS(SRC)
    DEST[VLMAX-1:128] (Unmodified)
VPABSW (VEX.128 encoded version)
    DEST[127:0] & WORD_ABS(SRC)
    DEST[VLMAX-1:128] \leftarrow0
VPABSW (VEX. }256\mathrm{ encoded version)
    Unsigned DEST[15:0]< ABS(SRC[15:0])
    Repeat operation for 2nd through 15th 16-bit words
    Unsigned DEST[255:240] \leftarrow ABS(SRC[255:240])
PABSD (128-bit Legacy SSE version)
    DEST[127:0] < DWORD_ABS(SRC)
    DEST[VLMAX-1:128] (Unmodified)
VPABSD (VEX.128 encoded version)
    DEST[127:0] < DWORD_ABS(SRC)
    DEST[VLMAX-1:128] \leftarrow0
VPABSD (VEX. }256\mathrm{ encoded version)
    Unsigned DEST[31:0] \leftarrow ABS(SRC[31:0])
    Repeat operation for 2nd through 7th 32-bit double words
    Unsigned DEST[255:224] \leftarrow ABS(SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalents
\begin{tabular}{|c|c|}
\hline PABSB: & m64 _mm_abs_pi8 (__m64 a) \\
\hline (V)PABSB: & __m128i _mm_abs_epi8 (__m128i a) \\
\hline VPABSB: & _m256i _mm256_abs_epi8 (__m256i a) \\
\hline PABSW: & _m64 _mm_abs_pi16 (_m64 a) \\
\hline (V)PABSW: & __m128i_mm_abs_epi16 (_m128i a) \\
\hline VPABSW: & __m256i _mm256_abs_epi16 (_m256i a) \\
\hline PABSD: & __m64 _mm_abs_pi32 (_m64 a) \\
\hline (V)PABSD: & __m128i _mm_abs_epi32 (_m128i a) \\
\hline VPABSD: & __m256i _mm256_abs_epi32 (_m256i a) \\
\hline
\end{tabular}
```

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $=1111 \mathrm{~B}$.

PACKSSWB/PACKSSDW-Pack with Signed Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $63 / r^{1}$ <br> PACKSSWB mm1, mm2/m64 | RM | V/V | MMX | Converts 4 packed signed word integers from mm1 and from mm2/m64 into 8 packed signed byte integers in mm1 using signed saturation. |
| 66 OF 63 /r <br> PACKSSWB xmm1, xmm2/m128 | RM | V/V | SSE2 | Converts 8 packed signed word integers from $x m m 1$ and from $x x m 2 / m 128$ into 16 packed signed byte integers in xxm1 using signed saturation. |
| OF 6B $/ \Gamma^{1}$ <br> PACKSSDW mm1, mm2/m64 | RM | V/V | MMX | Converts 2 packed signed doubleword integers from mm 1 and from $\mathrm{mm} 2 / \mathrm{m} 64$ into 4 packed signed word integers in mm1 using signed saturation. |
| 66 OF 6B /r PACKSSDW xmm1, xmm2/m128 | RM | V/V | SSE2 | Converts 4 packed signed doubleword integers from $x \mathrm{~mm} 1$ and from $x x m 2 / m 128$ into 8 packed signed word integers in xxm1 using signed saturation. |
| VEX.NDS.128.66.0F.WIG 63 /г VPACKSSWB xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Converts 8 packed signed word integers from xmm2 and from $x m m 3 / m 128$ into 16 packed signed byte integers in $x m m 1$ using signed saturation. |
| VEX.NDS.128.66.0F.WIG 6B /г VPACKSSDW xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Converts 4 packed signed doubleword integers from $x m m 2$ and from $x m m 3 / m 128$ into 8 packed signed word integers in xmm1 using signed saturation. |
| VEX.NDS.256.66.0F.WIG 63 /г VPACKSSWB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Converts 16 packed signed word integers from ymm2 and from ymm3/m256 into 32 packed signed byte integers in ymm1 using signed saturation. |
| VEX.NDS.256.66.0F.WIG 6B /г VPACKSSDW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Converts 8 packed signed doubleword integers from ymm2 and from ymm3/m256 into 16 packed signed word integers in ymm1using signed saturation. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\Gamma, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts packed signed word integers into packed signed byte integers (PACKSSWB) or converts packed signed doubleword integers into packed signed word integers (PACKSSDW), using saturation to handle overflow conditions. See Figure 4-2 for an example of the packing operation.


Figure 4-2. Operation of the PACKSSDW Instruction Using 64-bit Operands

The (V)PACKSSWB instruction converts 4,8 or 16 signed word integers from the destination operand (first operand) and 4,8 or 16 signed word integers from the source operand (second operand) into 8,16 or 32 signed byte integers and stores the result in the destination operand. If a signed word integer value is beyond the range of a signed byte integer (that is, greater than 7FH for a positive integer or greater than 80 H for a negative integer), the saturated signed byte integer value of 7 FH or 80 H , respectively, is stored in the destination.

The (V)PACKSSDW instruction packs 2, 4 or 8 signed doublewords from the destination operand (first operand) and 2,4 or 8 signed doublewords from the source operand (second operand) into 4,8 or 16 signed words in the destination operand (see Figure 4-2). If a signed doubleword integer value is beyond the range of a signed word (that is, greater than 7FFFH for a positive integer or greater than 8000 H for a negative integer), the saturated signed word integer value of 7FFFH or 8000 H , respectively, is stored into the destination.
The (V)PACKSSWB and (V)PACKSSDW instructions operate on either 64-bit, 128-bit operands or 256-bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128 -bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PACKSSWB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToSignedByte DEST[15:0];
DEST[15:8] $\leftarrow$ SaturateSignedWordToSignedByte DEST[31:16];
DEST[23:16] $\leftarrow$ SaturateSignedWordToSignedByte DEST[47:32];
DEST[31:24] $\leftarrow$ SaturateSignedWordToSignedByte DEST[63:48];
DEST[39:32] $\leftarrow$ SaturateSignedWordToSignedByte SRC[15:0];
DEST[47:40] $\leftarrow$ SaturateSignedWordToSignedByte SRC[31:16];
DEST[55:48] $\leftarrow$ SaturateSignedWordToSignedByte SRC[47:32];
DEST[63:56] $\leftarrow$ SaturateSignedWordToSignedByte SRC[63:48];
PACKSSDW (with 64-bit operands)
DEST[15:0] $\leftarrow$ SaturateSignedDoublewordToSignedWord DEST[31:0];
DEST[31:16] $\leftarrow$ SaturateSignedDoublewordToSignedWord DEST[63:32];
DEST[47:32] $\leftarrow$ SaturateSignedDoublewordToSignedWord SRC[31:0];
DEST[63:48] $\leftarrow$ SaturateSignedDoublewordToSignedWord SRC[63:32];

```
PACKSSWB instruction (128-bit Legacy SSE version)
    DEST[7:0] & SaturateSignedWordToSignedByte (DEST[15:0]);
    DEST[15:8] & SaturateSignedWordToSignedByte (DEST[31:16]);
    DEST[23:16] < SaturateSignedWordToSignedByte (DEST[47:32]);
    DEST[31:24] < SaturateSignedWordToSignedByte (DEST[63:48]);
    DEST[39:32] & SaturateSignedWordToSignedByte (DEST[79:64]);
    DEST[47:40] <SaturateSignedWordToSignedByte (DEST[95:80]);
    DEST[55:48] < SaturateSignedWordToSignedByte (DEST[111:96]);
    DEST[63:56] < SaturateSignedWordToSignedByte (DEST[127:112]);
    DEST[71:64] & SaturateSignedWordToSignedByte (SRC[15:0]);
    DEST[79:72] < SaturateSignedWordToSignedByte (SRC[31:16]);
    DEST[87:80] < SaturateSignedWordToSignedByte (SRC[47:32]);
    DEST[95:88] < SaturateSignedWordToSignedByte (SRC[63:48]);
    DEST[103:96] < SaturateSignedWordToSignedByte (SRC[79:64]);
    DEST[111:104] & SaturateSignedWordToSignedByte (SRC[95:80]);
    DEST[119:112] < SaturateSignedWordToSignedByte (SRC[111:96]);
    DEST[127:120] & SaturateSignedWordToSignedByte (SRC[127:112]);
PACKSSDW instruction (128-bit Legacy SSE version)
    DEST[15:0] \leftarrow SaturateSignedDwordToSignedWord (DEST[31:0]);
    DEST[31:16] & SaturateSignedDwordToSignedWord (DEST[63:32]);
    DEST[47:32] < SaturateSignedDwordToSignedWord (DEST[95:64]);
    DEST[63:48] < SaturateSignedDwordToSignedWord (DEST[127:96]);
    DEST[79:64] < SaturateSignedDwordToSignedWord (SRC[31:0]);
    DEST[95:80] < SaturateSignedDwordToSignedWord (SRC[63:32]);
    DEST[111:96] & SaturateSignedDwordToSignedWord (SRC[95:64]);
    DEST[127:112] < SaturateSignedDwordToSignedWord (SRC[127:96]);
VPACKSSWB instruction (VEX. }128\mathrm{ encoded version)
    DEST[7:0]< SaturateSignedWordToSignedByte (SRC1[15:0]);
    DEST[15:8] < SaturateSignedWordToSignedByte (SRC1[31:16]);
    DEST[23:16] & SaturateSignedWordToSignedByte (SRC1[47:32]);
    DEST[31:24] & SaturateSignedWordToSignedByte (SRC1[63:48]);
    DEST[39:32] < SaturateSignedWordToSignedByte (SRC1[79:64]);
    DEST[47:40] < SaturateSignedWordToSignedByte (SRC1[95:80]);
    DEST[55:48] & SaturateSignedWordToSignedByte (SRC1[111:96]);
    DEST[63:56] < SaturateSignedWordToSignedByte (SRC1[127:112]);
    DEST[71:64] & SaturateSignedWordToSignedByte (SRC2[15:0]);
    DEST[79:72] & SaturateSignedWordToSignedByte (SRC2[31:16]);
    DEST[87:80] < SaturateSignedWordToSignedByte (SRC2[47:32]);
    DEST[95:88] < SaturateSignedWordToSignedByte (SRC2[63:48]);
    DEST[103:96] < SaturateSignedWordToSignedByte (SRC2[79:64]);
    DEST[111:104] & SaturateSignedWordToSignedByte (SRC2[95:80]);
    DEST[119:112] & SaturateSignedWordToSignedByte (SRC2[111:96]);
    DEST[127:120] < SaturateSignedWordToSignedByte (SRC2[127:112]);
    DEST[VLMAX-1:128]\leftarrow0;
VPACKSSDW instruction (VEX. }128\mathrm{ encoded version)
    DEST[15:0] < SaturateSignedDwordToSignedWord (SRC1[31:0]);
    DEST[31:16] < SaturateSignedDwordToSignedWord (SRC1[63:32]);
    DEST[47:32] < SaturateSignedDwordToSignedWord (SRC1[95:64]);
    DEST[63:48] < SaturateSignedDwordToSignedWord (SRC1[127:96]);
    DEST[79:64] < SaturateSignedDwordToSignedWord (SRC2[31:0]);
    DEST[95:80] < SaturateSignedDwordToSignedWord (SRC2[63:32]);
```

DEST[111:96] < SaturateSignedDwordToSignedWord (SRC2[95:64]);
DEST[127:112] \& SaturateSignedDwordToSignedWord (SRC2[127:96]);
DEST[VLMAX-1:128] $\leftarrow 0$;

## VPACKSSWB instruction (VEX. 256 encoded version)

DEST[7:0] $\leftarrow$ SaturateSignedWordToSignedByte (SRC1[15:0]);
DEST[15:8] $\leftarrow$ SaturateSignedWordToSignedByte (SRC1[31:16]);
DEST[23:16] \& SaturateSignedWordToSignedByte (SRC1[47:32]);
DEST[31:24] \& SaturateSignedWordToSignedByte (SRC1[63:48]);
DEST[39:32] < SaturateSignedWordToSignedByte (SRC1[79:64]);
DEST[47:40] \& SaturateSignedWordToSignedByte (SRC1[95:80]);
DEST[55:48] \& SaturateSignedWordToSignedByte (SRC1[111:96]);
DEST[63:56] < SaturateSignedWordToSignedByte (SRC1[127:112]);
DEST[71:64] $\leftarrow$ SaturateSignedWordToSignedByte (SRC2[15:0]);
DEST[79:72] \& SaturateSignedWordToSignedByte (SRC2[31:16]);
DEST[87:80] \& SaturateSignedWordToSignedByte (SRC2[47:32]);
DEST[95:88] < SaturateSignedWordToSignedByte (SRC2[63:48]);
DEST[103:96] ↔ SaturateSignedWordToSignedByte (SRC2[79:64]);
DEST[111:104] \& SaturateSignedWordToSignedByte (SRC2[95:80]);
DEST[119:112] $\leftarrow$ SaturateSignedWordToSignedByte (SRC2[111:96]);
DEST[127:120] \& SaturateSignedWordToSignedByte (SRC2[127:112]);
DEST[135:128] $\leftarrow$ SaturateSignedWordToSignedByte (SRC1[143:128]);
DEST[143:136] \& SaturateSignedWordToSignedByte (SRC1[159:144]);
DEST[151:144] \& SaturateSignedWordToSignedByte (SRC1[175:160]);
DEST[159:152] \& SaturateSignedWordToSignedByte (SRC1[191:176]);
DEST[167:160] \& SaturateSignedWordToSignedByte (SRC1[207:192]);
DEST[175:168] \& SaturateSignedWordToSignedByte (SRC1[223:208]);
DEST[183:176] \& SaturateSignedWordToSignedByte (SRC1[239:224]);
DEST[191:184] \& SaturateSignedWordToSignedByte (SRC1[255:240]);
DEST[199:192] $\leftarrow$ SaturateSignedWordToSignedByte (SRC2[143:128]);
DEST[207:200] \& SaturateSignedWordToSignedByte (SRC2[159:144]);
DEST[215:208] $\leftarrow$ SaturateSignedWordToSignedByte (SRC2[175:160]);
DEST[223:216] $\leftarrow$ SaturateSignedWordToSignedByte (SRC2[191:176]);
DEST[231:224] < SaturateSignedWordToSignedByte (SRC2[207:192]);
DEST[239:232] \& SaturateSignedWordToSignedByte (SRC2[223:208]);
DEST[247:240] \& SaturateSignedWordToSignedByte (SRC2[239:224]);
DEST[255:248] \& SaturateSignedWordToSignedByte (SRC2[255:240]);

## VPACKSSDW instruction (VEX. 256 encoded version)

DEST[15:0] \& SaturateSignedDwordToSignedWord (SRC1[31:0]);
DEST[31:16] < SaturateSignedDwordToSignedWord (SRC1[63:32]);
DEST[47:32] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC1[95:64]);
DEST[63:48] \& SaturateSignedDwordToSignedWord (SRC1[127:96]);
DEST[79:64] \& SaturateSignedDwordToSignedWord (SRC2[31:0]);
DEST[95:80] ↔ SaturateSignedDwordToSignedWord (SRC2[63:32]);
DEST[111:96] \& SaturateSignedDwordToSignedWord (SRC2[95:64]);
DEST[127:112] ↔ SaturateSignedDwordToSignedWord (SRC2[127:96]);
DEST[143:128] < SaturateSignedDwordToSignedWord (SRC1[159:128]);
DEST[159:144] \& SaturateSignedDwordToSignedWord (SRC1[191:160]);
DEST[175:160] < SaturateSignedDwordToSignedWord (SRC1[223:192]);
DEST[191:176] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC1[255:224]);
DEST[207:192] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC2[159:128]);
DEST[223:208] < SaturateSignedDwordToSignedWord (SRC2[191:160]);
DEST[239:224] \& SaturateSignedDwordToSignedWord (SRC2[223:192]);

DEST[255:240] $\leftarrow$ SaturateSignedDwordToSignedWord (SRC2[255:224]);
Intel C/C++ Compiler Intrinsic Equivalents
PACKSSWB: __m64 _mm_packs_pi16(__m64 m1, _m64 m2)
(V)PACKSSWB: __m128i _mm_packs_epi16(__m128i m1, __m128i m2)

VPACKSSWB: __m256i _mm256_packs_epi16(__m256i m1, __m256i m2)
PACKSSDW: __m64 _mm_packs_pi32 (__m64 m1, __m64 m2)
(V)PACKSSDW: __m128i _mm_packs_epi32(__m128i m1, __m128i m2)

VPACKSSDW: __m256i _mm256_packs_epi32(__m256i m1, __m256i m2)

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PACKUSDW - Pack with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 2B/r PACKUSDW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Convert 4 packed signed doubleword integers from xmm1 and 4 packed signed doubleword integers from $x m m 2 / m 128$ into 8 packed unsigned word integers in xmm1 using unsigned saturation. |
| VEX.NDS.128.66.0F38.WIG 2B /r VPACKUSDW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Convert 4 packed signed doubleword integers from xmm2 and 4 packed signed doubleword integers from $x m m 3 / m 128$ into 8 packed unsigned word integers in xmm1 using unsigned saturation. |
| VEX.NDS.256.66.0F38.WIG 2B/r VPACKUSDW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Convert 8 packed signed doubleword integers from ymm2 and 8 packed signed doubleword integers from ymm3/m128 into 16 packed unsigned word integers in ymm1 using unsigned saturation. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Converts packed signed doubleword integers into packed unsigned word integers using unsigned saturation to handle overflow conditions. If the signed doubleword value is beyond the range of an unsigned word (that is, greater than FFFFH or less than 0000 H ), the saturated unsigned word integer value of FFFFH or 0000 H , respectively, is stored in the destination.

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PACKUSDW (Legacy SSE instruction)
TMP[15:0] \leftarrow (DEST[31:0] < 0) ? 0 : DEST[15:0];
DEST[15:0] < (DEST[31:0] > FFFFH) ? FFFFH : TMP[15:0];
TMP[31:16] < (DEST[63:32] < 0) ? 0 : DEST[47:32];
DEST[31:16] < (DEST[63:32] > FFFFH) ? FFFFH : TMP[31:16];
TMP[47:32] < (DEST[95:64] < 0) ? 0 : DEST[79:64];
DEST[47:32] \leftarrow (DEST[95:64] > FFFFH) ? FFFFH : TMP[47:32];
TMP[63:48] \leftarrow (DEST[127:96] < 0) ? 0 : DEST[111:96];
DEST[63:48] < (DEST[127:96] > FFFFH) ? FFFFH : TMP[63:48];
TMP[79:64] < (SRC[31:0] < 0) ? 0 : SRC[15:0];
```

```
DEST[63:48] < (SRC[31:0] > FFFFH) ? FFFFH : TMP[79:64];
TMP[95:80] \leftarrow(SRC[63:32] < 0) ? 0 : SRC[47:32];
DEST[95:80] < (SRC[63:32] > FFFFH) ? FFFFH : TMP[95:80];
TMP[111:96] < (SRC[95:64] < 0) ? 0 : SRC[79:64];
DEST[111:96] < (SRC[95:64] > FFFFH) ? FFFFH : TMP[111:96];
TMP[127:112] \leftarrow(SRC[127:96] < 0) ? 0 : SRC[111:96];
DEST[127:112] \leftarrow(SRC[127:96] > FFFFH) ? FFFFH : TMP[127:112];
PACKUSDW (VEX. }128\mathrm{ encoded version)
TMP[15:0] \leftarrow (SRC1[31:0] < 0) ? 0 : SRC1[15:0];
DEST[15:0] < (SRC1[31:0] > FFFFH) ? FFFFH : TMP[15:0];
TMP[31:16] < (SRC1[63:32] < 0) ? 0 : SRC1[47:32];
DEST[31:16] < (SRC1[63:32] > FFFFH) ? FFFFH :TMP[31:16];
TMP[47:32] < (SRC1[95:64] < 0) ? 0 : SRC1[79:64];
DEST[47:32] < (SRC1[95:64] > FFFFH) ? FFFFH :TMP[47:32];
TMP[63:48] < (SRC1[127:96] < 0) ? 0 : SRC1[111:96];
DEST[63:48] \leftarrow (SRC1[127:96] > FFFFH) ? FFFFH: TMP[63:48];
TMP[79:64] < (SRC2[31:0] < 0) ? 0 : SRC2[15:0];
DEST[63:48] < (SRC2[31:0] > FFFFH) ? FFFFH : TMP[79:64];
TMP[95:80] \leftarrow(SRC2[63:32] < 0) ? 0 : SRC2[47:32];
DEST[95:80] < (SRC2[63:32] > FFFFH) ? FFFFH : TMP[95:80];
TMP[111:96] < (SRC2[95:64] < 0) ? 0 : SRC2[79:64];
DEST[111:96] < (SRC2[95:64] > FFFFH) ? FFFFH : TMP[111:96];
TMP[127:112] <(SRC2[127:96] < 0) ? 0 : SRC2[111:96];
DEST[127:112] < (SRC2[127:96] > FFFFH) ? FFFFH : TMP[127:112];
DEST[VLMAX-1:128] < 0;
VPACKUSDW (VEX. }256\mathrm{ encoded version)
TMP[15:0] < (SRC1[31:0] < 0) ? 0 : SRC1[15:0];
DEST[15:0] \leftarrow (SRC1[31:0] > FFFFH) ? FFFFH: TMP[15:0];
TMP[31:16] \leftarrow(SRC1[63:32] < 0) ? 0 : SRC1[47:32];
DEST[31:16] \leftarrow(SRC1[63:32] > FFFFH) ? FFFFH : TMP[31:16];
TMP[47:32] \leftarrow(SRC1[95:64] < 0) ? 0 : SRC1[79:64];
DEST[47:32] < (SRC1[95:64] > FFFFH) ? FFFFH : TMP[47:32];
TMP[63:48] < (SRC1[127:96] < 0) ? 0 : SRC1[111:96];
DEST[63:48] < (SRC1[127:96] > FFFFH) ? FFFFH : TMP[63:48];
TMP[79:64] < (SRC2[31:0] < 0) ? 0 : SRC2[15:0];
DEST[63:48] < (SRC2[31:0] > FFFFH) ? FFFFH : TMP[79:64];
TMP[95:80] < (SRC2[63:32] < 0) ? 0 : SRC2[47:32];
DEST[95:80] < (SRC2[63:32] > FFFFH) ? FFFFH :TMP[95:80];
TMP[111:96] \leftarrow(SRC2[95:64] < 0) ? 0 : SRC2[79:64];
DEST[111:96] \leftarrow(SRC2[95:64] > FFFFH) ? FFFFH : TMP[111:96];
TMP[127:112] \leftarrow(SRC2[127:96] < 0) ? 0 : SRC2[111:96];
DEST[128:112] < (SRC2[127:96] > FFFFH) ? FFFFH : TMP[127:112];
TMP[143:128] \leftarrow(SRC1[159:128] < 0) ? 0 : SRC1[143:128];
DEST[143:128] < (SRC1[159:128] > FFFFH) ? FFFFH : TMP[143:128];
TMP[159:144] < (SRC1[191:160] < 0) ? 0 : SRC1[175:160];
DEST[159:144] < (SRC1[191:160] > FFFFH) ? FFFFH : TMP[159:144];
TMP[175:160] \leftarrow(SRC1[223:192] < 0) ? 0 : SRC1[207:192];
DEST[175:160] < (SRC1[223:192] > FFFFH) ? FFFFH : TMP[175:160];
TMP[191:176] \leftarrow(SRC1[255:224] < 0) ? 0 : SRC1[239:224];
DEST[191:176] < (SRC1[255:224] > FFFFH) ? FFFFH : TMP[191:176];
TMP[207:192] \leftarrow(SRC2[159:128] < 0) ? 0 : SRC2[143:128];
DEST[207:192] < (SRC2[159:128] > FFFFH) ? FFFFH : TMP[207:192];
```

TMP[223:208] $\leftarrow(S R C 2[191: 160]<0) ? 0: S R C 2[175: 160] ;$
DEST[223:208] < (SRC2[191:160] > FFFFH) ? FFFFH : TMP[223:208];
TMP[239:224] \& (SRC2[223:192] < 0) ? 0 : SRC2[207:192];
DEST[239:224] < (SRC2[223:192] > FFFFH) ? FFFFH : TMP[239:224];
TMP[255:240] \& (SRC2[255:224] < 0) ? 0 : SRC2[239:224];
DEST[255:240] $\leftarrow(S R C 2[255: 224] ~>~ F F F F H) ? ~ F F F F H: ~ T M P[255: 240] ; ~$

Intel C/C++ Compiler Intrinsic Equivalent
(V)PACKUSDW: __m128i _mm_packus_epi32(__m128i m1, __m128i m2);

VPACKUSDW: __m256i _mm256_packus_epi32(__m256i m1, __m256i m2);

Flags Affected
None.

SIMD Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PACKUSWB—Pack with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $67 / \Gamma^{1}$ <br> PACKUSWB mm, mm/m64 | RM | V/V | MMX | Converts 4 signed word integers from $m m$ and 4 signed word integers from $\mathrm{mm} / \mathrm{m} 64$ into 8 unsigned byte integers in mm using unsigned saturation. |
| 660 OF 67 /r <br> PACKUSWB xmm1, xmm2/m128 | RM | V/V | SSE2 | Converts 8 signed word integers from $x m m 1$ and 8 signed word integers from $x m m 2 / m 128$ into 16 unsigned byte integers in $x m m 1$ using unsigned saturation. |
| VEX.NDS.128.66.0F.WIG 67 /г VPACKUSWB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Converts 8 signed word integers from $x m m 2$ and 8 signed word integers from $x m m 3 / m 128$ into 16 unsigned byte integers in xmm1 using unsigned saturation. |
| VEX.NDS.256.66.0F.WIG 67 /r VPACKUSWB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Converts 16 signed word integers from ymm2 and 16 signed word integers from ymm3/m256 into 32 unsigned byte integers in ymm1 using unsigned saturation. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Converts 4,8 or 16 signed word integers from the destination operand (first operand) and 4, 8 or 16 signed word integers from the source operand (second operand) into 8,16 or 32 unsigned byte integers and stores the result in the destination operand. (See Figure 4-2 for an example of the packing operation.) If a signed word integer value is beyond the range of an unsigned byte integer (that is, greater than FFH or less than 00 H ), the saturated unsigned byte integer value of FFH or 00 H , respectively, is stored in the destination.

The PACKUSWB instruction operates on either 64-bit, 128-bit or 256 -bit operands. When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## PACKUSWB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[15:0];
DEST[15:8] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[31:16];
DEST[23:16] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[47:32];
DEST[31:24] $\leftarrow$ SaturateSignedWordToUnsignedByte DEST[63:48];
DEST[39:32] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[15:0];
DEST[47:40] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[31:16];
DEST[55:48] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[47:32];
DEST[63:56] $\leftarrow$ SaturateSignedWordToUnsignedByte SRC[63:48];
PACKUSWB (Legacy SSE instruction)
DEST[7:0]<SaturateSignedWordToUnsignedByte (DEST[15:0]);
DEST[15:8] < SaturateSignedWordToUnsignedByte (DEST[31:16]);
DEST[23:16] < SaturateSignedWordToUnsignedByte (DEST[47:32]);
DEST[31:24] \& SaturateSignedWordToUnsignedByte (DEST[63:48]);
DEST[39:32] \& SaturateSignedWordToUnsignedByte (DEST[79:64]);
DEST[47:40] \& SaturateSignedWordToUnsignedByte (DEST[95:80]);
DEST[55:48] \& SaturateSignedWordToUnsignedByte (DEST[111:96]);
DEST[63:56] \& SaturateSignedWordToUnsignedByte (DEST[127:112]);
DEST[71:64] \& SaturateSignedWordToUnsignedByte (SRC[15:0]);
DEST[79:72] \& SaturateSignedWordToUnsignedByte (SRC[31:16]);
DEST[87:80] \& SaturateSignedWordToUnsignedByte (SRC[47:32]);
DEST[95:88] \& SaturateSignedWordToUnsignedByte (SRC[63:48]);
DEST[103:96] \& SaturateSignedWordToUnsignedByte (SRC[79:64]);
DEST[111:104] < SaturateSignedWordToUnsignedByte (SRC[95:80]);
DEST[119:112] < SaturateSignedWordToUnsignedByte (SRC[111:96]);
DEST[127:120] \& SaturateSignedWordToUnsignedByte (SRC[127:112]);

## PACKUSWB (VEX. 128 encoded version)

DEST[7:0] \& SaturateSignedWordToUnsignedByte (SRC1[15:0]);
DEST[15:8] < SaturateSignedWordToUnsignedByte (SRC1[31:16]);
DEST[23:16] < SaturateSignedWordToUnsignedByte (SRC1[47:32]);
DEST[31:24] \& SaturateSignedWordToUnsignedByte (SRC1[63:48]);
DEST[39:32] \& SaturateSignedWordToUnsignedByte (SRC1[79:64]);
DEST[47:40] \& SaturateSignedWordToUnsignedByte (SRC1 [95:80]);
DEST[55:48] \& SaturateSignedWordToUnsignedByte (SRC1[111:96]);
DEST[63:56] \& SaturateSignedWordToUnsignedByte (SRC1[127:112]);
DEST[71:64] \& SaturateSignedWordToUnsignedByte (SRC2[15:0]);
DEST[79:72] \& SaturateSignedWordToUnsignedByte (SRC2[31:16]);
DEST[87:80] \& SaturateSignedWordToUnsignedByte (SRC2[47:32]);
DEST[95:88] \& SaturateSignedWordToUnsignedByte (SRC2[63:48]);
DEST[103:96] \& SaturateSignedWordToUnsignedByte (SRC2[79:64]);
DEST[111:104] \& SaturateSignedWordToUnsignedByte (SRC2[95:80]);
DEST[119:112] \& SaturateSignedWordToUnsignedByte (SRC2[111:96]);
DEST[127:120] \& SaturateSignedWordToUnsignedByte (SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$;

VPACKUSWB (VEX. 256 encoded version)
DEST[7:0] < SaturateSignedWordToUnsignedByte (SRC1[15:0]);
DEST[15:8] <SaturateSignedWordToUnsignedByte (SRC1[31:16]);
DEST[23:16] < SaturateSignedWordToUnsignedByte (SRC1[47:32]);
DEST[31:24] < SaturateSignedWordToUnsignedByte (SRC1[63:48]);
DEST[39:32] < SaturateSignedWordToUnsignedByte (SRC1[79:64]);

DEST[47:40] < SaturateSignedWordToUnsignedByte (SRC1[95:80]);
DEST[55:48] \& SaturateSignedWordToUnsignedByte (SRC1[111:96]);
DEST[63:56] \& SaturateSignedWordToUnsignedByte (SRC1[127:112]);
DEST[71:64] <SaturateSignedWordToUnsignedByte (SRC2[15:0]);
DEST[79:72] \& SaturateSignedWordToUnsignedByte (SRC2[31:16]);
DEST[87:80] < SaturateSignedWordToUnsignedByte (SRC2[47:32]);
DEST[95:88] \& SaturateSignedWordToUnsignedByte (SRC2[63:48]);
DEST[103:96] < SaturateSignedWordToUnsignedByte (SRC2[79:64]);
DEST[111:104] \& SaturateSignedWordToUnsignedByte (SRC2[95:80]);
DEST[119:112] \& SaturateSignedWordToUnsignedByte (SRC2[111:96]);
DEST[127:120] \& SaturateSignedWordToUnsignedByte (SRC2[127:112]);
DEST[135:128] < SaturateSignedWordToUnsignedByte (SRC1[143:128]);
DEST[143:136] <SaturateSignedWordToUnsignedByte (SRC1[159:144]);
DEST[151:144] <SaturateSignedWordToUnsignedByte (SRC1[175:160]);
DEST[159:152] <SaturateSignedWordToUnsignedByte (SRC1[191:176]);
DEST[167:160] \& SaturateSignedWordToUnsignedByte (SRC1[207:192]);
DEST[175:168] \& SaturateSignedWordToUnsignedByte (SRC1[223:208]);
DEST[183:176] \& SaturateSignedWordToUnsignedByte (SRC1[239:224]);
DEST[191:184] \& SaturateSignedWordToUnsignedByte (SRC1[255:240]);
DEST[199:192] \& SaturateSignedWordToUnsignedByte (SRC2[143:128]);
DEST[207:200] \& SaturateSignedWordToUnsignedByte (SRC2[159:144]);
DEST[215:208] \& SaturateSignedWordToUnsignedByte (SRC2[175:160]);
DEST[223:216] \& SaturateSignedWordToUnsignedByte (SRC2[191:176]);
DEST[231:224] \& SaturateSignedWordToUnsignedByte (SRC2[207:192]);
DEST[239:232] \& SaturateSignedWordToUnsignedByte (SRC2[223:208]);
DEST[247:240] \& SaturateSignedWordToUnsignedByte (SRC2[239:224]);
DEST[255:248] \& SaturateSignedWordToUnsignedByte (SRC2[255:240]);

Intel C/C++ Compiler Intrinsic Equivalent
PACKUSWB: __m64 _mm_packs_pu16(__m64 m1, __m64 m2)
(V)PACKUSWB: __m128i _mm_packus_epi16(__m128i m1, __m128im2)

VPACKUSWB: __m256i_mm256_packus_epi16(__m256i m1,__m256i m2);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PADDB/PADDW/PADDD—Add Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF FC $/ \Gamma^{1}$ PADDB mm, mm/m64 | RM | V/V | MMX | Add packed byte integers from mm/m64 and mm. |
| 66 OF FC/r <br> PADDB xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed byte integers from xmm2/m128 and $x m m 1$. |
| OF FD $/ \Gamma^{1}$ PADDW mm, mm/m64 | RM | V/V | MMX | Add packed word integers from mm/m64 and mm. |
| 66 OF FD /r PADDW xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed word integers from $x m m 2 / m 128$ and $x m m 1$. |
| OF FE $/ \Gamma^{1}$ PADDD mm, mm/m64 | RM | V/V | MMX | Add packed doubleword integers from $\mathrm{mm} / \mathrm{m} 64$ and mm . |
| 66 OF FE /r <br> PADDD xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed doubleword integers from xmm2/m128 and xmm1. |
| VEX.NDS.128.66.0F.WIG FC/r VPADDB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed byte integers from $x m m 3 / m 128$ and $x m m 2$. |
| VEX.NDS.128.66.0F.WIG FD /г VPADDW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed word integers from $x m m 3 / m 128$ and $x m m 2$. |
| VEX.NDS.128.66.0F.WIG FE/r VPADDD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed doubleword integers from $x m m 3 / m 128$ and $x m m 2$. |
| VEX.NDS.256.66.0F.WIG FC / VPADDB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add packed byte integers from ymm2, and $y m m 3 / m 256$ and store in ymm1. |
| VEX.NDS.256.66.0F.WIG FD /r VPADDW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add packed word integers from ymm2, ymm3/m256 and store in ymm1. |
| VEX.NDS.256.66.0F.WIG FE /г VPADDD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add packed doubleword integers from ymm2, ymm3/m256 and store in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel $\circledR^{\circledR} 64$ and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.
Adds the packed byte, word, doubleword, or quadword integers in the first source operand to the second source operand and stores the result in the destination operand. When a result is too large to be represented in the

8/16/32 integer (overflow), the result is wrapped around and the low bits are written to the destination element (that is, the carry is ignored).
Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.
These instructions can operate on either 64 -bit, 128 -bit or 256 -bit operands. When operating on 64 -bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128 -bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
PADDB (with 64-bit operands)
    DEST[7:0] \leftarrow DEST[7:0] + SRC[7:0];
    (* Repeat add operation for 2nd through 7th byte *)
    DEST[63:56] \leftarrow DEST[63:56] + SRC[63:56];
PADDB (with 128-bit operands)
    DEST[7:0] \leftarrow DEST[7:0] + SRC[7:0];
    (* Repeat add operation for 2nd through 14th byte *)
    DEST[127:120] \leftarrow DEST[111:120] + SRC[127:120];
VPADDB (VEX. }128\mathrm{ encoded version)
    DEST[7:0] < SRC1[7:0]+SRC2[7:0]
    DEST[15:8] \leftarrow SRC1[15:8]+SRC2[15:8]
    DEST[23:16] & SRC1[23:16]+SRC2[23:16]
    DEST[31:24] & SRC1[31:24]+SRC2[31:24]
    DEST[39:32] < SRC1[39:32]+SRC2[39:32]
    DEST[47:40] < SRC1[47:40]+SRC2[47:40]
    DEST[55:48] < SRC1[55:48]+SRC2[55:48]
    DEST[63:56] < SRC1[63:56]+SRC2[63:56]
    DEST[71:64] < SRC1[71:64]+SRC2[71:64]
    DEST[79:72] & SRC1[79:72]+SRC2[79:72]
    DEST[87:80] < SRC1[87:80]+SRC2[87:80]
    DEST[95:88] \leftarrow SRC1[95:88]+SRC2[95:88]
    DEST[103:96] < SRC1[103:96]+SRC2[103:96]
    DEST[111:104] < SRC1[111:104]+SRC2[111:104]
    DEST[119:112] < SRC1[119:112]+SRC2[119:112]
    DEST[127:120] < SRC1[127:120]+SRC2[127:120]
    DEST[VLMAX-1:128] <0
VPADDB (VEX. }256\mathrm{ encoded instruction)
    DEST[7:0]< SRC1[7:0] + SRC2[7:0];
    (* Repeat add operation for 2nd through 31th byte *)
    DEST[255:248]< SRC1[255:248] + SRC2[255:248];
```

```
PADDW (with 64-bit operands)
    DEST[15:0] \leftarrow DEST[15:0] + SRC[15:0];
    (* Repeat add operation for 2nd and 3th word *)
    DEST[63:48] \leftarrow DEST[63:48] + SRC[63:48];
PADDW (with 128-bit operands)
    DEST[15:0] \leftarrow DEST[15:0] + SRC[15:0];
    (* Repeat add operation for 2nd through 7th word *)
    DEST[127:112] \leftarrow DEST[127:112] + SRC[127:112];
VPADDW (VEX. }128\mathrm{ encoded version)
    DEST[15:0] \leftarrow SRC1[15:0]+SRC2[15:0]
    DEST[31:16] < SRC1[31:16]+SRC2[31:16]
    DEST[47:32] < SRC1[47:32]+SRC2[47:32]
    DEST[63:48] < SRC1[63:48]+SRC2[63:48]
    DEST[79:64] & SRC1[79:64]+SRC2[79:64]
    DEST[95:80] < SRC1[95:80]+SRC2[95:80]
    DEST[111:96] < SRC1[111:96]+SRC2[111:96]
    DEST[127:112] < SRC1[127:112]+SRC2[127:112]
    DEST[VLMAX-1:128] \leftarrow0
VPADDW (VEX. }256\mathrm{ encoded instruction)
    DEST[15:0] < SRC1[15:0] + SRC2[15:0];
    (* Repeat add operation for 2nd through 15th word *)
    DEST[255:240]< SRC1[255:240] + SRC2[255:240];
PADDD (with 64-bit operands)
    DEST[31:0] \leftarrow DEST[31:0] + SRC[31:0];
    DEST[63:32] \leftarrow DEST[63:32] + SRC[63:32];
PADDD (with 128-bit operands)
DEST[31:0] \(\leftarrow\) DEST[31:0] + SRC[31:0];
(* Repeat add operation for 2nd and 3th doubleword *)
DEST[127:96] \(\leftarrow\) DEST[127:96] + SRC[127:96];
VPADDD (VEX. 128 encoded version)
DEST[31:0] < SRC1[31:0]+SRC2[31:0]
DEST[63:32] \& SRC1[63:32]+SRC2[63:32]
DEST[95:64] < SRC1[95:64]+SRC2[95:64]
DEST[127:96] \& SRC1[127:96]+SRC2[127:96]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPADDD (VEX. 256 encoded instruction)
DEST[31:0] \(\leftarrow\) SRC1[31:0] + SRC2[31:0];
(* Repeat add operation for 2nd and 7th doubleword *)
DEST[255:224] \& SRC1[255:224] + SRC2[255:224];
Intel C/C++ Compiler Intrinsic Equivalents
\begin{tabular}{|c|c|}
\hline PADDB: & _m64 _mm_add_pi8(_m64 m1, __m64 m2) \\
\hline (V)PADDB: & m128i _mm_add_epi8 (_m128ia,__m128ib ) \\
\hline VPADDB: & _m256i _mm256_add_epi8 (__m256ia,__m256i b ) \\
\hline PADDW: & __m64 _mm_add_pi16(__m64 m1, __m64 m2) \\
\hline (V)PADDW: & __m128i _mm_add_epi16 ( _ m128i a, __m128i b) \\
\hline
\end{tabular}
```

| VPADDW: | __m256i _mm256_add_epi16 ( __m256i a, __m256i b) |
| :---: | :---: |
| PADDD: | __m64 _mm_add_pi32(__m64 m1, __m64 m2) |
| (V)PADDD: | __m128i _mm_add_epi32 ( __m128i a, __m128i b) |
| VPADDD: | __m256i _mm256_add_epi32 ( __m256i a, __m256i b) |

Flags Affected
None.

SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally \#UD If VEX.L = 1 .

## PADDQ—Add Packed Quadword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D4 $/ \Gamma^{1}$ | RM | V/V | SSE2 | Add quadword integer mm2/m64 to mm1. |
| PADDQ mm1, mm2/m64 |  |  |  |  |
| 66 0F D4 / PADDQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Add packed quadword integers xmm2/m128 to $x m m 1$. |
| VEX.NDS.128.66.0F.WIG D4 /г VPADDQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed quadword integers xmm3/m128 and $x m m 2$. |
| VEX.NDS.256.66.0F.WIG D4 /г VPADDQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add packed quadword integers from ymm2, ymm3/m256 and store in ymm1. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Adds the first operand (destination operand) to the second operand (source operand) and stores the result in the destination operand. The source operand can be a quadword integer stored in an MMX technology register or a 64bit memory location, or it can be two packed quadword integers stored in an XMM register or an 128-bit memory location. The destination operand can be a quadword integer stored in an MMX technology register or two packed quadword integers stored in an XMM register. When packed quadword operands are used, a SIMD add is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the (V)PADDQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PADDQ (with 64-Bit operands)

DEST[63:0] $\leftarrow$ DEST[63:0] + SRC[63:0];

## PADDQ (with 128-Bit operands)

DEST[63:0] $\leftarrow$ DEST[63:0] + SRC[63:0];
DEST[127:64] $\leftarrow$ DEST[127:64] + SRC[127:64];
VPADDQ (VEX. 128 encoded instruction)
DEST[63:0] $\leftarrow$ SRC1[63:0] + SRC2[63:0];
DEST[127:64] $\leftarrow$ SRC1[127:64] + SRC2[127:64];
DEST[VLMAX-1:128] $\leftarrow 0$;

VPADDQ (VEX. 256 encoded instruction)
DEST[63:0] $\leqslant$ SRC1[63:0] + SRC2[63:0];
DEST[127:64] \& SRC1[127:64] + SRC2[127:64];
DEST[191:128] \& SRC1[191:128] + SRC2[191:128];
DEST[255:192] \& SRC1[255:192] + SRC2[255:192];

Intel C/C++ Compiler Intrinsic Equivalents
PADDQ: __m64 _mm_add_si64 (__m64 a, __m64 b)
(V)PADDQ: __m128i _mm_add_epi64 ( __m128i a, __m128i b)

VPADDQ: __m256i _mm256_add_epi64 ( __m256i a, __m256i b)

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EC $/ \Gamma^{1}$ | RM | V/V | MMX | Add packed signed byte integers from |
| PADDSB mm, mm/m64 mm/m64 and mm and saturate the results. |  |  |  |  |
| 66 OF EC /r | RM | V/V | SSE2 | Add packed signed byte integers from |
| PADDSB $x m m 1, x m m 2 / m 128$ l $x m m 2 / m 128$ and $x m m 1$ saturate the results. |  |  |  |  |
| OF ED $/ \Gamma^{1}$ | RM | V/V | MMX | Add packed signed word integers from |
| PADDSW mm, mm/m64 mm/m64 and mm and saturate the results. |  |  |  |  |
| 66 OF ED /r | RM | V/V | SSE2 | Add packed signed word integers from |
| $\begin{array}{ll}\text { PADDSW } x m m 1, x m m 2 / m 128 & \begin{array}{l}\text { xmm2/m128 } \\ \text { results. }\end{array}\end{array}$ |  |  |  |  |
| VEX.NDS.128.66.0F.WIG EC / / VPADDSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add packed signed byte integers from $x m m 3 / m 128$ and $x m m 2$ saturate the results. |
| VEX.NDS.128.66.0F.WIG ED /r | RVM | V/V | AVX | Add packed signed word integers from |
| VPADDSW $x m m 1, x m m 2, x m m 3 / m 128$ le $\quad x m m 3 / m 128$ and $x m m 2$ and saturate the |  |  |  |  |
| VEX.NDS.256.66.0F.WIG EC /r | RVM | V/V | AVX2 | Add packed signed byte integers from ymm2, |
| $\begin{array}{ll}\text { VPADDSB } y m m 1, y m m 2, y m m 3 / m 256 & \begin{array}{l}\text { and } y m m 3 / m 256 \\ \text { results in } y m m 1 .\end{array}\end{array}$ |  |  |  |  |
| VEX.NDS.256.66.0F.WIG ED /r | RVM | V/V | AVX2 | Add packed signed word integers from ymm2, |
| VPADDSW ymm1, ymm2, ymm3/m256 |  |  |  | and $y m m 3 / m 256$ and store the saturated results in ymm1. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.

The PADDSB instruction adds packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80 H ), the saturated value of 7 FH or 80 H , respectively, is written to the destination operand.

The PADDSW instruction adds packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000 H ), the saturated value of 7 FFFH or 8000 H , respectively, is written to the destination operand.
These instructions can operate on either 64-bit, 128-bit or 256 -bit operands. When operating on 64 -bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PADDSB (with 64-bit operands)
    DEST[7:0] \leftarrow SaturateToSignedByte(DEST[7:0] + SRC (7:0]);
    (* Repeat add operation for 2nd through 7th bytes *)
    DEST[63:56] \leftarrow SaturateToSignedByte(DEST[63:56] + SRC[63:56] );
```

PADDSB (with 128-bit operands)
DEST[7:0] ↔SaturateToSignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToSignedByte (DEST[111:120] + SRC[127:120]);
VPADDSB (VEX. 128 encoded version)
DEST[7:0] $\leftarrow$ SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] < SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
VPADDSB (VEX. 256 encoded version)
DEST[7:0] \& SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat add operation for 2nd through 31st bytes *)
DEST[255:248] \& SaturateToSignedByte (SRC1[255:248] + SRC2[255:248]);
PADDSW (with 64-bit operands)
DEST[15:0] $\leftarrow$ SaturateToSignedWord(DEST[15:0] + SRC[15:0] );
(* Repeat add operation for 2nd and 7th words *)
DEST[63:48] $\leftarrow$ SaturateToSignedWord(DEST[63:48] + SRC[63:48] );
PADDSW (with 128-bit operands)
DEST[15:0] $\leftarrow$ SaturateToSignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToSignedWord (DEST[127:112] + SRC[127:112]);
VPADDSW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow$ SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToSignedWord (SRC1[127:112] + SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$
VPADDSW (VEX. 256 encoded version)
DEST[15:0] \& SaturateToSignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat add operation for 2nd through 15th words *)
DEST[255:240] \& SaturateToSignedWord (SRC1[255:240] + SRC2[255:240])

Intel C/C++ Compiler Intrinsic Equivalents
PADDSB: __m64_mm_adds_pi8(__m64 m1,_m64 m2)
(V)PADDSB: __m128i_mm_adds_epi8 (__m128i a,_m128i b)

VPADDSB: __m256i_mm256_adds_epi8 (_m256i a,_m256i b)
PADDSW: _m64_mm_adds_pi16(_m64 m1,_m64 m2)
(V)PADDSW: __m128i_mm_adds_epi16( __m128ia,__m128i b)

VPADDSW: __m256i_mm256_adds_epi16 (__m256i a,_m256i b)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PADDUSB/PADDUSW—Add Packed Unsigned Integers with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DC $/ r^{1}$ | RM | V/V | MMX | Add packed unsigned byte integers from |
| PADDUSB mm, mm/m64 mm/m64 and mm and saturate the results. |  |  |  |  |
| 66 OF DC /r | RM | V/V | SSE2 | Add packed unsigned byte integers from |
|  |  |  |  |  |
| OF DD $/ \Gamma^{1}$ | RM | V/V | MMX | Add packed unsigned word integers from |
| PADDUSW mm, mm/m64 mm/m64 and mm and saturate the results. |  |  |  |  |
| 66 OF DD /r | RM | V/V | SSE2 | Add packed unsigned word integers from |
| PADDUSW xmm1, xmm2/m128 |  |  |  | $x m m 2 / m 128$ to $x m m 1$ and saturate the results. |
| VEX.NDS.128.660F.WIG DC /r | RVM | V/V | AVX | Add packed unsigned byte integers from |
| VPADDUSB xmm1, xmm2, xmm3/m128 |  |  |  | $x m m 3 / m 128$ to $x m m 2$ and saturate the results. |
| VEX.NDS.128.66.0F.WIG DD /r | RVM | V/V | AVX | Add packed unsigned word integers from |
| VPADDUSW xmm1, xmm2, xmm3/m128 |  |  |  | $x m m 3 / m 128$ to $x m m 2$ and saturate the results. |
| VEX.NDS.256.66.0F.WIG DC / VPADDUSB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add packed unsigned byte integers from $y m m 2$, and $y m m 3 / m 256$ and store the saturated results in ymm1. |
| VEX.NDS.256.66.0F.WIG DD /г VPADDUSW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add packed unsigned word integers from ymm2, and ymm3/m256 and store the saturated results in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD add of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel ® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.

The (V)PADDUSB instruction adds packed unsigned byte integers. When an individual byte result is beyond the range of an unsigned byte integer (that is, greater than FFH), the saturated value of FFH is written to the destination operand.

The (V)PADDUSW instruction adds packed unsigned word integers. When an individual word result is beyond the range of an unsigned word integer (that is, greater than FFFFH), the saturated value of FFFFH is written to the destination operand.

These instructions can operate on either 64-bit, 128-bit or 256 -bit operands. When operating on 64 -bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX tech-
nology register or a 64-bit memory location. In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128 -bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PADDUSB (with 64-bit operands)
    DEST[7:0] \leftarrow SaturateToUnsignedByte(DEST[7:0] + SRC (7:0] );
    (* Repeat add operation for 2nd through 7th bytes *)
    DEST[63:56] \leftarrow SaturateToUnsignedByte(DEST[63:56] + SRC[63:56]
```

PADDUSB (with 128-bit operands)
DEST[7:0] $\leftarrow$ SaturateToUnsignedByte (DEST[7:0] + SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToUnSignedByte (DEST[127:120] + SRC[127:120]);
VPADDUSB (VEX. 128 encoded version)
DEST[7:0] ↔ SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] < SaturateToUnsignedByte (SRC1[111:120] + SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
VPADDUSB (VEX. 256 encoded version)
DEST[7:0] \& SaturateToUnsignedByte (SRC1[7:0] + SRC2[7:0]);
(* Repeat add operation for 2nd through 31st bytes *)
DEST[255:248] \& SaturateToUnsignedByte (SRC1[255:248] + SRC2[255:248]);
PADDUSW (with 64-bit operands)
DEST[15:0] $\leftarrow$ SaturateToUnsignedWord(DEST[15:0] + SRC[15:0] );
(* Repeat add operation for 2nd and 3rd words *)
DEST[63:48] $\leftarrow$ SaturateToUnsignedWord(DEST[63:48] + SRC[63:48] );
PADDUSW (with 128-bit operands)
DEST[15:0] $\leftarrow$ SaturateToUnsignedWord (DEST[15:0] + SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToUnSignedWord (DEST[127:112] + SRC[127:112]);
VPADDUSW (VEX. 128 encoded version)
DEST[15:0] ↔ SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToUnsignedWord (SRC1[127:112] + SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$

```
VPADDUSW (VEX. }256\mathrm{ encoded version)
    DEST[15:0] < SaturateToUnsignedWord (SRC1[15:0] + SRC2[15:0]);
    (* Repeat add operation for 2nd through 15th words *)
    DEST[255:240] < SaturateToUnsignedWord (SRC1[255:240] + SRC2[255:240])
```

Intel C/C++ Compiler Intrinsic Equivalents
PADDUSB: _-m64 _mm_adds_pu8(_m64 m1,_m64 m2)
PADDUSW: __m64 _mm_adds_pu16(__m64 m1, __m64 m2)
(V)PADDUSB: __m128i _mm_adds_epu8 ( __m128ia, __m128i b)
(V)PADDUSW: __m128i _mm_adds_epu16 ( __m128i a, __m128i b)

VPADDUSB: __m256i _mm256_adds_epu8 ( __m256i a, __m256i b)
VPADDUSW: __m256i _mm256_adds_epu16 ( __m256i a, __m256i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PALIGNR - Packed Align Right

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3 \mathrm{~A} O \mathrm{O} / \mathrm{r}_{\mathrm{i}} \mathrm{B}^{1}$ <br> PALIGNR mm1, mm2/m64, imm8 | RMI | V/V | SSSE3 | Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into mm1. |
| 66 OF $3 \mathrm{~A} 0 \mathrm{OF} / \mathrm{r} \mathrm{ib}$ <br> PALIGNR xmm1, xmm2/m128, imm8 | RMI | V/V | SSSE3 | Concatenate destination and source operands, extract byte-aligned result shifted to the right by constant value in imm8 into xmm1. |
| VEX.NDS.128.66.0F3A.WIG OF /г ib VPALIGNR $x m m 1, x m m 2, x m m 3 / m 128, i m m 8$ | RVMI | V/V | AVX | Concatenate $x m m 2$ and $x m m 3 / m 128$, extract byte aligned result shifted to the right by constant value in imm8 and result is stored in xmm1. |
| VEX.NDS.256.66.0F3A.WIG OF / / ib VPALIGNR ymm1, ymm2, ymm3/m256, imm8 | RVMI | V/V | AVX2 | Concatenate pairs of 16 bytes in ymm2 and ymm3/m256 into 32-byte intermediate result, extract byte-aligned, 16-byte result shifted to the right by constant values in imm8 from each intermediate result, and two 16 -byte results are stored in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

(V)PALIGNR concatenates the destination operand (the first operand) and the source operand (the second operand) into an intermediate composite, shifts the composite at byte granularity to the right by a constant immediate, and extracts the right-aligned result into the destination. The first and the second operands can be an MMX, XMM or a YMM register. The immediate value is considered unsigned. Immediate shift counts larger than the 2 L (i.e. 32 for 128 -bit operands, or 16 for 64 -bit operands) produce a zero result. Both operands can be MMX registers, XMM registers or YMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register and contains two 16-byte blocks. The second source operand is a YMM register or a 256 -bit memory location containing two 16 -byte block. The destination operand is a YMM register and contain two 16-byte results. The imm8[7:0] is the common shift count used for the two lower 16 -byte block sources and the two upper 16-byte block sources. The low 16 -byte block of the two source
operands produce the low 16-byte result of the destination operand, the high 16-byte block of the two source operands produce the high 16-byte result of the destination operand.
Concatenation is done with 128-bit data in the first and second source operand for both 128-bit and 256-bit instructions. The high 128 -bits of the intermediate composite 256 -bit result came from the 128 -bit data from the first source operand; the low 128-bits of the intermediate result came from the 128-bit data of the second source operand.

Note: VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-3. 256-bit VPALIGN Instruction Operation

## Operation

## PALIGNR (with 64-bit operands)

temp1[127:0] = CONCATENATE(DEST,SRC)>>(imm8*8)
DEST[63:0] = temp1[63:0]
PALIGNR (with 128-bit operands)
temp1[255:0] < ((DEST[127:0] << 128) OR SRC[127:0])>>(imm8*8);
DEST[127:0] $\leftarrow$ temp1[127:0]
DEST[VLMAX-1:128] (Unmodified)

VPALIGNR (VEX. 128 encoded version)
temp1[255:0] $\leftarrow((S R C 1[127: 0] \ll 128)$ OR SRC2[127:0])>>(imm8*8);
DEST[127:0] $\leftarrow$ temp1[127:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VPALIGNR (VEX. 256 encoded version)
temp1[255:0] $\leftarrow((S R C 1[127: 0] \ll 128)$ OR SRC2[127:0])>>(imm8[7:0]*8);
DEST[127:0] $\leftarrow$ temp1[127:0]
temp1[255:0] < ((SRC1[255:128] << 128) OR SRC2[255:128])>>(imm8[7:0]*8);
DEST[255:128] $\leftarrow$ temp1[127:0]

Intel C/C++ Compiler Intrinsic Equivalents
PALIGNR: __m64 _mm_alignr_pi8 (__m64 a, __m64 b, int n)
(V)PALIGNR: __m128i _mm_alignr_epi8 (__m128i a, __m128i b, int n)

VPALIGNR: __m256i _mm256_alignr_epi8 (__m256i a, __m256i b, const int n)

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally \#UD If VEX.L = 1 .

PAND-Logical AND

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \text { bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DB $/ r^{1}$ | RM | V/V | MMX | Bitwise AND mm/m64 and mm. |
| PAND mm, mm/m64 |  |  |  |  |
| 66 OF DB /r | RM | V/V | SSE2 | Bitwise AND of $x m m 2 / m 128$ and $x m m 1$. |
| PAND xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.66.0F.WIG DB /r | RVM | V/V | AVX | Bitwise AND of $x \mathrm{~mm} 3 / \mathrm{m} 128$ and $x m m$. |
| VPAND $x m m 1, x m m 2, x m m 3 / m 128$ |  |  |  |  |
| VEX.NDS.256.66.0F.WIG DB /r | RVM | V/V | AVX2 | Bitwise AND of $y m m 2$, and $y m m 3 / m 256$ and |
| VPAND ymm1, ymm2, ymm3/.m256 |  |  |  | store result in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvVv (r) | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical AND operation on the first source operand and second source operand and stores the result in the destination operand. Each bit of the result is set to 1 if the corresponding bits of the first and second operands are 1, otherwise it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128 -bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PAND (128-bit Legacy SSE version)
DEST $\leftarrow$ DEST AND SRC
DEST[VLMAX-1:128] (Unmodified)
VPAND (VEX. 128 encoded version)
DEST $\leqslant$ SRC1 AND SRC2
DEST[VLMAX-1:128] $\leftarrow 0$

VPAND (VEX. 256 encoded instruction)
DEST[255:0] ↔ (SRC1[255:0] AND SRC2[255:0])

Intel C/C++ Compiler Intrinsic Equivalent
PAND: __m64 _mm_and_si64 (__m64 m1, __m64 m2)
(V)PAND: __m128i _mm_and_si128 ( __m128i a, __m128i b)

VPAND: __m256i _mm256_and_si256 ( __m256i a, __m256i b)

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PANDN-Logical AND NOT

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DF $/ \Gamma^{1}$ | RM | V/V | MMX | Bitwise AND NOT of mm/m64 and mm. |
| PANDN mm, mm/m64 |  |  |  |  |
| 66 OF DF /r | RM | V/V | SSE2 | Bitwise AND NOT of $x \mathrm{mm2} / \mathrm{m} 128$ and $x m m 1$. |
| PANDN $x m m 1, x m m 2 / m 128$ |  |  |  |  |
| VEX.NDS.128.66.0F.WIG DF/r | RVM | V/V | AVX | Bitwise AND NOT of $x \mathrm{~mm} 3 / \mathrm{m} 128$ and $x m m 2$. |
| VPANDN $x \mathrm{~mm} 1, x \mathrm{mm2}$, $x \mathrm{~mm} 3 / \mathrm{m} 128$ |  |  |  |  |
| VEX.NDS.256.66.0F.WIG DF /r | RVM | V/V | AVX2 | Bitwise AND NOT of $y m m 2$, and $y m m 3 / m 256$ |
| VPANDN ymm1, ymm2, ymm3/m256 |  |  |  | and store result in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical NOT operation on the first source operand, then performs bitwise AND with second source operand and stores the result in the destination operand. Each bit of the result is set to 1 if the corresponding bit in the first operand is 0 and the corresponding bit in the second operand is 1 , otherwise it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PANDN(128-bit Legacy SSE version)
DEST $\leftarrow$ NOT(DEST) AND SRC
DEST[VLMAX-1:128] (Unmodified)
VPANDN (VEX. 128 encoded version)
DEST $\leqslant$ NOT(SRC1) AND SRC2
DEST[VLMAX-1:128] $\leftarrow 0$

VPANDN (VEX. 256 encoded instruction)
DEST[255:0] $\leftarrow((N O T$ SRC1[255:0]) AND SRC2[255:0])

Intel C/C++ Compiler Intrinsic Equivalent
PANDN: __m64 _mm_andnot_si64 (__m64 m1, __m64 m2)
(V)PANDN: __m128i _mm_andnot_si128 ( __m128i a, __m128i b)

VPANDN: __m256i_mm256_andnot_si256 ( __m256i a, __m256i b)

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PAUSE-Spin Loop Hint

| Opcode <br> F3 90 | Instruction PAUSE | Op/ 64-Bit <br> En Mode <br> NP Valid |  | Compat/ <br> Leg Mode Description <br> Valid Gives hint to processor that improves <br> performance of spin-wait loops. |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Instruction Operand Encoding |  |  |  |  |  |  |
| Op/En | Operand 1 | Operand |  | Oper | rand 3 | Operand 4 |
| NP | NA | NA |  |  | NA | NA |

## Description

Improves the performance of spin-wait loops. When executing a "spin-wait loop," processors will suffer a severe performance penalty when exiting the loop because it detects a possible memory order violation. The PAUSE instruction provides a hint to the processor that the code sequence is a spin-wait loop. The processor uses this hint to avoid the memory order violation in most situations, which greatly improves processor performance. For this reason, it is recommended that a PAUSE instruction be placed in all spin-wait loops.

An additional function of the PAUSE instruction is to reduce the power consumed by a processor while executing a spin loop. A processor can execute a spin-wait loop extremely quickly, causing the processor to consume a lot of power while it waits for the resource it is spinning on to become available. Inserting a pause instruction in a spinwait loop greatly reduces the processor's power consumption.
This instruction was introduced in the Pentium 4 processors, but is backward compatible with all IA-32 processors. In earlier IA-32 processors, the PAUSE instruction operates like a NOP instruction. The Pentium 4 and Intel Xeon processors implement the PAUSE instruction as a delay. The delay is finite and can be zero for some processors. This instruction does not change the architectural state of the processor (that is, it performs essentially a delaying no-op operation).
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

Execute_Next_Instruction(DELAY);
Numeric Exceptions
None.

## Exceptions (All Operating Modes)

\#UD If the LOCK prefix is used.

## PAVGB/PAVGW—Average Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | ```CPUID Feature Flag``` | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OF EO } / \Gamma^{1} \\ & \text { PAVGB mm1, mm2/m64 } \end{aligned}$ | RM | V/V | SSE | Average packed unsigned byte integers from $\mathrm{mm} 2 / \mathrm{m64}$ and mm 1 with rounding. |
| 66 OF EO, /г <br> PAVGB xmm1, xmm2/m128 | RM | V/V | SSE2 | Average packed unsigned byte integers from $x m m 2 / m 128$ and $x m m 1$ with rounding. |
| OF E3 $/ r^{1}$ <br> PAVGW mm1, mm2/m64 | RM | V/V | SSE | Average packed unsigned word integers from $\mathrm{mm} 2 / \mathrm{m} 64$ and mm 1 with rounding. |
| 66 OF E3 /r <br> PAVGW xmm1, xmm2/m128 | RM | V/V | SSE2 | Average packed unsigned word integers from $x m m 2 / m 128$ and $x m m 1$ with rounding. |
| VEX.NDS.128.66.0F.WIG EO /r VPAVGB $x m m 1, ~ x m m 2, ~ x m m 3 / m 128$ | RVM | V/V | AVX | Average packed unsigned byte integers from $x m m 3 / m 128$ and $x m m 2$ with rounding. |
| VEX.NDS.128.66.0F.WIG E3/r VPAVGW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Average packed unsigned word integers from $x m m 3 / m 128$ and $x m m 2$ with rounding. |
| VEX.NDS.256.66.0F.WIG EO /г VPAVGB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Average packed unsigned byte integers from ymm2, and $y m m 3 / m 256$ with rounding and store to ymm1. |
| VEX.NDS.256.66.0F.WIG E3 /r VPAVGW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Average packed unsigned word integers from $y m m 2, y m m 3 / m 256$ with rounding to $y m m 1$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvVv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD average of the packed unsigned integers from the source operand (second operand) and the destination operand (first operand), and stores the results in the destination operand. For each corresponding pair of data elements in the first and second operands, the elements are added together, a 1 is added to the temporary sum, and that result is shifted right one bit position.
The (V)PAVGB instruction operates on packed unsigned bytes and the (V)PAVGW instruction operates on packed unsigned words.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM register or a 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: The first source operand is an XMM register. The second source operand is an XMM register or 128 -bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## PAVGB (with 64-bit operands)

DEST[7:0] $\leftarrow(S R C[7: 0]+\operatorname{DEST}[7: 0]+1) \gg 1$; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 6 *)
DEST[63:56] $\leftarrow(S R C[63: 56]+\operatorname{DEST}[63: 56]+1) \gg 1$;

## PAVGW (with 64-bit operands)

DEST[15:0] $\leftarrow(S R C[15: 0]+\operatorname{DEST}[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 and 3 *)
DEST[63:48] $\leftarrow(S R C[63: 48]+\operatorname{DEST}[63: 48]+1) \gg 1$;
PAVGB (with 128-bit operands)
DEST[7:0] $\leftarrow(S R C[7: 0]+\operatorname{DEST}[7: 0]+1) \gg 1$; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 14 *)
DEST[127:120] $\leftarrow(S R C[127: 120]+\operatorname{DEST}[127: 120]+1) \gg 1$;
PAVGW (with 128-bit operands)
DEST[15:0] $\leftarrow(S R C[15: 0]+\operatorname{DEST}[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 through 6 *)
DEST[127:112] $\leftarrow(S R C[127: 112]+\operatorname{DEST}[127: 112]+1) \gg 1$;

VPAVGB (VEX. 128 encoded version)
DEST[7:0] $\leftarrow(S R C 1[7: 0]+$ SRC2[7:0] + 1) >> 1;
(* Repeat operation performed for bytes 2 through 15 *)
DEST[127:120] < (SRC1[127:120] + SRC2[127:120] + 1) >> 1
DEST[VLMAX-1:128] $\leftarrow 0$

VPAVGW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow(S R C 1[15: 0]+\operatorname{SRC} 2[15: 0]+1) \gg 1 ;$
(* Repeat operation performed for 16-bit words 2 through 7 *)
DEST[127:112] < (SRC1[127:112] + SRC2[127:112] + 1) >> 1
DEST[VLMAX-1:128] $\leftarrow 0$

VPAVGB (VEX. 256 encoded instruction)
DEST[7:0] < (SRC1[7:0] + SRC2[7:0] + 1) >> 1; (* Temp sum before shifting is 9 bits *)
(* Repeat operation performed for bytes 2 through 31)
DEST[255:248] < (SRC1[255:248] + SRC2[255:248] + 1) >> 1;
VPAVGW (VEX. 256 encoded instruction)
$\operatorname{DEST}[15: 0] \leftarrow(S R C 1[15: 0]+\operatorname{SRC} 2[15: 0]+1) \gg 1$; (* Temp sum before shifting is 17 bits *)
(* Repeat operation performed for words 2 through 15)
DEST[255:14] $) \leqslant(\operatorname{SRC1}[255: 240]+\operatorname{SRC2[255:240]~+~1)~\gg ~1;~}$
Intel C/C++ Compiler Intrinsic Equivalent
$\begin{array}{ll}\text { PAVGB: } & \text { _-m64 _mm_avg_pu8 (__m64 a, __m64 b) } \\ \text { PAVGW: } & \text { _m64 _mm_avg_pu16 (__m64 a, __m64 b) } \\ \text { (V)PAVGB: } & \text { _-m128i _mm_avg_epu8 ( __m128i a, __m128i b) }\end{array}$
(V)PAVGW: __m128i_mm_avg_epu16 ( __m128ia, __m128i b)

VPAVGB: __m256i _mm256_avg_epu8 ( __m256i a, __m256i b)
VPAVGW: __m256i _mm256_avg_epu16 ( __m256i a, __m256i b)
Flags Affected
None.
Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PBLENDVB - Variable Blend Packed Bytes

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3810 /г PBLENDVB xmm1, xmm2/m128, <XMMO> | RM | V/V | SSE4_1 | Select byte values from $x m m 1$ and $x m m 2 / m 128$ from mask specified in the high bit of each byte in XMMO and store the values into $x \mathrm{~mm} 1$. |
| VEX.NDS.128.66.0F3A.WO 4C / / /is4 VPBLENDVB xmm1, xmm2, xmm3/m128, xmm4 | RVMR | V/V | AVX | Select byte values from $x m m 2$ and $x m m 3 / m 128$ using mask bits in the specified mask register, $x m m 4$, and store the values into xmm1. |
| VEX.NDS.256.66.0F3A.WO 4C /r/is4 VPBLENDVB ymm1, ymm2, ymm3/m256, ymm4 | RVMR | V/V | AVX2 | Select byte values from ymm2 and ymm3/m256 from mask specified in the high bit of each byte in ymm4 and store the values into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | <XMM0> | NA |
| RVMR | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8[7:4] |

## Description

Conditionally copies byte elements from the source operand (second operand) to the destination operand (first operand) depending on mask bits defined in the implicit third register argument, XMMO. The mask bits are the most significant bit in each byte element of the XMMO register.
If a mask bit is " 1 ", then the corresponding byte element in the source operand is copied to the destination, else the byte element in the destination operand is left unchanged.
The register assignment of the implicit third operand is defined to be the architectural register XMM0.
128-bit Legacy SSE version: The first source operand and the destination operand is the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The mask register operand is implicitly defined to be the architectural register XMMO. An attempt to execute PBLENDVB with a VEX prefix will cause \#UD.
VEX. 128 encoded version: The first source operand and the destination operand are XMM registers. The second source operand is an XMM register or 128-bit memory location. The mask operand is the third source register, and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored. The upper bits (VLMAX-1:128) of the corresponding YMM register (destination register) are zeroed. VEX.L must be 0 , otherwise the instruction will \#UD. VEX.W must be 0 , otherwise, the instruction will \#UD.
VEX. 256 encoded version: The first source operand and the destination operand are YMM registers. The second source operand is an YMM register or 256-bit memory location. The third source register is an YMM register and encoded in bits[7:4] of the immediate byte(imm8). The bits[3:0] of imm8 are ignored. In 32-bit mode, imm8[7] is ignored.
VPBLENDVB permits the mask to be any XMM or YMM register. In contrast, PBLENDVB treats XMMO implicitly as the mask and do not support non-destructive destination operation. An attempt to execute PBLENDVB encoded with a VEX prefix will cause a \#UD exception.

## Operation

## PBLENDVB (128-bit Legacy SSE version)

MASK $\leftarrow$ XMMO
IF (MASK[7] = 1) THEN DEST[7:0] $\leqslant \operatorname{SRC[7:0];~}$
ELSE DEST[7:0] $\leftarrow$ DEST[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] $\leftarrow \operatorname{SRC}[15: 8]$;

ELSE DEST[15:8] $\leftarrow \operatorname{DEST[15:8];~}$
IF (MASK[23] = 1) THEN DEST[23:16] $\leftarrow \operatorname{SRC[23:16]~}$
ELSE DEST[23:16] \& DEST[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] $\leftarrow \operatorname{SRC[31:24]~}$
ELSE DEST[31:24] ↔ DEST[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] $\leftarrow \operatorname{SRC}[39: 32]$
ELSE DEST[39:32] $\leftarrow$ DEST[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] $\leftarrow \operatorname{SRC[47:40]~}$
ELSE DEST[47:40] ↔ DEST[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] $\leftarrow \operatorname{SRC[55:48]~}$
ELSE DEST[55:48] \& DEST[55:48];
IF (MASK[63] = 1) THEN DEST[63:56] $\leftarrow ~ S R C[63: 56]$
ELSE DEST[63:56] \& DEST[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] $\leftarrow$ SRC[71:64]
ELSE DEST[71:64] \& DEST[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] $\leftarrow ~ S R C[79: 72]$
ELSE DEST[79:72] < DEST[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] $\leftarrow$ SRC[87:80]
ELSE DEST[87:80] ↔ DEST[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] $\leftarrow \operatorname{SRC}[95: 88]$
ELSE DEST[95:88] $\leftarrow \quad$ DEST[95:88];
IF (MASK[103] = 1) THEN DEST[103:96] $\leftarrow \operatorname{SRC}[103: 96]$
ELSE DEST[103:96] $\leftarrow \quad$ DEST[103:96];
IF (MASK[111] = 1) THEN DEST[111:104] $\leftarrow \operatorname{SRC[111:104]~}$
ELSE DEST[111:104] $\leftarrow$ DEST[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] $\leftarrow \operatorname{SRC[119:112]~}$
ELSE DEST[119:112] $\leftarrow$ DEST[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] $\leftarrow \operatorname{SRC}[127: 120]$
ELSE DEST[127:120] \& DEST[127:120])
DEST[VLMAX-1:128] (Unmodified)
VPBLENDVB (VEX. 128 encoded version)
MASK $\leftarrow$ SRC3
IF (MASK[7] = 1) THEN DEST[7:0] $\leftarrow$ SRC2[7:0];
ELSE DEST[7:0] $\leftarrow$ SRC1[7:0];
IF (MASK[15] = 1) THEN DEST[15:8] $\leftarrow$ SRC2[15:8];
ELSE DEST[15:8] $\leftarrow$ SRC1[15:8];
IF (MASK[23] = 1) THEN DEST[23:16] $\leftarrow \operatorname{SRC2[23:16]~}$
ELSE DEST[23:16] < SRC1[23:16];
IF (MASK[31] = 1) THEN DEST[31:24] $\leftarrow \operatorname{SRC2[31:24]~}$
ELSE DEST[31:24] \& SRC1[31:24];
IF (MASK[39] = 1) THEN DEST[39:32] $\leftarrow$ SRC2[39:32]
ELSE DEST[39:32] ↔SRC1[39:32];
IF (MASK[47] = 1) THEN DEST[47:40] $\leftarrow \operatorname{SRC2[47:40]~}$
ELSE DEST[47:40] $\leftarrow$ SRC1[47:40];
IF (MASK[55] = 1) THEN DEST[55:48] $\leftarrow \operatorname{SRC2}[55: 48]$
ELSE DEST[55:48] $\leftarrow \operatorname{SRC1}[55: 48] ;$
IF (MASK[63] = 1) THEN DEST[63:56] $\leftarrow$ SRC2[63:56]
ELSE DEST[63:56] $\leftarrow$ SRC1[63:56];
IF (MASK[71] = 1) THEN DEST[71:64] $\leftarrow \operatorname{SRC2[71:64]~}$
ELSE DEST[71:64] \& SRC1[71:64];
IF (MASK[79] = 1) THEN DEST[79:72] $\leftarrow \operatorname{SRC2[79:72]~}$
ELSE DEST[79:72] \& SRC1[79:72];
IF (MASK[87] = 1) THEN DEST[87:80] $\leftarrow ~ S R C 2[87: 80] ~$

ELSE DEST[87:80] $\leftarrow$ SRC1[87:80];
IF (MASK[95] = 1) THEN DEST[95:88] $\leftarrow$ SRC2[95:88]
ELSE DEST[95:88] $\leftarrow ~ S R C 1[95: 88] ;$
IF (MASK[103] = 1) THEN DEST[103:96] $\leftarrow \operatorname{SRC2[103:96]~}$
ELSE DEST[103:96] $\leftarrow ~ S R C 1[103: 96] ;$
IF (MASK[111] = 1) THEN DEST[111:104] $\leftarrow \operatorname{SRC2[111:104]~}$
ELSE DEST[111:104] $\leftarrow$ SRC1[111:104];
IF (MASK[119] = 1) THEN DEST[119:112] $\leftarrow \operatorname{SRC2[119:112]~}$
ELSE DEST[119:112] $\leftarrow$ SRC1[119:112];
IF (MASK[127] = 1) THEN DEST[127:120] $\leftarrow$ SRC2[127:120]
ELSE DEST[127:120] $\leftarrow$ SRC1[127:120])
DEST[VLMAX-1:128] $\leftarrow 0$

## VPBLENDVB (VEX. 256 encoded version)

MASK $\leftarrow$ SRC3
IF (MASK[7] == 1) THEN DEST[7:0] $\leftarrow$ SRC2[7:0];
ELSE DEST[7:0] $\leftarrow$ SRC1[7:0];
IF (MASK[15] == 1) THEN DEST[15:8] $\leftarrow$ SRC2[15:8];
ELSE DEST[15:8] $\leftarrow$ SRC1[15:8];
IF (MASK[23] == 1) THEN DEST[23:16] <SRC2[23:16]
ELSE DEST[23:16] \& SRC1[23:16];
IF (MASK[31] == 1) THEN DEST[31:24] $\leftarrow$ SRC2[31:24]
ELSE DEST[31:24] < SRC1[31:24];
IF (MASK[39] == 1) THEN DEST[39:32] $\leftarrow \operatorname{SRC2[39:32]~}$
ELSE DEST[39:32] \& SRC1[39:32];
IF (MASK[47] == 1) THEN DEST[47:40] $\leftarrow \operatorname{SRC2[47:40]~}$
ELSE DEST[47:40] $\leftarrow$ SRC1[47:40];
IF (MASK[55] == 1) THEN DEST[55:48] $\leftarrow$ SRC2[55:48]
ELSE DEST[55:48] \& SRC1[55:48];
IF (MASK[63] $==1$ ) THEN DEST[63:56] $\leftarrow$ SRC2[63:56]
ELSE DEST[63:56] < SRC1[63:56];
IF (MASK[71] == 1) THEN DEST[71:64] $\leftarrow$ SRC2[71:64]
ELSE DEST[71:64] < SRC1[71:64];
IF (MASK[79] == 1) THEN DEST[79:72] $\leftarrow$ SRC2[79:72]
ELSE DEST[79:72] $\leftarrow$ SRC1[79:72];
IF (MASK[87] == 1) THEN DEST[87:80] $\leftarrow \operatorname{SRC2[87:80]~}$
ELSE DEST[87:80] $\leftarrow$ SRC1[87:80];
IF (MASK[95] == 1) THEN DEST[95:88] $\leftarrow$ SRC2[95:88]
ELSE DEST[95:88] < SRC1[95:88];
IF (MASK[103] == 1) THEN DEST[103:96] $\leftarrow \operatorname{SRC2[103:96]~}$
ELSE DEST[103:96] < SRC1[103:96];
IF (MASK[111] == 1) THEN DEST[111:104] $\leftarrow$ SRC2[111:104]
ELSE DEST[111:104] \& SRC1[111:104];
IF (MASK[119] == 1) THEN DEST[119:112] $\leftarrow \operatorname{SRC2[119:112]~}$
ELSE DEST[119:112] $\leftarrow$ SRC1[119:112];
IF (MASK[127] == 1) THEN DEST[127:120] $\leftarrow \operatorname{SRC2[127:120]~}$
ELSE DEST[127:120] < SRC1[127:120])
IF (MASK[135] == 1) THEN DEST[135:128] $\leftarrow$ SRC2[135:128];
ELSE DEST[135:128] $\leftarrow$ SRC1[135:128];
IF (MASK[143] == 1) THEN DEST[143:136] $\leftarrow$ SRC2[143:136];
ELSE DEST[[143:136] \& SRC1[143:136];
IF (MASK[151] == 1) THEN DEST[151:144] $\leftarrow$ SRC2[151:144]
ELSE DEST[151:144] \& SRC1[151:144];
IF (MASK[159] == 1) THEN DEST[159:152] $\leftarrow$ SRC2[159:152]

```
ELSE DEST[159:152] < SRC1[159:152];
IF (MASK[167] == 1) THEN DEST[167:160] < SRC2[167:160]
ELSE DEST[167:160] < SRC1[167:160];
IF (MASK[175] == 1) THEN DEST[175:168] < SRC2[175:168]
ELSE DEST[175:168] < SRC1[175:168];
IF (MASK[183] == 1) THEN DEST[183:176] \leftarrow SRC2[183:176]
ELSE DEST[183:176] \leftarrow SRC1[183:176];
IF (MASK[191] == 1) THEN DEST[191:184] < SRC2[191:184]
ELSE DEST[191:184] < SRC1[191:184];
IF (MASK[199] == 1) THEN DEST[199:192] < SRC2[199:192]
ELSE DEST[199:192] < SRC1[199:192];
IF (MASK[207] == 1) THEN DEST[207:200] < SRC2[207:200]
ELSE DEST[207:200] < SRC1[207:200]
IF (MASK[215] == 1) THEN DEST[215:208] < SRC2[215:208]
ELSE DEST[215:208] < SRC1[215:208];
IF (MASK[223] == 1) THEN DEST[223:216] < SRC2[223:216]
ELSE DEST[223:216] < SRC1[223:216];
IF (MASK[231] == 1) THEN DEST[231:224] < SRC2[231:224]
ELSE DEST[231:224] < SRC1[231:224];
IF (MASK[239] == 1) THEN DEST[239:232] \leftarrow SRC2[239:232]
ELSE DEST[239:232] < SRC1[239:232];
IF (MASK[247] == 1) THEN DEST[247:240] < SRC2[247:240]
ELSE DEST[247:240] < SRC1[247:240];
IF (MASK[255] == 1) THEN DEST[255:248] < SRC2[255:248]
ELSE DEST[255:248] < SRC1[255:248]
```

Intel C/C++ Compiler Intrinsic Equivalent
(V)PBLENDVB: __m128i _mm_blendv_epi8 (__m128i v1, __m128i v2, __m128i mask);
VPBLENDVB: __m256i _mm256_blendv_epi8 (__m256i v1, __m256i v2, __m256i mask);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.W = 1.

PBLENDW - Blend Packed Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF ЗA OE / $/ \mathrm{ib}$ PBLENDW xmm1, xmm2/m128, imm8 | RMI | V/V | SSE4_1 | Select words from $x m m 1$ and $x m m 2 / m 128$ from mask specified in imm8 and store the values into xmm1. |
| VEX.NDS.128.66.0F3A.WIG OE /г ib VPBLENDW xmm1, xmm2, xmm3/m128, imm8 | RVMI | V/V | AVX | Select words from $x m m 2$ and $x m m 3 / m 128$ from mask specified in imm8 and store the values into xmm1. |
| VEX.NDS.256.66.0F3A.WIG OE /г ib VPBLENDW ymm1, ymm2, ymm3/m256, imm8 | RVMI | V/V | AVX2 | Select words from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Words from the source operand (second operand) are conditionally written to the destination operand (first operand) depending on bits in the immediate operand (third operand). The immediate bits (bits 7:0) form a mask that determines whether the corresponding word in the destination is copied from the source. If a bit in the mask, corresponding to a word, is "1", then the word is copied, else the word element in the destination operand is unchanged.
128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

PBLENDW (128-bit Legacy SSE version)
IF (imm8[0] = 1) THEN DEST[15:0] $\leftarrow \operatorname{SRC}[15: 0]$
ELSE DEST[15:0] $\leftarrow \operatorname{DEST}[15: 0]$
IF (imm8[1] = 1) THEN DEST[31:16] $\leftarrow \operatorname{SRC}[31: 16]$
ELSE DEST[31:16] $\leftarrow$ DEST[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] $\leftarrow ~ S R C[47: 32]$
ELSE DEST[47:32] $\leftarrow$ DEST[47:32]
IF (imm8[3] = 1) THEN DEST[63:48] $\leftarrow$ SRC[63:48]
ELSE DEST[63:48] \& DEST[63:48]
IF (imm8[4] = 1) THEN DEST[79:64] $\leftarrow$ SRC[79:64]
ELSE DEST[79:64] < DEST[79:64]
IF (imm8[5] = 1) THEN DEST[95:80] $\leftarrow$ SRC[95:80]
ELSE DEST[95:80] < DEST[95:80]
IF (imm8[6] = 1) THEN DEST[111:96] $\leftarrow$ SRC[111:96]
ELSE DEST[111:96] $\leftarrow$ DEST[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] $\leftarrow \operatorname{SRC[127:112]~}$

ELSE DEST[127:112] < DEST[127:112]

VPBLENDW (VEX. 128 encoded version)
IF (imm8[0] = 1) THEN DEST[15:0] $\leftarrow ~ S R C 2[15: 0] ~$
ELSE DEST[15:0] $\leftarrow \operatorname{SRC}$ [15:0]
IF (imm8[1] = 1) THEN DEST[31:16] $\leftarrow \operatorname{SRC2[31:16]~}$
ELSE DEST[31:16] $\leftarrow$ SRC1[31:16]
IF (imm8[2] = 1) THEN DEST[47:32] $\leftarrow$ SRC2[47:32]
ELSE DEST[47:32] $\leftarrow$ SRC1[47:32]
IF (imm8[3] = 1) THEN DEST[63:48] $\leftarrow ~ S R C 2[63: 48] ~$
ELSE DEST[63:48] $\leftarrow$ SRC1[63:48]
IF (imm8[4] = 1) THEN DEST[79:64] \& SRC2[79:64]
ELSE DEST[79:64] $\leqslant \operatorname{SRC1}[79: 64]$
IF (imm8[5] = 1) THEN DEST[95:80] $\leqslant$ SRC2[95:80]
ELSE DEST[95:80] $\leftarrow$ SRC1[95:80]
IF (imm8[6] = 1) THEN DEST[111:96] $\leftarrow$ SRC2[111:96]
ELSE DEST[111:96] \& SRC1[111:96]
IF (imm8[7] = 1) THEN DEST[127:112] $\leftarrow$ SRC2[127:112]
ELSE DEST[127:112] $\leftarrow$ SRC1[127:112]
DEST[VLMAX-1:128] $\leftarrow 0$
VPBLENDW (VEX. 256 encoded version)
IF (imm8[0] == 1) THEN DEST[15:0] $\leftarrow$ SRC2[15:0]
ELSE DEST[15:0] $\leftarrow \operatorname{SRC} 1[15: 0]$
IF (imm8[1] == 1) THEN DEST[31:16] $\leftarrow$ SRC2[31:16]
ELSE DEST[31:16] < SRC1[31:16]
IF (imm8[2] == 1) THEN DEST[47:32] $\leftarrow$ SRC2[47:32]
ELSE DEST[47:32] $\leftarrow \operatorname{SRC1}[47: 32]$
IF (imm8[3] == 1) THEN DEST[63:48] $\leftarrow$ SRC2[63:48]
ELSE DEST[63:48] < SRC1[63:48]
IF (imm8[4] == 1) THEN DEST[79:64] $\leftarrow$ SRC2[79:64]
ELSE DEST[79:64] < SRC1[79:64]
IF (imm8[5] == 1) THEN DEST[95:80] $\leftarrow$ SRC2[95:80]
ELSE DEST[95:80] < SRC1[95:80]
IF (imm8[6] == 1) THEN DEST[111:96] $\leftarrow$ SRC2[111:96]
ELSE DEST[111:96] $\leftarrow$ SRC1[111:96]
IF (imm8[7] == 1) THEN DEST[127:112] $\leftarrow$ SRC2[127:112]
ELSE DEST[127:112] $\leftarrow$ SRC1[127:112]
IF (imm8[0] == 1) THEN DEST[143:128] $\leftarrow \operatorname{SRC2[143:128]~}$
ELSE DEST[143:128] \& SRC1[143:128]
IF (imm8[1] == 1) THEN DEST[159:144] $\leqslant \operatorname{SRC2[159:144]~}$
ELSE DEST[159:144] $\leftarrow$ SRC1[159:144]
IF (imm8[2] == 1) THEN DEST[175:160] $\leftarrow$ SRC2[175:160]
ELSE DEST[175:160] $\leftarrow$ SRC1[175:160]
IF (imm8[3] == 1) THEN DEST[191:176] $\leftarrow \operatorname{SRC2[191:176]~}$
ELSE DEST[191:176] \& SRC1[191:176]
IF (imm8[4] == 1) THEN DEST[207:192] $\leftarrow$ SRC2[207:192]
ELSE DEST[207:192] $\leftarrow$ SRC1[207:192]
IF (imm8[5] == 1) THEN DEST[223:208] $\leftarrow$ SRC2[223:208]
ELSE DEST[223:208] $\leftarrow$ SRC1[223:208]
IF (imm8[6] == 1) THEN DEST[239:224] $\leftarrow$ SRC2[239:224]
ELSE DEST[239:224] \& SRC1[239:224]
IF (imm8[7] == 1) THEN DEST[255:240] $\leftarrow$ SRC2[255:240]
ELSE DEST[255:240] $\leftarrow$ SRC1[255:240]

Intel C/C++ Compiler Intrinsic Equivalent
(V)PBLENDW: __m128i _mm_blend_epi16 (__m128i v1, __m128i v2, const int mask);

VPBLENDW: __m256i _mm256_blend_epi16 (__m256i v1, __m256i v2, const int mask)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PCLMULQDQ - Carry-Less Multiplication Quadword

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A 44 / r ib PCLMULQDQ xmm1, xmm2/m128, imm8 | RMI | V/V | PCLMUL- QDQ | Carry-less multiplication of one quadword of xmm1 by one quadword of $x m m 2 / \mathrm{m} 128$, stores the 128 -bit result in $x m m 1$. The immediate is used to determine which quadwords of $x m m 1$ and $x m m 2 / m 128$ should be used. |
| VEX.NDS.128.66.0F3A.WIG $44 / г$ ib VPCLMULQDQ xmm1, xmm2, xmm3/m128, imm8 | RVMI | V/V | Both PCL- <br> MULQDQ <br> and AVX <br> flags | Carry-less multiplication of one quadword of $x m m 2$ by one quadword of $x m m 3 / m 128$, stores the 128 -bit result in $x m m 1$. The immediate is used to determine which quadwords of $x m m 2$ and $x m m 3 / m 128$ should be used. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg ( $(, w)$ | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | imm8 |

## Description

Performs a carry-less multiplication of two quadwords, selected from the first source and second source operand according to the value of the immediate byte. Bits 4 and 0 are used to select which 64 -bit half of each operand to use according to Table 4-10, other bits of the immediate byte are ignored.

Table 4-10. PCLMULQDQ Quadword Selection of Immediate Byte

| Imm[4] | Imm[0] | PCLMULQDQ Operation |
| :--- | :--- | :--- |
| 0 | 0 | CL_MUL( SRC2 ${ }^{1}$ [63:0], SRC1[63:0] ) |
| 0 | 1 | CL_MUL( SRC2[63:0], SRC1[127:64] ) |
| 1 | 0 | CL_MUL( SRC2[127:64], SRC1[63:0] ) |
| 1 | 1 | CL_MUL( SRC2[127:64], SRC1[127:64] ) |

NOTES:

1. SRC2 denotes the second source operand, which can be a register or memory; SRC1 denotes the first source and destination operand.

The first source operand and the destination operand are the same and must be an XMM register. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
Compilers and assemblers may implement the following pseudo-op syntax to simply programming and emit the required encoding for Imm8.

Table 4-11. Pseudo-Op and PCLMULQDQ Implementation

| Pseudo-Op | Imm8 Encoding |
| :--- | :--- |
| PCLMULLQLQDQ $x m m 1, x m m 2$ | 0000_0000B |
| PCLMULHQLQDQ $x m m 1, x m m 2$ | 0000_0001B |
| PCLMULLQHDQ $x m m 1, x m m 2$ | 0001_0000B |
| PCLMULHQHDQ $x m m 1, x m m 2$ | 0001_0001B |

```
Operation
PCLMULQDQ
IF (Imm8[0] = 0 )
    THEN
        TEMP1 & SRC1 [63:0];
    ELSE
        TEMP1 & SRC1 [127:64];
FI
IF (Imm8[4] = 0)
    THEN
        TEMP2 & SRC2 [63:0];
    ELSE
        TEMP2 & SRC2 [127:64];
FI
For i= 0 to 63{
    TmpB [ i ] & (TEMP1[ 0 ] and TEMP2[ i ]);
    For j=1 to i{
        TmpB[i] & TmpB [ i ] xor (TEMP1[j] and TEMP2[ i - j ])
    }
    DEST[i]& TmpB[i];
}
For i=64 to 126{
    TmpB[i]<0;
    Forj=i-63 to 63{
        TmpB [ i ] & TmpB [ i ] xor (TEMP1[j ] and TEMP2[ i - j ])
    }
    DEST[i]&TmpB[i];
}
DEST[127]&0;
DEST[VLMAX-1:128] (Unmodified)
VPCLMULQDQ
IF (Imm8[0] = 0)
    THEN
        TEMP1 & SRC1 [63:0];
    ELSE
        TEMP1 & SRC1 [127:64];
FI
IF (Imm8[4] = 0)
    THEN
        TEMP2 & SRC2 [63:0];
    ELSE
        TEMP2 & SRC2 [127:64];
FI
Fori=0 to 63{
    TmpB [ i ] < (TEMP1[ 0 ] and TEMP2[ [ ]);
    Forj=1 to i{
            TmpB [i] & TmpB [i] xor (TEMP1[j] and TEMP2[ i - j ])
    }
    DEST[i] & TmpB[i];
}
For i=64 to 126{
    TmpB[i]<0;
    For j=i-63 to 63 {
```

```
            TmpB [i] & TmpB [i] xor (TEMP1[j] and TEMP2[ i - j ])
    }
    DEST[i] < TmpB[i];
}
DEST[VLMAX-1:127] \leftarrow0;
Intel C/C++ Compiler Intrinsic Equivalent
(V)PCLMULQDQ: __m128i _mm_clmulepi64_si128(__m128i, __m128i, const int)
SIMD Floating-Point Exceptions
```

None.

Other Exceptions
See Exceptions Type 4.

PCMPEQB/PCMPEQW/PCMPEQD - Compare Packed Data for Equal

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \text { bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | $\begin{aligned} & \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $74 / \Gamma^{1}$ PCMPEQB mm, mm/m64 | RM | V/V | MMX | Compare packed bytes in mm/m64 and mm for equality. |
| 66 0F 74 /г <br> PCMPEQB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed bytes in $x m m 2 / m 128$ and xmm1 for equality. |
| OF $75 / \Gamma^{1}$ PCMPEQW mm, mm/m64 | RM | V/V | MMX | Compare packed words in mm/m64 and mm for equality. |
| 66 0F 75 /r PCMPEQW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed words in xmm2/m128 and xmm1 for equality. |
| OF $76 / \Gamma^{1}$ PCMPEQD mm, mm/m64 | RM | V/V | MMX | Compare packed doublewords in mm/m64 and mm for equality. |
| 66 0F 76 /r <br> PCMPEQD xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed doublewords in xmm2/m128 and xmm1 for equality. |
| VEX.NDS.128.66.0F.WIG $74 /\ulcorner$ VPCMPEQB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed bytes in $x m m 3 / m 128$ and xmm2 for equality. |
| VEX.NDS.128.66.0F.WIG $75 / \Gamma$ VPCMPEQW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed words in xmm3/m128 and xmm2 for equality. |
| VEX.NDS.128.66.0F.WIG $76 / г$ VPCMPEQD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed doublewords in xmm3/m128 and xmm2 for equality. |
| VEX.NDS.256.66.0F.WIG 74 /г VPCMPEQB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed bytes in ymm3/m256 and ymm2 for equality. |
| VEX.NDS.256.66.0F.WIG 75 /г VPCMPEQW ymm1, ymm2, ymm3 /m256 | RVM | V/V | AVX2 | Compare packed words in ymm3/m256 and ymm2 for equality. |
| VEX.NDS.256.66.0F.WIG $76 / г$ VPCMPEQD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed doublewords in ymm3/m256 and $y m m 2$ for equality. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare for equality of the packed bytes, words, or doublewords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination operand is set to all 1 s ; otherwise, it is set to all 0 s .
The (V)PCMPEQB instruction compares the corresponding bytes in the destination and source operands; the (V)PCMPEQW instruction compares the corresponding words in the destination and source operands; and the (V)PCMPEQD instruction compares the corresponding doublewords in the destination and source operands.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
PCMPEQB (with 64-bit operands)
    IF DEST[7:0] = SRC[7:0]
        THEN DEST[7:0) \leftarrowFFH;
        ELSE DEST[7:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
    IF DEST[63:56] = SRC[63:56]
        THEN DEST[63:56] \leftarrowFFH;
        ELSE DEST[63:56] \leftarrow0; FI;
PCMPEQB (with 128-bit operands)
    IF DEST[7:0] = SRC[7:0]
        THEN DEST[7:0) \leftarrowFFH;
        ELSE DEST[7:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
    IF DEST[127:120] = SRC[127:120]
        THEN DEST[127:120]}\leftarrowFFH
        ELSE DEST[127:120]}\leftarrow0; FI
```

VPCMPEQB (VEX. 128 encoded version)
DEST[127:0] <COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPEQB (VEX. 256 encoded version)
DEST[127:0] <COMPARE_BYTES_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_BYTES_EQUAL(SRC1[255:128],SRC2[255:128])
PCMPEQW (with 64-bit operands)
IF DEST[15:0] = SRC[15:0]
THEN DEST[15:0] $\leftarrow$ FFFFH;
ELSE DEST[15:0] $\leftarrow 0$; Fl ;
(* Continue comparison of 2nd and 3rd words in DEST and SRC *)
IF DEST[63:48] = SRC[63:48]
THEN DEST[63:48] $\leftarrow$ FFFFH;
ELSE DEST[63:48] $\leftarrow 0$; FI;
PCMPEQW (with 128-bit operands)
IF DEST[15:0] = SRC[15:0]
THEN DEST[15:0] $\leftarrow \mathrm{FFFFH} ;$
ELSE DEST[15:0] $\leftarrow 0$; FI;

```
(* Continue comparison of 2nd through 7th words in DEST and SRC *)
IF DEST[127:112] = SRC[127:112]
    THEN DEST[127:112] \leftarrowFFFFH;
    ELSE DEST[127:112]}\leftarrow0; FI
```

VPCMPEQW (VEX. 128 encoded version)
DEST[127:0] <COMPARE_WORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPEQW (VEX. 256 encoded version)
DEST[127:0] <COMPARE_WORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_WORDS_EQUAL(SRC1[255:128],SRC2[255:128])
PCMPEQD (with 64-bit operands)
IF DEST[31:0] = SRC[31:0]
THEN DEST[31:0] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[31:0] $\leftarrow 0 ; \mathrm{Fl}$;
IF DEST[63:32] = SRC[63:32]
THEN DEST[63:32] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[63:32] $\leftarrow 0$; FI;
PCMPEQD (with 128-bit operands)
IF DEST[31:0] = SRC[31:0]
THEN DEST[31:0] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[31:0] $\leftarrow 0$; Fl;
(* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
IF DEST[127:96] = SRC[127:96]
THEN DEST[127:96] $\leftarrow$ FFFFFFFFFH;
ELSE DEST[127:96] $\leftarrow 0$; FI;
VPCMPEQD (VEX. 128 encoded version)
DEST[127:0] <COMPARE_DWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPEQD (VEX. 256 encoded version)
DEST[127:0] <COMPARE_DWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_DWORDS_EQUAL(SRC1[255:128],SRC2[255:128])

Intel C/C++ Compiler Intrinsic Equivalents

| PCMPEQB: | m64 _mm_cmpeq_pi8 (__m64 m1, _m64 m2) |
| :---: | :---: |
| PCMPEQW: | _m64 _mm_cmpeq_pi16 (_m64 m1, __m64 m2) |
| PCMPEQD: | __m64 _mm_cmpeq_pi32 (_m64 m1, __m64 m2) |
| (V)PCMPEQB: | __m128i _mm_cmpeq_epi8 ( __m128i a, __m128i b) |
| (V)PCMPEQW: | __m128i _mm_cmpeq_epi16 ( _m128i a, __m128i b) |
| (V)PCMPEQD: | __m128i _mm_cmpeq_epi32 ( __m128i a, __m128i b) |
| VPCMPEQB: | __m256i _mm256_cmpeq_epi8 ( __m256i a, __m256i b) |
| VPCMPEQW: | __m256i _mm256_cmpeq_epi16 ( __m256i a, __m256i b) |
| VPCMPEQD: | __m256i _mm256_cmpeq_epi32 ( __m256i a, __m256i b) |

Flags Affected
None.
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally \#UD If VEX.L = 1.

PCMPEQQ - Compare Packed Qword Data for Equal

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3829 /r PCMPEQQ $x m m 1, ~ x m m 2 / m 128$ | RM | V/V | SSE4_1 | Compare packed qwords in xmm2/m128 and xmm1 for equality. |
| VEX.NDS.128.66.0F38.WIG $29 /\ulcorner$ VPCMPEQQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed quadwords in xmm3/m128 and xmm2 for equality. |
| VEX.NDS.256.66.0F38.WIG 29 /r VPCMPEQQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed quadwords in ymm3/m256 and ymm2 for equality. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $(\mathrm{r}, \mathrm{w})$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD compare for equality of the packed quadwords in the destination operand (first operand) and the source operand (second operand). If a pair of data elements is equal, the corresponding data element in the destination is set to all 1s; otherwise, it is set to 0 s .
128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

IF (DEST[63:0] = SRC[63:0])
THEN DEST[63:0] $\leftarrow$ FFFFFFFFFFFFFFFFFFH;
ELSE DEST[63:0] <0; FI;
IF (DEST[127:64] = SRC[127:64])
THEN DEST[127:64] $\leftarrow$ FFFFFFFFFFFFFFFFFFH;
ELSE DEST[127:64] $\leftarrow 0$; FI;
VPCMPEQQ (VEX. 128 encoded version)
DEST[127:0] <COMPARE_QWORDS_EQUAL(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPCMPEQQ (VEX. 256 encoded version)
DEST[127:0] \&COMPARE_QWORDS_EQUAL(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_QWORDS_EQUAL(SRC1[255:128],SRC2[255:128])
Intel C/C++ Compiler Intrinsic Equivalent

```
(V)PCMPEQQ: __m128i _mm_cmpeq_epi64(__m128i a,__m128i b);
VPCMPEQQ: __m256i _mm256_cmpeq_epi64( __m256i a, __m256i b);
```

INSTRUCTION SET REFERENCE, N-Z

Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPESTRI - Packed Compare Explicit Length Strings, Return Index

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A $61 / \mathrm{rimm} 8$ PCMPESTRI $x m m 1, x m m 2 / m 128, i m m 8$ | RMI | V/V | SSE4_2 | Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX. |
| VEX.128.66.0F3A.WIG $61 /\ulcorner$ ib VPCMPESTRI $x m m 1, x m m 2 / m 128$, imm8 | RMI | V/V | AVX | Perform a packed comparison of string data with explicit lengths, generating an index, and storing the result in ECX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares and processes data from two string fragments based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to the count register (ECX/RCX).
Each string fragment is represented by two values. The first value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for xmm2/m128). The length represents the number of bytes/words which are valid for the respective $x m m / \mathrm{m} 128$ data.
The length of each input is interpreted as being the absolute-value of the value in the length register. The absolutevalue computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than $-16(-8)$.
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 (see Section 4.1.4) is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

```
CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if absolute-value of EDX is < 16 (8), reset otherwise
SFlag - Set if absolute-value of EAX is < 16 (8), reset otherwise
OFlag - IntRes2[0]
AFlag - Reset
PFlag - Reset
```

Effective Operand Size

| Operating mode/size | Operand 1 | Operand 2 | Length 1 | Length 2 | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 32 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 64 bit | $x m m$ | $x m m / m 128$ | EAX | EDX | ECX |
| 64 bit + REX.W | $x m m$ | $x m m / m 128$ | RAX | RDX | RCX |

Intel C/C++ Compiler Intrinsic Equivalent For Returning Index
int _mm_cmpestri (__m128i a, int la, __m128i b, int lb, const int mode);

Intel C/C++ Compiler Intrinsics For Reading EFlag Results
int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestro (__m128ia, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (__m128i a, int la, __m128i b, int lb, const int mode);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally, this instruction does not cause \#GP if the memory operand is not aligned to 16 Byte boundary, and \#UD

If VEX.L = 1.
If VEX.vvvv $\neq 1111 B$.

## PCMPESTRM - Packed Compare Explicit Length Strings, Return Mask

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $60 / ヶ \mathrm{imm} 8$ PCMPESTRM $x m m 1, x m m 2 / m 128, ~ i m m 8$ | RMI | V/V | SSE4_2 | Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO |
| VEX. 128.66.0F3A.WIG $60 / г$ ib VPCMPESTRM $x m m 1, x m m 2 / m 128, i m m 8$ | RMI | V/V | AVX | Perform a packed comparison of string data with explicit lengths, generating a mask, and storing the result in XMMO. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r) | ModRM:r/m (r) | imm8 | NA |

## Description

The instruction compares data from two string fragments based on the encoded value in the imm8 contol byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates a mask stored to XMM0.
Each string fragment is represented by two values. The first value is an xmm (or possibly m128 for the second operand) which contains the data elements of the string (byte or word data). The second value is stored in an input length register. The input length register is EAX/RAX (for xmm1) or EDX/RDX (for xmm2/m128). The length represents the number of bytes/words which are valid for the respective $x m m / m 128$ data.
The length of each input is interpreted as being the absolute-value of the value in the length register. The absolutevalue computation saturates to 16 (for bytes) and 8 (for words), based on the value of imm8[bit3] when the value in the length register is greater than 16 (8) or less than $-16(-8)$.
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMM0 (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMMO.
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

```
CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if absolute-value of EDX is < 16 (8), reset otherwise
SFlag - Set if absolute-value of EAX is < 16 (8), reset otherwise
OFlag -IntRes2[0]
AFlag - Reset
PFlag-Reset
```

Note: In VEX. 128 encoded versions, bits (VLMAX-1:128) of XMMO are zeroed. VEX.VVVV is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Length1 | Length2 | Result |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | EAX | EDX | XMM0 |
| 32 bit | xmm | xmm/m128 | EAX | EDX | XMM0 |
| 64 bit | xmm | xmm/m128 | EAX | EDX | XMM0 |
| 64 bit REX.W | $x m m ~$ | $x m m / m 128$ | RAX | RDX | XMM0 |

Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask
__m128i _mm_cmpestrm (__m128i a, int la, __m128i b, int lb, const int mode);
Intel C/C++ Compiler Intrinsics For Reading EFlag Results
int _mm_cmpestra (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrc (__m128ia, int la,__m128i b, int lb, const int mode);
int _mm_cmpestro (__m128i a, int la,__m128i b, int Ib, const int mode);
int _mm_cmpestrs (__m128i a, int la, __m128i b, int lb, const int mode);
int _mm_cmpestrz (_m128i a, int la,_m128i b, int lb, const int mode);

## SIMD Floating-Point Exceptions

None.
Other Exceptions
See Exceptions Type 4; additionally, this instruction does not cause \#GP if the memory operand is not aligned to 16 Byte boundary, and \#UD

If VEX.L = 1.
If VEX.vvvv $=1111 \mathrm{~B}$.

PCMPGTB/PCMPGTW/PCMPGTD-Compare Packed Signed Integers for Greater Than

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $64 / r^{1}$ PCMPGTB mm, mm/m64 | RM | V/V | MMX | Compare packed signed byte integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 64 /г <br> PCMPGTB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed signed byte integers in xmm1 and $x m m 2 / m 128$ for greater than. |
| OF $65 / \Gamma^{1}$ PCMPGTW mm, mm/m64 | RM | V/V | MMX | Compare packed signed word integers in mm and mm/m64 for greater than. |
| 66 0F 65 /r PCMPGTW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed signed word integers in $x m m 1$ and $x m m 2 / m 128$ for greater than. |
| OF $66 / r^{1}$ PCMPGTD mm, mm/m64 | RM | V/V | MMX | Compare packed signed doubleword integers in mm and $\mathrm{mm} / \mathrm{m} 64$ for greater than. |
| 66 0F 66 /r <br> PCMPGTD xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare packed signed doubleword integers in $x m m 1$ and $x m m 2 / m 128$ for greater than. |
| VEX.NDS.128.66.0F.WIG 64 /г VPCMPGTB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed byte integers in xmm2 and $x m m 3 / m 128$ for greater than. |
| VEX.NDS.128.66.0F.WIG 65 /г VPCMPGTW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed word integers in $x m m 2$ and $x m m 3 / m 128$ for greater than. |
| VEX.NDS.128.66.0F.WIG 66 /г VPCMPGTD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed doubleword integers in $x m m 2$ and $x m m 3 / m 128$ for greater than. |
| VEX.NDS.256.66.0F.WIG 64 /г VPCMPGTB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed byte integers in ymm2 and $y m m 3 / m 256$ for greater than. |
| VEX.NDS.256.66.0F.WIG $65 /\ulcorner$ VPCMPGTW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed word integers in ymm2 and ymm3/m256 for greater than. |
| VEX.NDS.256.66.0F.WIG 66 /г VPCMPGTD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed doubleword integers in ymm2 and $y m m 3 / m 256$ for greater than. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\ulcorner, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD signed compare for the greater value of the packed byte, word, or doubleword integers in the destination operand (first operand) and the source operand (second operand). If a data element in the destination operand is greater than the corresponding date element in the source operand, the corresponding data element in the destination operand is set to all 1 s ; otherwise, it is set to all 0 s .

The PCMPGTB instruction compares the corresponding signed byte integers in the destination and source operands; the PCMPGTW instruction compares the corresponding signed word integers in the destination and source
operands; and the PCMPGTD instruction compares the corresponding signed doubleword integers in the destination and source operands.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PCMPGTB (with 64-bit operands)
IF DEST[7:0] > SRC[7:0]
THEN DEST[7:0) $\leftarrow \mathrm{FFH}$;
ELSE DEST[7:0] $\leftarrow 0 ; \mathrm{FI}$;
(* Continue comparison of 2nd through 7th bytes in DEST and SRC *)
IF DEST[63:56] > SRC[63:56]
THEN DEST[63:56] $\leftarrow \mathrm{FFH} ;$
ELSE DEST[63:56] $\leftarrow 0 ; ~ F I ;$
PCMPGTB (with 128-bit operands)
IF DEST[7:0] > SRC[7:0]
THEN DEST[7:0) $\leftarrow \mathrm{FFH} ;$
ELSE DEST[7:0] $\leftarrow 0 ; \mathrm{Fl} ;$
(* Continue comparison of 2nd through 15th bytes in DEST and SRC *)
IF DEST[127:120] > SRC[127:120]
THEN DEST[127:120] $\leftarrow \mathrm{FFH}$;
ELSE DEST[127:120] $\leftarrow 0$; FI;
VPCMPGTB (VEX. 128 encoded version)
DEST[127:0] <COMPARE_BYTES_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## VPCMPGTB (VEX. 256 encoded version)

DEST[127:0] <COMPARE_BYTES_GREATER(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_BYTES_GREATER(SRC1[255:128],SRC2[255:128])
PCMPGTW (with 64-bit operands)
IF DEST[15:0] > SRC[15:0]
THEN DEST[15:0] $\leftarrow$ FFFFH;
ELSE DEST[15:0] $\leftarrow 0$; Fl ;
(* Continue comparison of 2nd and 3rd words in DEST and SRC *)
IF DEST[63:48] > SRC[63:48]
THEN DEST[63:48] $\leftarrow$ FFFFH;
ELSE DEST[63:48] $\leftarrow 0$; FI;

```
PCMPGTW (with 128-bit operands)
    IF DEST[15:0] > SRC[15:0]
        THEN DEST[15:0] \leftarrowFFFFH;
        ELSE DEST[15:0] \leftarrow0; FI;
    (* Continue comparison of 2nd through 7th words in DEST and SRC *)
    IF DEST[63:48] > SRC[127:112]
        THEN DEST[127:112]}\leftarrowFFFFFH
        ELSE DEST[127:112]}\leftarrow0; FI;'
VPCMPGTW (VEX. }128\mathrm{ encoded version)
DEST[127:0] <COMPARE_WORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] \leftarrow0
VPCMPGTW (VEX. }256\mathrm{ encoded version)
DEST[127:0] <COMPARE_WORDS_GREATER(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_WORDS_GREATER(SRC1[255:128],SRC2[255:128])
PCMPGTD (with 64-bit operands)
    IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; Fl;
    IF DEST[63:32] > SRC[63:32]
        THEN DEST[63:32] \leftarrow FFFFFFFFH;
        ELSE DEST[63:32] \leftarrow0; FI;
PCMPGTD (with 128-bit operands)
    IF DEST[31:0] > SRC[31:0]
        THEN DEST[31:0] \leftarrowFFFFFFFFFH;
        ELSE DEST[31:0] \leftarrow0; FI;
    (* Continue comparison of 2nd and 3rd doublewords in DEST and SRC *)
    IF DEST[127:96] > SRC[127:96]
        THEN DEST[127:96] \leftarrowFFFFFFFFFH;
        ELSE DEST[127:96] \leftarrow0; Fl;
VPCMPGTD (VEX. }128\mathrm{ encoded version)
DEST[127:0] <COMPARE_DWORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] \leftarrow0
VPCMPGTD (VEX. }256\mathrm{ encoded version)
DEST[127:0] <COMPARE_DWORDS_GREATER(SRC1[127:0],SRC2[127:0])
DEST[255:128] <COMPARE_DWORDS_GREATER(SRC1[255:128],SRC2[255:128])
Intel C/C++ Compiler Intrinsic Equivalents
\begin{tabular}{|c|c|}
\hline PCMPGTB: & m64 _mm_cmpgt_pi8 (_m64 m1, _m64 m2) \\
\hline PCMPGTW: & _m64 _mm_pcmpgt_pi16 (_m64 m1, _m64 m2) \\
\hline DCMPGTD: & _m64 _mm_pcmpgt_pi32 (_m64 m1, _m64 m2) \\
\hline (V)PCMPGTB: & _m128i_mm_cmpgt_epi8 (_m128i a,_m128i b) \\
\hline (V)PCMPGTW: & __m128i_mm_cmpgt_epi16 (_m128i a,_m128i b) \\
\hline (V)DCMPGTD: & __m128i_mm_cmpgt_epi32 (_m128i a, _m128i b) \\
\hline VPCMPGTB: & __m256i_mm256_cmpgt_epi8 (_m256i a,_m256i b) \\
\hline VPCMPGTW: & __m256i_mm256_cmpgt_epi16 (__m256i a,_m256i b) \\
\hline VPCMPGTD: & _m256i _mm256_cmpgt_epi32 ( _m256i a, _m256i \\
\hline
\end{tabular}
```

INSTRUCTION SET REFERENCE, N-Z

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally \#UD If VEX.L = 1 .

PCMPGTQ - Compare Packed Data for Greater Than

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $3837 / г$ PCMPGTQ $x m m 1, x m m 2 / m 128$ | RM | V/V | SSE4_2 | Compare packed signed qwords in $x m m 2 / m 128$ and $x m m 1$ for greater than. |
| VEX.NDS.128.66.0F38.WIG $37 /$ / VPCMPGTQ $x m m 1, x m m 2, x m m 3 / m 128$ | RVM | V/V | AVX | Compare packed signed qwords in xmm2 and xmm3/m128 for greater than. |
| VEX.NDS.256.66.0F38.WIG 37 VPCMPGTQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed qwords in ymm2 and ymm3/m256 for greater than. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an SIMD signed compare for the packed quadwords in the destination operand (first operand) and the source operand (second operand). If the data element in the first (destination) operand is greater than the corresponding element in the second (source) operand, the corresponding data element in the destination is set to all 1s; otherwise, it is set to 0 s .
128-bit Legacy SSE version: The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source operand and destination operand are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[63-0] > SRC[63-0])
    THEN DEST[63-0] \leftarrow FFFFFFFFFFFFFFFFFH;
    ELSE DEST[63-0] \leftarrow0; FI
IF (DEST[127-64] > SRC[127-64])
    THEN DEST[127-64] & FFFFFFFFFFFFFFFFFH;
    ELSE DEST[127-64] < 0; FI
```

VPCMPGTQ (VEX. 128 encoded version)
DEST[127:0] \&COMPARE_QWORDS_GREATER(SRC1,SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

## VPCMPGTQ (VEX. 256 encoded version)

DEST[127:0] \&COMPARE_QWORDS_GREATER(SRC1[127:0],SRC2[127:0])
DEST[255:128] \&COMPARE_QWORDS_GREATER(SRC1[255:128],SRC2[255:128])

Intel C/C++ Compiler Intrinsic Equivalent
(V)PCMPGTQ: __m128i _mm_cmpgt_epi64(__m128i a, __m128i b)

VPCMPGTQ: __m256i _mm256_cmpgt_epi64( __m256i a, __m256i b);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PCMPISTRI - Packed Compare Implicit Length Strings, Return Index

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 3 A 63 /r imm8 PCMPISTRI xmm1, xmm2/m128, imm8 | RM | V/V | SSE4_2 | Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX. |
| VEX.128.66.0F3A.WIG $63 /\ulcorner$ ib VPCMPISTRI xmm1, xmm2/m128, imm8 | RM | V/V | AVX | Perform a packed comparison of string data with implicit lengths, generating an index, and storing the result in ECX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM: $/ \mathrm{m}(\mathrm{r})$ | imm8 | NA |

## Description

The instruction compares data from two strings based on the encoded value in the Imm8 Control Byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM"), and generates an index stored to ECX.

Each string is represented by a single value. The value is an xmm (or possibly m 128 for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a
valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null
byte/word. (The least significant null byte/word is also considered invalid.)
The comparison and aggregation operations are performed according to the encoded value of Imm8 bit fields (see Section 4.1). The index of the first (or last, according to imm8[6]) set bit of IntRes2 is returned in ECX. If no bits are set in IntRes2, ECX is set to 16 (8).
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

```
CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if any byte/word of xmm2/mem128 is null, reset otherwise
SFlag - Set if any byte/word of xmm1 is null, reset otherwise
OFlag -IntRes2[0]
AFlag - Reset
PFlag - Reset
```

Note: In VEX. 128 encoded version, VEX.VVVv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Result |
| :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | ECX |
| 32 bit | xmm | xmm/m128 | ECX |
| 64 bit | xmm | $x m m / m 128$ | ECX |
| 64 bit + REX.W | $x m m$ | $x m m / m 128$ | RCX |

Intel C/C++ Compiler Intrinsic Equivalent For Returning Index
int _mm_cmpistri (__m128i a, __m128i b, const int mode);

Intel C/C++ Compiler Intrinsics For Reading EFlag Results
int _mm_cmpistra (__m128i a, __m128i b, const int mode);
int _mm_cmpistrc (__m128i a, __m128i b, const int mode);
int _mm_cmpistro (__m128i a, __m128i b, const int mode);
int _mm_cmpistrs (__m128i a, __m128i b, const int mode);
int _mm_cmpistrz (__m128ia,__m128i b, const int mode);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally, this instruction does not cause \#GP if the memory operand is not aligned to 16 Byte boundary, and \#UD

If VEX.L = 1.
If VEX.vvvv $=1111 B$.

## PCMPISTRM - Packed Compare Implicit Length Strings, Return Mask

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3A $62 /$ / imm8 PCMPISTRM xmm1, xmm2/m128, imm8 | RM | V/V | SSE4_2 | Perform a packed comparison of string data with implicit lengths, generating a mask, and storing the result in XMMO. |
| VEX.128.66.0F3A.WIG $62 /\ulcorner$ ib VPCMPISTRM xmm1, xmm2/m128, imm8 | RM | V/V | AVX | Perform a packed comparison of string data with implicit lengths, generating a Mask, and storing the result in XMMO. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM: $: / \mathrm{m}(r)$ | imm8 | NA |

## Description

The instruction compares data from two strings based on the encoded value in the imm8 byte (see Section 4.1, "Imm8 Control Byte Operation for PCMPESTRI / PCMPESTRM / PCMPISTRI / PCMPISTRM") generating a mask stored to XMMO.
Each string is represented by a single value. The value is an xmm (or possibly m 128 for the second operand) which contains the data elements of the string (byte or word data). Each input byte/word is augmented with a valid/invalid tag. A byte/word is considered valid only if it has a lower index than the least significant null byte/word. (The least significant null byte/word is also considered invalid.)
The comparison and aggregation operation are performed according to the encoded value of Imm8 bit fields (see Section 4.1). As defined by imm8[6], IntRes2 is then either stored to the least significant bits of XMM0 (zero extended to 128 bits) or expanded into a byte/word-mask and then stored to XMMO.
Note that the Arithmetic Flags are written in a non-standard manner in order to supply the most relevant information:

```
CFlag - Reset if IntRes2 is equal to zero, set otherwise
ZFlag - Set if any byte/word of \(x m m 2 / m e m 128\) is null, reset otherwise
SFlag - Set if any byte/word of \(x m m 1\) is null, reset otherwise
OFlag - IntRes2[0]
AFlag - Reset
PFlag - Reset
```

Note: In VEX. 128 encoded versions, bits (VLMAX-1:128) of XMMO are zeroed. VEX.VVVV is reserved and must be 1111 b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Effective Operand Size

| Operating mode/size | Operand1 | Operand 2 | Result |
| :--- | :--- | :--- | :--- |
| 16 bit | xmm | xmm/m128 | XMM0 |
| 32 bit | xmm | xmm/m128 | XMM0 |
| 64 bit | xmm | xmm/m128 | XMM0 |
| 64 bit + REX.W | xmm | xmm/m128 | XMM0 |

Intel C/C++ Compiler Intrinsic Equivalent For Returning Mask
__m128i _mm_cmpistrm (__m128i a, __m128i b, const int mode);

Intel C/C++ Compiler Intrinsics For Reading EFlag Results
int _mm_cmpistra (__m128i a, __m128i b, const int mode);
int _mm_cmpistrc (__m128ia, __m128i b, const int mode);
int _mm_cmpistro (__m128ia, __m128i b, const int mode);
int _mm_cmpistrs (__m128i a, __m128i b, const int mode);
int _mm_cmpistrz (__m128i a, __m128i b, const int mode);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally, this instruction does not cause \#GP if the memory operand is not aligned to 16 Byte boundary, and \#UD

If VEX.L = 1.
If VEX.vvvv $=1111 B$.

PDEP - Parallel Bits Deposit

| Opcode/ | Op/ | 64/32 <br> Instruction | CPUID <br> Feature | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.NDS.LZ.F2.0F38.W0 F5 /r | RVM | Vode | Flag | BMI2 | | Parallel deposit of bits from r32b using mask in r/m32, result is writ- |
| :--- |
| ten to r 32 a. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PDEP uses a mask in the second source operand (the third operand) to transfer/scatter contiguous low order bits in the first source operand (the second operand) into the destination (the first operand). PDEP takes the low bits from the first source operand and deposit them in the destination operand at the corresponding bit locations that are set in the second source operand (mask). All other bits (bits not set in mask) in destination are set to zero.


Figure 4-4. PDEP Example
This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64 -bit mode. In 64 -bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause \#UD.

## Operation

TEMP $\leftarrow$ SRC1;
MASK $\leftarrow$ SRC2;
DEST $\leftarrow 0$;
$\mathrm{m} \leftarrow 0, \mathrm{k} \leftarrow 0$;
DO WHILE m< OperandSize

```
IF MASK[m] = 1 THEN
    DEST[m]}\leftarrowTEMP[k]
    k\leftarrowk+1;
FI
m}\leftarrow\textrm{m}+1
```

OD

Flags Affected
None.

Intel C/C++ Compiler Intrinsic Equivalent
PDEP: unsigned __int32 _pdep_u32(unsigned __int32 src, unsigned __int32 mask);
PDEP: unsigned __int64 _pdep_u64(unsigned __int64 src, unsigned __int32 mask);

SIMD Floating-Point Exceptions
None
Other Exceptions
See Section 2.5.1, "Exception Conditions for VEX-Encoded GPR Instructions", Table 2-29; additionally \#UD If VEX. $W=1$.

PEXT - Parallel Bits Extract

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 -bit Mode | CPUID Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.LZ.F3.0F38.W0 F5 /r PEXT r32a, r32b, r/m32 | RVM | V/V | BMI2 | Parallel extract of bits from r32b using mask in r/m32, result is written to r32a. |
| VEX.NDS.LZ.F3.0F38.W1 F5 /r PEXT r64a, r64b, r/m64 | RVM | V/N.E. | BMI2 | Parallel extract of bits from r64b using mask in r/m64, result is written to r64a. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PEXT uses a mask in the second source operand (the third operand) to transfer either contiguous or non-contiguous bits in the first source operand (the second operand) to contiguous low order bit positions in the destination (the first operand). For each bit set in the MASK, PEXT extracts the corresponding bits from the first source operand and writes them into contiguous lower bits of destination operand. The remaining upper bits of destination are zeroed.


Figure 4-5. PEXT Example
This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64 -bit mode. In 64 -bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause \#UD.

## Operation

TEMP $\leftarrow$ SRC1;
MASK $\leftarrow$ SRC2;
DEST $\leftarrow 0$;
$\mathrm{m} \leftarrow 0, \mathrm{k} \leftarrow 0$;
DO WHILE m< OperandSize

```
IF MASK[m] = 1 THEN
    DEST[k]}\leftarrowTEMP[m]
    k\leftarrowk+1;
```

FI
$\mathrm{m} \leftarrow \mathrm{m}+1 ;$
OD

Flags Affected
None.

Intel C/C++ Compiler Intrinsic Equivalent
PEXT: unsigned __int32 _pext_u32(unsigned __int32 src, unsigned __int32 mask);
PEXT: unsigned __int64 _pext_u64(unsigned __int64 src, unsigned __int32 mask);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Section 2.5.1, "Exception Conditions for VEX-Encoded GPR Instructions", Table 2-29; additionally \#UD If VEX.W = 1 .

PEXTRB/PEXTRD/PEXTRQ - Extract Byte/Dword/Qword

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| ```66 OF 3A 14 /r ib PEXTRB reg/m8, xmm2, imm8``` | MRI | V/V | SSE4_1 | Extract a byte integer value from $x m m 2$ at the source byte offset specified by imm8 into reg or m8. The upper bits of r32 or r64 are zeroed. |
| ```66 OF 3A 16 /r ib PEXTRD r/m32, xmm2, imm8``` | MRI | V/V | SSE4_1 | Extract a dword integer value from $x m m 2$ at the source dword offset specified by imm8 into r/m32. |
| 66 REX.W OF ЗA 16 /rib PEXTRQ r/m64, xmm2, imm8 | MRI | V/N.E. | SSE4_1 | Extract a qword integer value from $x m m 2$ at the source qword offset specified by imm8 into r/m64. |
| VEX.128.66.0F3A.W0 14 / r ib VPEXTRB reg/m8, xmm2, imm8 | MRI | $V^{1} / \mathrm{V}$ | AVX | Extract a byte integer value from $x m m 2$ at the source byte offset specified by imm8 into reg or $m 8$. The upper bits of $\mathrm{r} 64 / \mathrm{r} 32$ is filled with zeros. |
| VEX.128.66.0F3A.WO $16 / r$ ib VPEXTRD r32/m32, xmm2, imm8 | MRI | V/V | AVX | Extract a dword integer value from $x m m 2$ at the source dword offset specified by imm8 into r32/m32. |
| VEX.128.66.0F3A.W1 $16 / ヶ$ ib VPEXTRQ r64/m64, xmm2, imm8 | MRI | V/i | AVX | Extract a qword integer value from $x m m 2$ at the source dword offset specified by imm8 into r64/m64. |

NOTES:

1. In 64-bit mode, VEX.W1 is ignored for VPEXTRB (similar to legacy REX.W=1 prefix in PEXTRB).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MRI | ModRM:r/m (w) | ModRM:reg (r) | imm8 | NA |

## Description

Extract a byte/dword/qword integer value from the source XMM register at a byte/dword/qword offset determined from imm8[3:0]. The destination can be a register or byte/dword/qword memory location. If the destination is a register, the upper bits of the register are zero extended.
In legacy non-VEX encoded version and if the destination operand is a register, the default operand size in 64-bit mode for PEXTRB/PEXTRD is 64 bits, the bits above the least significant byte/dword data are filled with zeros. PEXTRQ is not encodable in non-64-bit modes and requires REX.W in 64-bit mode.

Note: In VEX. 128 encoded versions, VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRB/VPEXTRD is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros. Attempt to execute VPEXTRQ in non-64-bit mode will cause \#UD.

```
Operation
CASE of
    PEXTRB: SEL < COUNT[3:0];
            TEMP < (Src >> SEL*8) AND FFH;
            IF (DEST = Mem8)
                THEN
                Mem8 < TEMP[7:0];
            ELSE IF (64-Bit Mode and 64-bit register selected)
                THEN
                    R64[7:0] < TEMP[7:0];
                    r64[63:8] \leftarrow ZERO_FILL; };
            ELSE
                R32[7:0] \leftarrow TEMP[7:0];
                    r32[31:8] \leftarrow ZERO_FILL; };
            Fl;
    PEXTRD:SEL < COUNT[1:0];
            TEMP < (Src >> SEL*32) AND FFFF_FFFFFH;
            DEST < TEMP;
    PEXTRQ: SEL < COUNT[O];
        TEMP < (Src >> SEL*64);
        DEST < TEMP;
EASC:
(V)PEXTRTD/(V)PEXTRQ
IF (64-Bit Mode and 64-bit dest operand)
THEN
    Src_Offset < Imm8[0]
    r64/m64 <(Src >> Src_Offset * 64)
ELSE
    Src_Offset < Imm8[1:0]
    r32/m32 < ((Src >> Src_Offset *32) AND OFFFFFFFFFh);
FI
(V)PEXTRB ( dest=m8)
SRC_Offset < Imm8[3:0]
Mem8 < (Src >> Src_Offset*8)
(V)PEXTRB ( dest=reg)
IF (64-Bit Mode )
THEN
    SRC_Offset < Imm8[3:0]
    DEST[7:0] < ((Src >> Src_Offset*8) AND OFFh)
    DEST[63:8] \leftarrow ZERO_FILL;
ELSE
    SRC_Offset <. Imm8[3:0];
    DEST[7:0] < ((Src >> Src_Offset*8) AND OFFh);
    DEST[31:8] \leftarrow ZERO_FILL;
FI
```

Intel C/C++ Compiler Intrinsic Equivalent

| PEXTRB: | int _mm_extract_epi8 (__m128i src, const int ndx); |
| :--- | :--- |
| PEXTRD: | int _mm_extract_epi32 (__m128i src, const int ndx); |

PEXTRQ: __int64 _mm_extract_epi64 (__m128i src, const int ndx);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 . If VEX.vvvv $\neq 1111 \mathrm{~B}$.
If VPEXTRQ in non-64-bit mode, VEX.W=1.

## PEXTRW-Extract Word

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C5 /rib ${ }^{1}$ | RMI | V/V | SSE | Extract the word specified by imm8 from mm |
| PEXTRW reg, mm, imm8 |  |  |  | and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed. |
| 66 OF C5 / $/ \mathrm{i}$ ib | RMI | V/V | SSE2 | Extract the word specified by imm8 from xmm |
| PEXTRW reg, xmm, imm8 |  |  |  | and move it to reg, bits 15-0. The upper bits of r32 or r64 is zeroed. |
| 66 OF 3A 15 | MRI | V/V | SSE4_1 | Extract the word specified by imm8 from xmm |
| /г ib |  |  |  | and copy it to lowest 16 bits of reg or m16. |
| PEXTRW reg/m16, xmm, imm8 |  |  |  | Zero-extend the result in the destination, r32 or r64. |
| VEX.128.66.0F.WO C5 /rib VPEXTRW reg, xmm1, imm8 | RMI | $V^{2} / \mathrm{V}$ | AVX | Extract the word specified by imm8 from $x m m 1$ and move it to reg, bits 15:0. Zeroextend the result. The upper bits of r64/r32 is filled with zeros. |
| VEX.128.66.0F3A.WO 15 /r ib VPEXTRW reg/m16, xmm2, imm8 | MRI | V/V | AVX | Extract a word integer value from xmm2 at the source word offset specified by imm8 into reg or m16. The upper bits of r64/r32 is filled with zeros. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. In 64-bit mode, VEX.W1 is ignored for VPEXTRW (similar to legacy REX.W=1 prefix in PEXTRW).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| MRI | ModRM:r/m (w) | ModRM:reg (r) | imm8 | NA |

## Description

Copies the word in the source operand (second operand) specified by the count operand (third operand) to the destination operand (first operand). The source operand can be an MMX technology register or an XMM register. The destination operand can be the low word of a general-purpose register or a 16-bit memory address. The count operand is an 8 -bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location. The content of the destination register above bit 16 is cleared (set to all 0 s ).

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). If the destination operand is a general-purpose register, the default operand size is 64-bits in 64-bit mode.

Note: In VEX. 128 encoded versions, VEX.VVvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD. If the destination operand is a register, the default operand size in 64-bit mode for VPEXTRW is 64 bits, the bits above the least significant byte/word/dword data are filled with zeros.

```
Operation
IF (DEST = Mem16)
THEN
    SEL \leftarrow COUNT[2:0];
    TEMP < (Src >> SEL*16) AND FFFFH;
    Mem16 < TEMP[15:0];
ELSE IF (64-Bit Mode and destination is a general-purpose register)
    THEN
            FOR (PEXTRW instruction with 64-bit source operand)
                    { SEL \leftarrowCOUNT[1:0];
                TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
                r64[15:0] \leftarrow TEMP[15:0];
                r64[63:16]}\leftarrow ZERO_FILL; };
            FOR (PEXTRW instruction with 128-bit source operand)
                    { SEL \leftarrow COUNT[2:0];
                TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
                r64[15:0] \leftarrow TEMP[15:0];
                r64[63:16] \leftarrow ZERO_FILL;}
    ELSE
            FOR (PEXTRW instruction with 64-bit source operand)
            { SEL \leftarrowCOUNT[1:0];
                TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFFH;
                r32[15:0] \leftarrow TEMP[15:0];
                r32[31:16]\leftarrowZERO_FILL; };
            FOR (PEXTRW instruction with 128-bit source operand)
            { SEL \leftarrowCOUNT[2:0];
                TEMP \leftarrow (SRC >> (SEL * 16)) AND FFFFH;
                r32[15:0] \leftarrowTEMP[15:0];
                r32[31:16]}\leftarrow ZERO_FILL; };
    FI;
Fl;
(V)PEXTRW ( dest=m16)
SRC_Offset < Imm8[2:0]
Mem16 < (Src >> Src_Offset*16)
(V)PEXTRW ( dest=reg)
IF (64-Bit Mode )
THEN
    SRC_Offset < Imm8[2:0]
    DEST[15:0] < ((Src >> Src_Offset*16) AND OFFFFh)
    DEST[63:16] \leftarrow ZERO_FILL;
ELSE
    SRC_Offset < Imm8[2:0]
    DEST[15:0] \leftarrow ((Src >> Src_Offset*16) AND OFFFFh)
    DEST[31:16] \leftarrow ZERO_FILL;
FI
Intel C/C++ Compiler Intrinsic Equivalent
PEXTRW: int _mm_extract_pi16 (__m64 a, int n)
PEXTRW: int _mm_extract_epi16 (__m128i a, int imm)
```

INSTRUCTION SET REFERENCE, N-Z

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $\neq 1111 \mathrm{~B}$.

PHADDW/PHADDD - Packed Horizontal Add

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3801 /{ }^{1}$ | RM | V/V | SSSE3 | Add 16-bit integers horizontally, pack to mm1. |
| PHADDW mm1, mm2/m64 |  |  |  |  |
| 66 OF 3801 /г <br> PHADDW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Add 16-bit integers horizontally, pack to xmm1. |
| OF $3802 /$ r | RM | V/V | SSSE3 | Add 32-bit integers horizontally, pack to mm1. |
| PHADDD mm1, mm2/m64 |  |  |  |  |
| 66 OF $3802 /$ r | RM | V/V | SSSE3 | Add 32-bit integers horizontally, pack to |
| PHADDD $x m m 1, x m m 2 / m 128$ xmm1. |  |  |  |  |
| VEX.NDS.128.66.0F38.WIG $01 /$ / | RVM | V/V | AVX | Add 16-bit integers horizontally, pack to |
| VPHADDW xmm1, xmm2, xmm3/m128 xmm |  |  |  |  |
| VEX.NDS.128.66.0F38.WIG $02 / \mathrm{r}$ | RVM | V/V | AVX | Add 32-bit integers horizontally, pack to |
| VPHADDD $x m m 1, x m m 2, x m m 3 / m 128$ xmm1. |  |  |  |  |
| VEX.NDS.256.66.0F38.WIG $01 / r$ | RVM | V/V | AVX2 | Add 16-bit signed integers horizontally, pack |
| VPHADDW ymm1, ymm2, ymm3/m256 to ymm |  |  |  |  |
| VEX.NDS.256.66.0F38.WIG $02 /$ / | RVM | V/V | AVX2 | Add 32-bit signed integers horizontally, pack |
| VPHADDD ymm1, ymm2, ymm3/m256 |  |  |  | to $y m m 1$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

(V)PHADDW adds two adjacent 16-bit signed integers horizontally from the source and destination operands and packs the 16 -bit signed results to the destination operand (first operand). (V)PHADDD adds two adjacent 32-bit signed integers horizontally from the source and destination operands and packs the 32-bit signed results to the destination operand (first operand). When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

Note that these instructions can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values operated on.
Legacy SSE instructions: Both operands can be MMX registers. The second source operand can be an MMX register or a 64-bit memory location.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
In 64-bit mode, use the REX prefix to access additional registers.

VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: Horizontal addition of two adjacent data elements of the low 16-bytes of the first and second source operands are packed into the low 16-bytes of the destination operand. Horizontal addition of two adjacent data elements of the high 16-bytes of the first and second source operands are packed into the high 16bytes of the destination operand. The first source and destination operands are YMM registers. The second source operand can be an YMM register or a 256-bit memory location.
Note: VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-6. 256-bit VPHADDD Instruction Operation

## Operation

PHADDW (with 64-bit operands)
$\mathrm{mm} 1[15-0]=\mathrm{mm} 1[31-16]+\mathrm{mm} 1[15-0]$;
$m m 1[31-16]=m m 1[63-48]+m m 1[47-32] ;$
$\mathrm{mm} 1[47-32]=\mathrm{mm} 2 / \mathrm{m} 64[31-16]+\mathrm{mm} 2 / \mathrm{m} 64[15-0] ;$
$m m 1[63-48]=m m 2 / m 64[63-48]+m m 2 / m 64[47-32] ;$
PHADDW (with 128-bit operands)
$x m m 1[15-0]=x m m 1[31-16]+x m m 1[15-0] ;$
$x m m 1[31-16]=x m m 1[63-48]+x m m 1[47-32] ;$
$x m m 1[47-32]=x m m 1[95-80]+x m m 1[79-64] ;$
$x m m 1[63-48]=x m m 1[127-112]+x m m 1[111-96] ;$
$x m m 1[79-64]=x m m 2 / m 128[31-16]+x m m 2 / m 128[15-0] ;$
$x m m 1[95-80]=x m m 2 / \mathrm{m} 128[63-48]+x m m 2 / \mathrm{m} 128[47-32] ;$
xmm1[111-96] = xmm2/m128[95-80] + xmm2/m128[79-64];
$x m m 1[127-112]=x m m 2 / m 128[127-112]+x m m 2 / m 128[111-96] ;$

```
VPHADDW (VEX.128 encoded version)
DEST[15:0] < SRC1[31:16] + SRC1[15:0]
DEST[31:16] < SRC1[63:48] + SRC1[47:32]
DEST[47:32] < SRC1[95:80] + SRC1[79:64]
DEST[63:48] & SRC1[127:112] + SRC1[111:96]
DEST[79:64] < SRC2[31:16] + SRC2[15:0]
DEST[95:80] < SRC2[63:48] + SRC2[47:32]
DEST[111:96] < SRC2[95:80] + SRC2[79:64]
DEST[127:112] \leftarrow SRC2[127:112] + SRC2[111:96]
DEST[VLMAX-1:128] \leftarrow0
```

```
VPHADDW (VEX. }256\mathrm{ encoded version)
DEST[15:0] < SRC1[31:16] + SRC1[15:0]
DEST[31:16] < SRC1[63:48] + SRC1[47:32]
DEST[47:32] < SRC1[95:80] + SRC1[79:64]
DEST[63:48] < SRC1[127:112] + SRC1[111:96]
DEST[79:64] \leftarrow SRC2[31:16] + SRC2[15:0]
DEST[95:80] \leftarrow SRC2[63:48] + SRC2[47:32]
DEST[111:96] < SRC2[95:80] + SRC2[79:64]
DEST[127:112] < SRC2[127:112] + SRC2[111:96]
DEST[143:128] < SRC1[159:144] + SRC1[143:128]
DEST[159:144] < SRC1[191:176] + SRC1[175:160]
DEST[175:160] < SRC1[223:208] + SRC1[207:192]
DEST[191:176] < SRC1[255:240] + SRC1[239:224]
DEST[207:192] < SRC2[127:112] + SRC2[143:128]
DEST[223:208] < SRC2[159:144] + SRC2[175:160]
DEST[239:224] < SRC2[191:176] + SRC2[207:192]
DEST[255:240] < SRC2[223:208] + SRC2[239:224]
```


## PHADDD (with 64-bit operands)

$\mathrm{mm} 1[31-0]=\mathrm{mm} 1[63-32]+\mathrm{mm} 1[31-0]$;
$\mathrm{mm} 1[63-32]=\mathrm{mm} 2 / \mathrm{m} 64[63-32]+\mathrm{mm} 2 / \mathrm{m} 64[31-0] ;$

PHADDD (with 128-bit operands)
xmm1[31-0] $=x m m 1[63-32]+x m m 1[31-0] ;$
$x m m 1[63-32]=x m m 1[127-96]+x m m 1[95-64] ;$
$x m m 1[95-64]=x m m 2 / m 128[63-32]+x m m 2 / m 128[31-0] ;$
xmm1[127-96] = xmm2/m128[127-96] + xmm2/m128[95-64];
VPHADDD (VEX. 128 encoded version)
DEST[31-0] $\leftarrow$ SRC1[63-32] + SRC1[31-0]
DEST[63-32] $\leftarrow$ SRC1[127-96] + SRC1[95-64]
DEST[95-64] $\leftarrow$ SRC2[63-32] + SRC2[31-0]
DEST[127-96] $\leftarrow$ SRC2[127-96] + SRC2[95-64]
DEST[VLMAX-1:128] $\leftarrow 0$
VPHADDD (VEX. 256 encoded version)
DEST[31-0] $\leqslant$ SRC1[63-32] + SRC1[31-0]
DEST[63-32] \& SRC1[127-96] + SRC1[95-64]
DEST[95-64] \& SRC2[63-32] + SRC2[31-0]
DEST[127-96] $\leftarrow$ SRC2[127-96] + SRC2[95-64]
DEST[159-128] < SRC1[191-160] + SRC1[159-128]
DEST[191-160] < SRC1[255-224] + SRC1[223-192]
DEST[223-192] $\leftarrow$ SRC2[191-160] + SRC2[159-128]
DEST[255-224] $\leftarrow$ SRC2[255-224] + SRC2[223-192]
Intel C/C++ Compiler Intrinsic Equivalents

| PHADDW: | __m64 _mm_hadd_pi16 (__m64 a, __m64 b) |
| :---: | :---: |
| PHADDD: | __m64 _mm_hadd_pi32 (__m64 a, __m64 b) |
| (V)PHADDW: | __m128i _mm_hadd_epi16 (__m128i a, _m128i b) |
| (V)PHADDD: | __m128i _mm_hadd_epi32 (_m128i a, __m128i b) |
| VPHADDW: | __m256i _mm256_hadd_epi16 (_m256i a, __m256i b) |
| VPHADDD: | _m256i _mm256_hadd_epi32 (_m256i a, __m256i b) |

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally \#UD If VEX.L = 1 .

PHADDSW - Packed Horizontal Add and Saturate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \text { bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3803 / r^{1}$ <br> PHADDSW mm1, mm2/m64 | RM | V/V | SSSE3 | Add 16-bit signed integers horizontally, pack saturated integers to mm 1 . |
| 66 OF 3803 /r <br> PHADDSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Add 16-bit signed integers horizontally, pack saturated integers to $\mathrm{xmm1}$. |
| VEX.NDS.128.66.0F38.WIG 03 /г VPHADDSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Add 16-bit signed integers horizontally, pack saturated integers to $x \mathrm{~mm} 1$. |
| VEX.NDS.256.66.0F38.WIG 03 /r VPHADDSW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Add 16-bit signed integers horizontally, pack saturated integers to ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $5, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

(V)PHADDSW adds two adjacent signed 16-bit integers horizontally from the source and destination operands and saturates the signed results; packs the signed, saturated 16-bit results to the destination operand (first operand) When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
Legacy SSE version: Both operands can be MMX registers. The second source operand can be an MMX register or a 64-bit memory location.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
In 64-bit mode, use the REX prefix to access additional registers.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The first source and destination operands are YMM registers. The second source operand can be an YMM register or a 256-bit memory location.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PHADDSW (with 64-bit operands)
    mm1[15-0] = SaturateToSignedWord((mm1[31-16] + mm1[15-0]);
    mm1[31-16] = SaturateToSignedWord(mm1[63-48] + mm1[47-32]);
    mm1[47-32] = SaturateToSignedWord(mm2/m64[31-16] + mm2/m64[15-0]);
    mm1[63-48] = SaturateToSignedWord(mm2/m64[63-48] + mm2/m64[47-32]);
```

```
PHADDSW (with 128-bit operands)
    xmm1[15-0]= SaturateToSignedWord(xmm1[31-16] + xmm1[15-0]);
    xmm1[31-16] = SaturateToSignedWord(xmm1[63-48] + xmm1[47-32]);
    xmm1[47-32] = SaturateToSignedWord(xmm1[95-80] + xmm1[79-64]);
    xmm1[63-48] = SaturateToSignedWord(xmm1[127-112] + xmm1[111-96]);
    xmm1[79-64] = SaturateToSignedWord(xmm2/m128[31-16] + xmm2/m128[15-0]);
    xmm1[95-80] = SaturateToSignedWord(xmm2/m128[63-48] + xmm2/m128[47-32]);
    xmm1[111-96] = SaturateToSignedWord(xmm2/m128[95-80] + xmm2/m128[79-64]);
    xmm1[127-112] = SaturateToSignedWord(xmm2/m128[127-112] + xmm2/m128[111-96]);
```


## VPHADDSW (VEX. 128 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[31:16] + SRC1[15:0])
DEST[31:16] = SaturateToSignedWord(SRC1[63:48] + SRC1[47:32])
DEST[47:32] = SaturateToSignedWord(SRC1[95:80] + SRC1[79:64])
DEST[63:48] = SaturateToSignedWord(SRC1[127:112] + SRC1[111:96])
DEST[79:64] = SaturateToSignedWord(SRC2[31:16] + SRC2[15:0])
DEST[95:80] = SaturateToSignedWord(SRC2[63:48] + SRC2[47:32])
DEST[111:96] = SaturateToSignedWord(SRC2[95:80] + SRC2[79:64])
DEST[127:112] = SaturateToSignedWord(SRC2[127:112] + SRC2[111:96])
DEST[VLMAX-1:128] $\leftarrow 0$
VPHADDSW (VEX. 256 encoded version)
DEST[15:0]= SaturateToSignedWord(SRC1[31:16] + SRC1[15:0])
DEST[31:16] = SaturateToSignedWord(SRC1[63:48] + SRC1[47:32])
DEST[47:32] = SaturateToSignedWord(SRC1[95:80] + SRC1[79:64])
DEST[63:48] = SaturateToSignedWord(SRC1[127:112] + SRC1[111:96])
DEST[79:64] = SaturateToSignedWord(SRC2[31:16] + SRC2[15:0])
DEST[95:80] = SaturateToSignedWord(SRC2[63:48] + SRC2[47:32])
DEST[111:96] = SaturateToSignedWord(SRC2[95:80] + SRC2[79:64])
DEST[127:112] = SaturateToSignedWord(SRC2[127:112] + SRC2[111:96])
DEST[143:128]= SaturateToSignedWord(SRC1[159:144] + SRC1[143:128])
DEST[159:144] = SaturateToSignedWord(SRC1[191:176] + SRC1[175:160])
DEST[175:160] = SaturateToSignedWord( SRC1[223:208] + SRC1[207:192])
DEST[191:176] = SaturateToSignedWord(SRC1[255:240] + SRC1[239:224])
DEST[207:192] = SaturateToSignedWord(SRC2[127:112] + SRC2[143:128])
DEST[223:208] = SaturateToSignedWord(SRC2[159:144] + SRC2[175:160])
DEST[239:224] = SaturateToSignedWord(SRC2[191-160] + SRC2[159-128])
DEST[255:240] = SaturateToSignedWord(SRC2[255:240] + SRC2[239:224])
Intel C/C++ Compiler Intrinsic Equivalent
PHADDSW: __m64 _mm_hadds_pi16 (__m64 a, __m64 b)
(V)PHADDSW: __m128i _mm_hadds_epi16 (__m128i a, __m128i b)

VPHADDSW: __m256i _mm256_hadds_epi16 (__m256ia, __m256i b)

## SIMD Floating-Point Exceptions

None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PHMINPOSUW - Packed Horizontal Word Minimum

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3841 /г PHMINPOSUW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Find the minimum unsigned word in $x m m 2 / m 128$ and place its value in the low word of $x m m 1$ and its index in the secondlowest word of $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 41 / VPHMINPOSUW xmm1, xmm2/m128 | RM | V/V | AVX | Find the minimum unsigned word in $x m m 2 / m 128$ and place its value in the low word of $x \mathrm{~mm} 1$ and its index in the secondlowest word of $x m m 1$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Determine the minimum unsigned word value in the source operand (second operand) and place the unsigned word in the low word (bits $0-15$ ) of the destination operand (first operand). The word index of the minimum value is stored in bits 16-18 of the destination operand. The remaining upper bits of the destination are set to zero.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be $1111 b$, VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
PHMINPOSUW (128-bit Legacy SSE version)
INDEX < 0;
MIN < SRC[15:0]
IF (SRC[31:16] < MIN)
    THEN INDEX < 1; MIN < SRC[31:16]; Fl;
IF (SRC[47:32] < MIN)
    THEN INDEX < 2; MIN < SRC[47:32]; Fl;
* Repeat operation for words 3 through 6
IF (SRC[127:112] < MIN)
    THEN INDEX < 7; MIN < SRC[127:112]; Fl;
DEST[15:0] < MIN;
DEST[18:16] < INDEX;
DEST[127:19] \leftarrow0000000000000000000000000000H;
```

VPHMINPOSUW (VEX. 128 encoded version)
INDEX $\leftarrow 0$
MIN $\leftarrow$ SRC[15:0]
IF (SRC[31:16] < MIN) THEN INDEX $\leftarrow 1$; MIN $\leftarrow$ SRC[31:16]
IF (SRC[47:32] < MIN) THEN INDEX $\leftarrow 2$; MIN $\leftarrow$ SRC[47:32]

* Repeat operation for words 3 through 6

IF (SRC[127:112] < MIN) THEN INDEX $\leftarrow 7$; MIN $\leftarrow$ SRC[127:112]
DEST[15:0] < MIN
DEST[18:16] $\leftarrow \operatorname{INDEX}$
DEST[127:19] $\leftarrow 0000000000000000000000000000 \mathrm{H}$
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
PHMINPOSUW: __m128i _mm_minpos_epu16(__m128i packed_words);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $\neq 1111 \mathrm{~B}$.

PHSUBW/PHSUBD - Packed Horizontal Subtract

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3805 / r^{1}$ <br> PHSUBW mm1, mm2/m64 | RM | V/V | SSSE3 | Subtract 16-bit signed integers horizontally, pack to mm 1 . |
| 66 OF 3805 /r <br> PHSUBW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Subtract 16-bit signed integers horizontally, pack to $x \mathrm{~mm} 1$. |
| OF 3806 /r PHSUBD mm1, mm2/m64 | RM | V/V | SSSE3 | Subtract 32-bit signed integers horizontally, pack to mm1. |
| 66 OF 3806 /r <br> PHSUBD xmm1, xmm2/m128 | RM | V/V | SSSE3 | Subtract 32-bit signed integers horizontally, pack to xmm1. |
| VEX.NDS.128.66.0F38.WIG $05 /$ / VPHSUBW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract 16-bit signed integers horizontally, pack to xmm1. |
| VEX.NDS.128.66.0F38.WIG $06 / r$ VPHSUBD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract 32-bit signed integers horizontally, pack to xmm1. |
| VEX.NDS.256.66.0F38.WIG $05 /$ / VPHSUBW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract 16-bit signed integers horizontally, pack to ymm1. |
| VEX.NDS.256.66.0F38.WIG $06 / г$ VPHSUBD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract 32-bit signed integers horizontally, pack to ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

(V)PHSUBW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands, and packs the signed 16-bit results to the destination operand (first operand). (V)PHSUBD performs horizontal subtraction on each adjacent pair of 32 -bit signed integers by subtracting the most significant doubleword from the least significant doubleword of each pair, and packs the signed 32-bit result to the destination operand. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
Legacy SSE version: Both operands can be MMX registers. The second source operand can be an MMX register or a 64-bit memory location.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

In 64-bit mode, use the REX prefix to access additional registers.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The first source and destination operands are YMM registers. The second source operand can be an YMM register or a 256-bit memory location.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PHSUBW (with 64-bit operands)

$\mathrm{mm} 1[15-0]=\mathrm{mm} 1[15-0]-\mathrm{mm} 1[31-16] ;$
$\mathrm{mm} 1[31-16]=\mathrm{mm} 1[47-32]-\mathrm{mm} 1[63-48] ;$
$\mathrm{mm1}[47-32]=\mathrm{mm} 2 / \mathrm{m} 64[15-0]-\mathrm{mm} 2 / \mathrm{m} 64[31-16] ;$
$\mathrm{mm1}[63-48]=\mathrm{mm} 2 / \mathrm{m} 64[47-32]-\mathrm{mm} 2 / \mathrm{m} 64[63-48] ;$

## PHSUBW (with 128-bit operands)

xmm1[15-0] = xmm1[15-0]-xmm1[31-16];
xmm1[31-16] = xmm1[47-32] - xmm1[63-48];
xmm1[47-32] $=x m m 1[79-64]-x m m 1[95-80] ;$
$x m m 1[63-48]=x m m 1[111-96]-x m m 1[127-112] ;$
xmm1[79-64] $=x m m 2 / m 128[15-0]-x m m 2 / m 128[31-16] ;$
xmm1[95-80] = xmm2/m128[47-32] - xmm2/m128[63-48];
xmm1[111-96] = xmm2/m128[79-64]-xmm2/m128[95-80];
xmm1[127-112] = xmm2/m128[111-96] - xmm2/m128[127-112];

VPHSUBW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow$ SRC1[15:0] - SRC1[31:16]
DEST[31:16] $\leftarrow$ SRC1[47:32] - SRC1[63:48]
DEST[47:32] $\leftarrow$ SRC1[79:64] - SRC1[95:80]
DEST[63:48] $\leftarrow$ SRC1[111:96] - SRC1[127:112]
DEST[79:64] < SRC2[15:0] - SRC2[31:16]
DEST[95:80] $\leftarrow$ SRC2[47:32] - SRC2[63:48]
DEST[111:96] \& SRC2[79:64] - SRC2[95:80]
DEST[127:112] < SRC2[111:96] - SRC2[127:112]
DEST[VLMAX-1:128] $\leftarrow 0$
VPHSUBW (VEX. 256 encoded version)
DEST[15:0] ↔ SRC1[15:0] - SRC1[31:16]
DEST[31:16] $\leftarrow$ SRC1[47:32] - SRC1[63:48]
DEST[47:32] < SRC1[79:64] - SRC1[95:80]
DEST[63:48] $\leftarrow$ SRC1[111:96] - SRC1[127:112]
DEST[79:64] $\leftarrow$ SRC2[15:0] - SRC2[31:16]
DEST[95:80] \& SRC2[47:32] - SRC2[63:48]
DEST[111:96] < SRC2[79:64] - SRC2[95:80]
DEST[127:112] \& SRC2[111:96] - SRC2[127:112]
DEST[143:128] $\leftarrow$ SRC1[143:128] - SRC1[159:144]
DEST[159:144] $\leftarrow$ SRC1[175:160] - SRC1[191:176]
DEST[175:160] $\leftarrow$ SRC1[207:192] - SRC1[223:208]
DEST[191:176] $\leftarrow$ SRC1[239:224] - SRC1[255:240]
DEST[207:192] $\leqslant$ SRC2[143:128] - SRC2[159:144]
DEST[223:208] < SRC2[175:160] - SRC2[191:176]
DEST[239:224] $\leftarrow$ SRC2[207:192] - SRC2[223:208]
DEST[255:240] < SRC2[239:224] - SRC2[255:240]

## PHSUBD (with 64-bit operands)

mm1[31-0] = mm1[31-0] - mm1[63-32];
$\mathrm{mm} 1[63-32]=\mathrm{mm} 2 / \mathrm{m} 64[31-0]-\mathrm{mm} 2 / \mathrm{m} 64[63-32]$;

```
PHSUBD (with 128-bit operands)
    xmm1[31-0] = xmm1[31-0] - xmm1[63-32];
    xmm1[63-32] = xmm1[95-64] - xmm1[127-96];
    xmm1[95-64] = xmm2/m128[31-0] - xmm2/m128[63-32];
    xmm1[127-96] = xmm2/m128[95-64] - xmm2/m128[127-96];
VPHSUBD (VEX. }128\mathrm{ encoded version)
DEST[31-0] < SRC1[31-0] - SRC1[63-32]
DEST[63-32] < SRC1[95-64] - SRC1[127-96]
DEST[95-64] < SRC2[31-0] - SRC2[63-32]
DEST[127-96] < SRC2[95-64] - SRC2[127-96]
DEST[VLMAX-1:128] <0
VPHSUBD (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0] - SRC1[63:32]
DEST[63:32] < SRC1[95:64] - SRC1[127:96]
DEST[95:64] < SRC2[31:0] - SRC2[63:32]
DEST[127:96] < SRC2[95:64] - SRC2[127:96]
DEST[159:128] < SRC1[159:128] - SRC1[191:160]
DEST[191:160] \leftarrow SRC1[223:192] - SRC1[255:224]
DEST[223:192] < SRC2[159:128] - SRC2[191:160]
DEST[255:224] & SRC2[223:192] - SRC2[255:224]
Intel C/C++ Compiler Intrinsic Equivalents
PHSUBW: __m64 _mm_hsub_pi16 (__m64 a, __m64 b)
PHSUBD: __m64 _mm_hsub_pi32 (__m64 a, __m64 b)
(V)PHSUBW: __m128i _mm_hsub_epi16 (__m128i a, __m128i b)
(V)PHSUBD: __m128i _mm_hsub_epi32 (__m128i a, __m128i b)
VPHSUBW: __m256i_mm256_hsub_epi16 (__m256i a, __m256i b)
VPHSUBD: __m256i _mm256_hsub_epi32 (__m256i a, __m256i b)
```

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PHSUBSW - Packed Horizontal Subtract and Saturate

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3807 / \Gamma^{1}$ <br> PHSUBSW mm1, mm2/m64 | RM | V/V | SSSE3 | Subtract 16-bit signed integer horizontally, pack saturated integers to mm 1 . |
| 66 OF 3807 /r <br> PHSUBSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Subtract 16-bit signed integer horizontally, pack saturated integers to $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 07 <br> VPHSUBSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract 16-bit signed integer horizontally, pack saturated integers to xmm1. |
| VEX.NDS.256.66.0F38.WIG 07 /r <br> VPHSUBSW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract 16-bit signed integer horizontally, pack saturated integers to ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

(V)PHSUBSW performs horizontal subtraction on each adjacent pair of 16-bit signed integers by subtracting the most significant word from the least significant word of each pair in the source and destination operands. The signed, saturated 16 -bit results are packed to the destination operand (first operand). When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
Legacy SSE version: Both operands can be MMX registers. The second source operand can be an MMX register or a 64-bit memory location.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

In 64-bit mode, use the REX prefix to access additional registers.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The first source and destination operands are YMM registers. The second source operand can be an YMM register or a 256-bit memory location.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PHSUBSW (with 64-bit operands)

mm1[15-0] = SaturateToSignedWord(mm1[15-0] - mm1[31-16]);
mm1[31-16] = SaturateToSignedWord(mm1[47-32] - mm1[63-48]);
mm1[47-32] = SaturateToSignedWord(mm2/m64[15-0] - mm2/m64[31-16]);
mm1[63-48] = SaturateToSignedWord(mm2/m64[47-32] - mm2/m64[63-48]);

```
PHSUBSW (with 128-bit operands)
    xmm1[15-0] = SaturateToSignedWord(xmm1[15-0] - xmm1[31-16]);
    xmm1[31-16] = SaturateToSignedWord(xmm1[47-32] - xmm1[63-48]);
    xmm1[47-32] = SaturateToSignedWord(xmm1[79-64] - xmm1[95-80]);
    xmm1[63-48] = SaturateToSignedWord(xmm1[111-96] - xmm1[127-112]);
    xmm1[79-64] = SaturateToSignedWord(xmm2/m128[15-0] - xmm2/m128[31-16]);
    xmm1[95-80] =SaturateToSignedWord(xmm2/m128[47-32] - xmm2/m128[63-48]);
    xmm1[111-96] =SaturateToSignedWord(xmm2/m128[79-64] - xmm2/m128[95-80]);
    xmm1[127-112]= SaturateToSignedWord(xmm2/m128[111-96] - xmm2/m128[127-112]);
```


## VPHSUBSW (VEX. 128 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[15:0] - SRC1[31:16])
DEST[31:16] = SaturateToSignedWord(SRC1[47:32] - SRC1[63:48])
DEST[47:32] = SaturateToSignedWord(SRC1[79:64] - SRC1[95:80])
DEST[63:48] = SaturateToSignedWord(SRC1[111:96] - SRC1[127:112])
DEST[79:64] = SaturateToSignedWord(SRC2[15:0] - SRC2[31:16])
DEST[95:80] = SaturateToSignedWord(SRC2[47:32] - SRC2[63:48])
DEST[111:96] = SaturateToSignedWord(SRC2[79:64] - SRC2[95:80])
DEST[127:112] = SaturateToSignedWord(SRC2[111:96] - SRC2[127:112])
DEST[VLMAX-1:128] $\leftarrow 0$

## VPHSUBSW (VEX. 256 encoded version)

DEST[15:0]= SaturateToSignedWord(SRC1[15:0] - SRC1[31:16])
DEST[31:16] = SaturateToSignedWord(SRC1[47:32] - SRC1[63:48])
DEST[47:32] = SaturateToSignedWord(SRC1[79:64] - SRC1[95:80])
DEST[63:48] = SaturateToSignedWord(SRC1[111:96] - SRC1[127:112])
DEST[79:64] = SaturateToSignedWord(SRC2[15:0] - SRC2[31:16])
DEST[95:80] = SaturateToSignedWord(SRC2[47:32] - SRC2[63:48])
DEST[111:96] = SaturateToSignedWord(SRC2[79:64] - SRC2[95:80])
DEST[127:112] = SaturateToSignedWord(SRC2[111:96] - SRC2[127:112])
DEST[143:128]= SaturateToSignedWord(SRC1[143:128] - SRC1[159:144])
DEST[159:144] = SaturateToSignedWord(SRC1[175:160] - SRC1[191:176])
DEST[175:160] = SaturateToSignedWord(SRC1[207:192] - SRC1[223:208])
DEST[191:176] = SaturateToSignedWord(SRC1[239:224] - SRC1[255:240])
DEST[207:192] = SaturateToSignedWord(SRC2[143:128] - SRC2[159:144])
DEST[223:208] = SaturateToSignedWord(SRC2[175:160] - SRC2[191:176])
DEST[239:224] = SaturateToSignedWord(SRC2[207:192] - SRC2[223:208])
DEST[255:240] = SaturateToSignedWord(SRC2[239:224] - SRC2[255:240])
Intel C/C++ Compiler Intrinsic Equivalent

| PHSUBSW: | _m64 _mm_hsubs_pi16 (__m64 a, __m64 b) |
| :---: | :---: |
| (V)PHSUBSW: | _m128i _mm_hsubs_epi16 (__m128i a, __m128i b) |
| VPHSUBSW: | __m256i _mm256_hsubs_epi16 (_m256i a, __m256i |

SIMD Floating-Point Exceptions
None.

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PINSRB/PINSRD/PINSRQ - Insert Byte/Dword/Qword

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3 A $20 /\ulcorner$ ib PINSRB xmm1, r32/m8, imm8 | RMI | V/V | SSE4_1 | Insert a byte integer value from $\mathrm{r} 32 / \mathrm{m} 8$ into $x m m 1$ at the destination element in $x m m 1$ specified by imm8. |
| 66 OF 3 A $22 / \stackrel{\text { ib }}{ }$ PINSRD xmm1, r/m32, imm8 | RMI | V/V | SSE4_1 | Insert a dword integer value from r/m32 into the $x m m 1$ at the destination element specified by imm8. |
| 66 REX.W OF 3 A $22 /$ / ib PINSRQ xmm1, r/m64, imm8 | RMI | V/N. E. | SSE4_1 | Insert a qword integer value from $\mathrm{r} / \mathrm{m} 64$ into the $x m m 1$ at the destination element specified by imm8. |
| VEX.NDS.128.66.0F3A.WO 20 /г ib VPINSRB xmm1, xmm2, r32/m8, imm8 | RVMI | $V^{1} / \mathrm{V}$ | AVX | Merge a byte integer value from r32/m8 and rest from $x m m 2$ into $x m m 1$ at the byte offset in imm8. |
| VEX.NDS.128.66.0F3A.WO 22 /г ib VPINSRD xmm1, xmm2, r/m32, imm8 | RVMI | V/V | AVX | Insert a dword integer value from r32/m32 and rest from xmm2 into xmm1 at the dword offset in imm8. |
| VEX.NDS.128.66.0F3A.W1 22 /r ib VPINSRQ xmm1, xmm2, r/m64, imm8 | RVMI | V/I | AVX | Insert a qword integer value from r64/m64 and rest from $x \mathrm{~mm} 2$ into $x m m 1$ at the qword offset in imm8. |

NOTES:

1. In 64-bit mode, VEX.W1 is ignored for VPINSRB (similar to legacy REX.W=1 prefix with PINSRB).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Copies a byte/dword/qword from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other elements in the destination register are left untouched.) The source operand can be a general-purpose register or a memory location. (When the source operand is a general-purpose register, PINSRB copies the low byte of the register.) The destination operand is an XMM register. The count operand is an 8 -bit immediate. When specifying a qword[dword, byte] location in an an XMM register, the [2, 4] least-significant bit(s) of the count operand specify the location.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15). Use of REX.W permits the use of 64 bit general purpose registers.

128 -bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD. Attempt to execute VPINSRQ in non-64-bit mode will cause \#UD.

```
Operation
CASE OF
    PINSRB: SEL < COUNT[3:0];
            MASK < (0FFH << (SEL * 8));
            TEMP \leftarrow(((SRC[7:0] << (SEL *8)) AND MASK);
    PINSRD: SEL <COUNT[1:0];
            MASK < (OFFFFFFFFH << (SEL * 32));
            TEMP < (((SRC << (SEL *32)) AND MASK);
    PINSRQ: SEL < COUNT[0]
            MASK < (OFFffFFffffffffffH << (SEL * 64));
            TEMP < (((SRC << (SEL *32)) AND MASK) ;
ESAC;
            DEST < ((DEST AND NOT MASK) OR TEMP);
VPINSRB (VEX. }128\mathrm{ encoded version)
SEL < imm8[3:0]
DEST[127:0] \leftarrow write_b_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow0
VPINSRD (VEX. }128\mathrm{ encoded version)
SEL < imm8[1:0]
DEST[127:0] & write_d_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow0
VPINSRQ (VEX. }128\mathrm{ encoded version)
SEL & imm8[0]
DEST[127:0] & write_q_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
PINSRB: __m128i _mm_insert_epi8 (__m128i s1, int s2, const int ndx);
PINSRD: __m128i _mm_insert_epi32 (__m128i s2, int s, const int ndx);
PINSRQ: __m128i _mm_insert_epi64(__m128i s2, __int64 s, const int ndx);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VPINSRQ in non-64-bit mode with VEX. \(\mathrm{W}=1\).
```

PINSRW-Insert Word

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C4 /rib ${ }^{1}$ | RMI | V/V | SSE | Insert the low word from r32 or from m16 |
| PINSRW mm, r32/m16, imm8 |  |  |  | into mm at the word position specified by imm8. |
| 66 OF C4/rib | RMI | V/V | SSE2 | Move the low word of r32 or from m16 into |
| PINSRW xmm, r32/m16, imm8 |  |  |  | $x m m$ at the word position specified by imm8. |
| VEX.NDS.128.66.0F.WO C4/r ib | RVMI | $V^{2} / \mathrm{V}$ | AVX | Insert a word integer value from r32/m16 |
| VPINSRW xmm1, xmm2, r32/m16, imm8 |  |  |  | and rest from $x m m 2$ into $x m m 1$ at the word offset in imm8. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
2. In 64-bit mode, VEX.W1 is ignored for VPINSRW (similar to legacy REX.W=1 prefix in PINSRW).

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Copies a word from the source operand (second operand) and inserts it in the destination operand (first operand) at the location specified with the count operand (third operand). (The other words in the destination register are left untouched.) The source operand can be a general-purpose register or a 16 -bit memory location. (When the source operand is a general-purpose register, the low word of the register is copied.) The destination operand can be an MMX technology register or an XMM register. The count operand is an 8 -bit immediate. When specifying a word location in an MMX technology register, the 2 least-significant bits of the count operand specify the location; for an XMM register, the 3 least-significant bits specify the location.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15, R8-15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
PINSRW (with 64-bit source operand)
    SEL \leftarrowCOUNT AND 3H;
        CASE (Determine word position) OF
            SEL \leftarrow0: MASK \leftarrow000000000000FFFFFH;
            SEL \leftarrow 1: MASK }\leftarrow00000000FFFFO000H
            SEL \leftarrow2: MASK }\leftarrow0000FFFFO0000000H
            SEL \leftarrow 3: MASK \leftarrowFFFFO000000000000H;
    DEST \leftarrow (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK);
```

```
PINSRW (with 128-bit source operand)
    SEL \leftarrowCOUNT AND 7H;
    CASE (Determine word position) OF
            SEL\leftarrow0: MASK \leftarrow0000000000000000000000000000FFFFFH;
            SEL \leftarrow 1: MASK \leftarrow000000000000000000000000FFFFO000H;
            SEL \leftarrow2: MASK \leftarrow00000000000000000000FFFFO0000000H;
            SEL \leftarrow3: MASK }\leftarrow0000000000000000FFFF000000000000H
            SEL \leftarrow4: MASK \leftarrow000000000000FFFF0000000000000000H;
            SEL \leftarrow5: MASK \leftarrow00000000FFFF00000000000000000000H;
            SEL \leftarrow6: MASK \leftarrow0000FFFF000000000000000000000000H;
            SEL \leftarrow7: MASK \leftarrowFFFF0000000000000000000000000000H;
    DEST \leftarrow (DEST AND NOT MASK) OR (((SRC << (SEL * 16)) AND MASK);
VPINSRW (VEX. }128\mathrm{ encoded version)
SEL \leftarrow imm8[2:0]
DEST[127:0] & write_w_element(SEL, SRC2, SRC1)
DEST[VLMAX-1:128] \leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
PINSRW: __m64 _mm_insert_pi16 (__m64 a, int d, int n)
PINSRW: __m128i _mm_insert_epi16 ( __m128i a, int b, int imm)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VPINSRW in non-64-bit mode with VEX.W=1.
```


## PMADDUBSW - Multiply and Add Packed Signed and Unsigned Bytes

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3804 / r^{1}$ <br> PMADDUBSW mm1, mm2/m64 | RM | V/V | SSSE3 | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to mm 1 . |
| 66 OF 3804 /r <br> PMADDUBSW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 04 /г <br> VPMADDUBSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to $x m m 1$. |
| VEX.NDS.256.66.0F38.WIG 04 /г VPMADDUBSW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Multiply signed and unsigned bytes, add horizontal pair of signed words, pack saturated signed-words to ymm1. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

(V)PMADDUBSW multiplies vertically each unsigned byte of the destination operand (first operand) with the corresponding signed byte of the source operand (second operand), producing intermediate signed 16-bit integers. Each adjacent pair of signed words is added and the saturated result is packed to the destination operand. For example, the lowest-order bytes (bits 7-0) in the source and destination operands are multiplied and the intermediate signed word result is added with the corresponding intermediate result from the 2 nd lowest-order bytes (bits 15-8) of the operands; the sign-saturated result is stored in the lowest word of the destination register (15-0). The same operation is performed on the other pairs of adjacent bytes. Both operands can be MMX register or XMM registers. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.
In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The first source and destination operands are YMM registers. The second source operand can be an YMM register or a 256-bit memory location.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PMADDUBSW (with 64 bit operands)
    DEST[15-0] = SaturateToSignedWord(SRC[15-8]*DEST[15-8]+SRC[7-0]*DEST[7-0]);
    DEST[31-16] = SaturateToSignedWord(SRC[31-24]*DEST[31-24]+SRC[23-16]*DEST[23-16]);
    DEST[47-32] = SaturateToSignedWord(SRC[47-40]*DEST[47-40]+SRC[39-32]*DEST[39-32]);
    DEST[63-48] = SaturateToSignedWord(SRC[63-56]*DEST[63-56]+SRC[55-48]*DEST[55-48]);
```


## PMADDUBSW (with 128 bit operands)

DEST[15-0] = SaturateToSignedWord(SRC[15-8]* DEST[15-8]+SRC[7-0]*DEST[7-0]);
// Repeat operation for 2nd through 7th word
SRC1/DEST[127-112] = SaturateToSignedWord(SRC[127-120]*DEST[127-120]+ SRC[119-112]* DEST[119-112]);

## VPMADDUBSW (VEX. 128 encoded version)

DEST[15:0] ↔ SaturateToSignedWord(SRC2[15:8]* SRC1[15:8]+SRC2[7:0]*SRC1[7:0])
// Repeat operation for 2nd through 7th word
DEST[127:112] \& SaturateToSignedWord(SRC2[127:120]*SRC1[127:120]+ SRC2[119:112]* SRC1[119:112])
DEST[VLMAX-1:128] $\leftarrow 0$

## VPMADDUBSW (VEX. 256 encoded version)

DEST[15:0] ↔ SaturateToSignedWord(SRC2[15:8]* SRC1[15:8]+SRC2[7:0]*SRC1[7:0])
// Repeat operation for 2nd through 15th word
DEST[255:240] \& SaturateToSignedWord(SRC2[255:248]*SRC1[255:248]+ SRC2[247:240]* SRC1[247:240])
Intel C/C++ Compiler Intrinsic Equivalents
PMADDUBSW: __m64 _mm_maddubs_pi16 (__m64 a, __m64 b)
(V)PMADDUBSW: __m128i _mm_maddubs_epi16 (__m128i a,__m128i b)

VPMADDUBSW: __m256i _mm256_maddubs_epi16 (__m256i a, __m256i b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMADDWD-Multiply and Add Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit <br> Mode <br> Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F5 $/ \Gamma^{1}$ PMADDWD mm, mm/m64 | RM | V/V | MMX | Multiply the packed words in mm by the packed words in mm/m64, add adjacent doubleword results, and store in mm. |
| 66 OF F5 / PMADDWD xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply the packed word integers in xmm1 by the packed word integers in xmm2/m128, add adjacent doubleword results, and store in xmm1. |
| VEX.NDS.128.66.0F.WIG F5 /r VPMADDWD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply the packed word integers in xmm2 by the packed word integers in $x m m 3 / m 128$, add adjacent doubleword results, and store in xmm1. |
| VEX.NDS.256.66.0F.WIG F5 /r VPMADDWD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Multiply the packed word integers in ymm2 by the packed word integers in ymm3/m256, add adjacent doubleword results, and store in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Multiplies the individual signed words of the destination operand (first operand) by the corresponding signed words of the source operand (second operand), producing temporary signed, doubleword results. The adjacent doubleword results are then summed and stored in the destination operand. For example, the corresponding low-order words (15-0) and (31-16) in the source and destination operands are multiplied by one another and the doubleword results are added together and stored in the low doubleword of the destination register (31-0). The same operation is performed on the other pairs of adjacent words. (Figure 4-7 shows this operation when using 64-bit operands).
The (V)PMADDWD instruction wraps around only in one situation: when the 2 pairs of words being operated on in a group are all 8000 H . In this case, the result wraps around to 80000000 H .
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The first source and destination operands are MMX registers. The second source operand is an MMX register or a 64-bit memory location.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-7. PMADDWD Execution Model Using 64-bit Operands

## Operation

```
PMADDWD (with 64-bit operands)
    DEST[31:0] \leftarrow(DEST[15:0] * SRC[15:0]) + (DEST[31:16] * SRC[31:16]);
    DEST[63:32] \leftarrow (DEST[47:32] * SRC[47:32]) + (DEST[63:48] * SRC[63:48]);
PMADDWD (with 128-bit operands)
    DEST[31:0] \leftarrow(DEST[15:0] * SRC[15:0]) + (DEST[31:16] * SRC[31:16]);
    DEST[63:32] \leftarrow (DEST[47:32] * SRC[47:32]) + (DEST[63:48] * SRC[63:48]);
    DEST[95:64] \leftarrow (DEST[79:64] * SRC[79:64]) + (DEST[95:80] * SRC[95:80]);
    DEST[127:96] \leftarrow (DEST[111:96] * SRC[111:96]) + (DEST[127:112] * SRC[127:112]);
```

VPMADDWD (VEX. 128 encoded version)


DEST[95:64] < (SRC1[79:64] * SRC2[79:64]) + (SRC1[95:80] * SRC2[95:80])

DEST[VLMAX-1:128] $\leftarrow 0$
VPMADDWD (VEX. 256 encoded version)
DEST[31:0] ↔ (SRC1[15:0] * SRC2[15:0]) + (SRC1[31:16] * SRC2[31:16])
DEST[63:32] $\leftarrow(S R C 1[47: 32]$ * SRC2[47:32]) + (SRC1[63:48] * SRC2[63:48])

DEST[127:96] ↔ (SRC1[111:96] * SRC2[111:96]) + (SRC1[127:112] * SRC2[127:112])
DEST[159:128] $\leftarrow(S R C 1[143: 128] *$ SRC2[143:128]) + (SRC1[159:144] * SRC2[159:144])
DEST[191:160] $\leftarrow(S R C 1[175: 160] *$ SRC2[175:160]) $+(S R C 1[191: 176]$ * SRC2[191:176])
DEST[223:192] \& (SRC1[207:192] * SRC2[207:192]) + (SRC1[223:208] * SRC2[223:208])
DEST[255:224] Һ (SRC1[239:224] * SRC2[239:224]) + (SRC1[255:240] * SRC2[255:240])

Intel C/C++ Compiler Intrinsic Equivalent
PMADDWD: _-m64_mm_madd_pi16(__m64 m1,_m64 m2)
(V)PMADDWD: __m128i_mm_madd_epi16 (__m128i a,_m128i b)

VPMADDWD: __m256i_mm256_madd_epi16 (__m256i a,__m256i b)
Flags Affected
None.

## Numeric Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMAXSB - Maximum of Packed Signed Byte Integers

| Opcode/ | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag |
| :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
IF (DEST[7:0] > SRC[7:0])
    THEN DEST[7:0] < DEST[7:0];
    ELSE DEST[7:0] & SRC[7:0]; Fl;
IF (DEST[15:8] > SRC[15:8])
    THEN DEST[15:8] < DEST[15:8];
    ELSE DEST[15:8] & SRC[15:8]; FI;
IF (DEST[23:16] > SRC[23:16])
    THEN DEST[23:16] < DEST[23:16];
    ELSE DEST[23:16] < SRC[23:16]; Fl;
IF (DEST[31:24] > SRC[31:24])
    THEN DEST[31:24] < DEST[31:24];
    ELSE DEST[31:24] < SRC[31:24]; Fl;
IF (DEST[39:32] > SRC[39:32])
    THEN DEST[39:32] & DEST[39:32];
    ELSE DEST[39:32] & SRC[39:32]; Fl;
IF (DEST[47:40] > SRC[47:40])
    THEN DEST[47:40] & DEST[47:40];
```

ELSE DEST[47:40] < SRC[47:40]; FI; IF (DEST[55:48] > SRC[55:48])

THEN DEST[55:48] < DEST[55:48]; ELSE DEST[55:48] $\leftarrow$ SRC[55:48]; FI; IF (DEST[63:56] > SRC[63:56])

THEN DEST[63:56] < DEST[63:56];
ELSE DEST[63:56] $\leftarrow$ SRC[63:56]; FI;
IF (DEST[71:64] > SRC[71:64])
THEN DEST[71:64] \& DEST[71:64];
ELSE DEST[71:64] < SRC[71:64]; FI;
IF (DEST[79:72] > SRC[79:72])
THEN DEST[79:72] \& DEST[79:72];
ELSE DEST[79:72] $\leqslant ~ S R C[79: 72] ;$ Fl;
IF (DEST[87:80] > SRC[87:80])
THEN DEST[87:80] \& DEST[87:80];
ELSE DEST[87:80] $\leftarrow ~ S R C[87: 80] ;$ FI;
IF (DEST[95:88] > SRC[95:88])
THEN DEST[95:88] ↔ DEST[95:88];
ELSE DEST[95:88] $\leftarrow$ SRC[95:88]; FI;
IF (DEST[103:96] > SRC[103:96])
THEN DEST[103:96] \& DEST[103:96];
ELSE DEST[103:96] < SRC[103:96]; Fl;
IF (DEST[111:104] > SRC[111:104])
THEN DEST[111:104] < DEST[111:104];
ELSE DEST[111:104] < SRC[111:104]; FI;
IF (DEST[119:112] > SRC[119:112])
THEN DEST[119:112] \& DEST[119:112];
ELSE DEST[119:112] < SRC[119:112]; FI;
IF (DEST[127:120] > SRC[127:120])
THEN DEST[127:120] \& DEST[127:120];
ELSE DEST[127:120] $\leftarrow ~ S R C[127: 120] ;$ FI;

VPMAXSB (VEX. 128 encoded version)
IF SRC1[7:0] >SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[7:0] \& SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] >SRC2[127:120] THEN
DEST[127:120] \& SRC1[127:120];
ELSE
DEST[127:120] < SRC2[127:120]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VPMAXSB (VEX. 256 encoded version)
IF SRC1[7:0] >SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[15:0] $\leqslant$ SRC2[7:0]; Fl;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)
IF SRC1[255:248] >SRC2[255:248] THEN
DEST[255:248] < SRC1[255:248];
ELSE
DEST[255:248] ↔ SRC2[255:248]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMAXSB: __m128i _mm_max_epi8 ( __m128i a, __m128i b);

VPMAXSB: __m256i _mm256_max_epi8 ( __m256i a, __m256i b);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMAXSD - Maximum of Packed Signed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3D / PMAXSD xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed signed dword integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 3D/ז VPMAXSD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed dword integers in $x m m 2$ and $x m m 3 / m 128$ and store packed maximum values in xmm1. |
| VEX.NDS.256.66.0F38.WIG 3D/г VPMAXSD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed dword integers in ymm2 and ymm3/m128 and store packed maximum values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[31:0] > SRC[31:0])
    THEN DEST[31:0] < DEST[31:0];
    ELSE DEST[31:0] < SRC[31:0]; FI;
IF (DEST[63:32] > SRC[63:32])
    THEN DEST[63:32] < DEST[63:32];
    ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] > SRC[95:64])
    THEN DEST[95:64] < DEST[95:64];
    ELSE DEST[95:64] < SRC[95:64]; FI;
IF (DEST[127:96] > SRC[127:96])
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; FI;
```

VPMAXSD (VEX. 128 encoded version)
IF SRC1[31:0] > SRC2[31:0] THEN
DEST[31:0] < SRC1[31:0];
ELSE

```
        DEST[31:0] & SRC2[31:0]; FI;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] > SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
    ELSE
        DEST[127:95] < SRC2[127:95]; Fl;
DEST[VLMAX-1:128] }\leftarrow
VPMAXSD (VEX. }256\mathrm{ encoded version)
    IF SRC1[31:0] > SRC2[31:0] THEN
        DEST[31:0] < SRC1[31:0];
    ELSE
        DEST[31:0] < SRC2[31:0]; FI;
    (* Repeat operation for 2nd through 7th dwords in source and destination operands *)
    IF SRC1[255:224] > SRC2[255:224] THEN
        DEST[255:224] < SRC1[255:224];
    ELSE
        DEST[255:224] < SRC2[255:224]; FI;
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSD: __m128i _mm_max_epi32 ( __m128i a,__m128i b);
VPMAXSD: __m256i _mm256_max_epi32 ( __m256i a, __m256i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
```


## PMAXSW—Maximum of Packed Signed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EE $/ \Gamma^{1}$ <br> PMAXSW mm1, mm2/m64 | RM | V/V | SSE | Compare signed word integers in mm2/m64 and $m m 1$ and return maximum values. |
| 66 OF EE /r <br> PMAXSW xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare signed word integers in $x m m 2 / m 128$ and $x m m 1$ and return maximum values. |
| VEX.NDS.128.66.0F.WIG EE/r VPMAXSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed word integers in $x m m 3 / m 128$ and $x m m 2$ and store packed maximum values in $x m m 1$. |
| VEX.NDS.256.66.0F.WIG EE /г VPMAXSW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed word integers in ymm3/m128 and ymm2 and store packed maximum values in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of word integers to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).

Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PMAXSW (64-bit operands)
    IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0]}\leftarrow SRC[15:0]; Fl;
    (* Repeat operation for 2nd and 3rd words in source and destination operands *)
```

```
    IF DEST[63:48] > SRC[63:48]) THEN
    DEST[63:48] \leftarrow DEST[63:48];
    ELSE
    DEST[63:48] \leftarrow SRC[63:48]; FI;
PMAXSW (128-bit operands)
    IF DEST[15:0] > SRC[15:0]) THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF DEST[127:112] > SRC[127:112]) THEN
        DEST[127:112] \leftarrow DEST[127:112];
    ELSE
        DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMAXSW (VEX. }128\mathrm{ encoded version)
    IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] & SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] >SRC2[127:112] THEN
        DEST[127:112] \leftarrow SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; Fl;
DEST[VLMAX-1:128] \leftarrow0
VPMAXSW (VEX. }256\mathrm{ encoded version)
    IF SRC1[15:0] > SRC2[15:0] THEN
        DEST[15:0] < SRC1[15:0];
    ELSE
        DEST[15:0] & SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 15th words in source and destination operands *)
    IF SRC1[255:240] >SRC2[255:240] THEN
        DEST[255:240] \leftarrow SRC1[255:240];
    ELSE
        DEST[255:240] < SRC2[255:240]; Fl;
Intel C/C++ Compiler Intrinsic Equivalent
PMAXSW: __m64 _mm_max_pi16(__m64 a,__m64 b)
(V)PMAXSW: __m128i _mm_max_epi16 (__m128i a,__m128i b)
VPMAXSW: __m256i _mm256_max_epi16 ( __m256i a,__m256i b)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
```

INSTRUCTION SET REFERENCE, N-Z
\#UD
If VEX.L = 1.

PMAXUB—Maximum of Packed Unsigned Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DE $/ \Gamma^{1}$ | RM | V/V | SSE | Compare unsigned byte integers in mm2/m64 and $m m 1$ and returns maximum values. |
| PMAXUB mm1, mm2/m64 |  |  |  |  |
| 66 OF DE /r | RM | V/V | SSE2 | Compare unsigned byte integers in |
| PMAXUB xmm1, xmm2/m128 |  |  |  | $x m m 2 / m 128$ and $x m m 1$ and returns maximum values. |
| VEX.NDS.128.66.0F.WIG DE/r | RVM | V/V | AVX | Compare packed unsigned byte integers in |
| VPMAXUB xmm1, xmm2, xmm3/m128 |  |  |  | $x m m 2$ and $x m m 3 / m 128$ and store packed maximum values in $x m m 1$. |
| VEX.NDS.256.66.0F.WIG DE/r VPMAXUB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed unsigned byte integers in $y m m 2$ and $y m m 3 / m 256$ and store packed maximum values in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum value for each pair of byte integers to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PMAXUB (64-bit operands)
    IF DEST[7:0] > SRC[17:0]) THEN
            DEST[7:0] \leftarrow DEST[7:0];
    ELSE
            DEST[7:0] \leftarrow SRC[7:0]; FI;
```

(* Repeat operation for 2nd through 7th bytes in source and destination operands *)
IF DEST[63:56] > SRC[63:56]) THEN
DEST[63:56] $\leftarrow$ DEST[63:56];
ELSE
DEST[63:56] $\leftarrow$ SRC[63:56]; FI;

## PMAXUB (128-bit operands)

IF DEST[7:0] > SRC[17:0]) THEN
DEST[7:0] $\leftarrow$ DEST[7:0];
ELSE
DEST[7:0] $\leftarrow$ SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] > SRC[127:120]) THEN
DEST[127:120] $\leftarrow$ DEST[127:120];
ELSE
DEST[127:120] $\leftarrow$ SRC[127:120]; FI;

VPMAXUB (VEX. 128 encoded version)
IF SRC1[7:0] >SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[7:0] ↔ SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] >SRC2[127:120] THEN
DEST[127:120] < SRC1[127:120];
ELSE
DEST[127:120] < SRC2[127:120]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VPMAXUB (VEX. 256 encoded version)
IF SRC1[7:0] >SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[15:0] $\leftarrow$ SRC2[7:0]; FI;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)
IF SRC1[255:248] >SRC2[255:248] THEN
DEST[255:248] $\leftarrow$ SRC1[255:248];
ELSE
DEST[255:248] < SRC2[255:248]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
PMAXUB: __m64 _mm_max_pu8(__m64 a, __m64 b)
(V)PMAXUB: __m128i _mm_max_epu8 ( __m128i a, __m128i b)

VPMAXUB: __m256i _mm256_max_epu8 ( __m256i a, __m256i b);
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMAXUD - Maximum of Packed Unsigned Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3F / <br> PMAXUD xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned dword integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG $3 F / \Gamma$ VPMAXUD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned dword integers in $x m m 2$ and $x m m 3 / m 128$ and store packed maximum values in $x m m 1$. |
| VEX.NDS.256.66.0F38.WIG $3 F / \Gamma$ VPMAXUD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed maximum values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\Gamma, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[31:0] > SRC[31:0])
    THEN DEST[31:0] < DEST[31:0];
    ELSE DEST[31:0] < SRC[31:0]; FI;
IF (DEST[63:32] > SRC[63:32])
    THEN DEST[63:32] < DEST[63:32];
    ELSE DEST[63:32] < SRC[63:32]; Fl;
IF (DEST[95:64] > SRC[95:64])
    THEN DEST[95:64] < DEST[95:64];
    ELSE DEST[95:64] < SRC[95:64]; FI;
IF (DEST[127:96] > SRC[127:96])
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; FI;
```

VPMAXUD (VEX. 128 encoded version)
IF SRC1[31:0] > SRC2[31:0] THEN
DEST[31:0] < SRC1[31:0];
ELSE

```
        DEST[31:0] & SRC2[31:0]; FI;
    (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
    IF SRC1[127:95] > SRC2[127:95] THEN
    DEST[127:95] & SRC1[127:95];
    ELSE
    DEST[127:95] < SRC2[127:95]; Fl;
DEST[VLMAX-1:128] \leftarrow0
VPMAXUD (VEX. }256\mathrm{ encoded version)
    IF SRC1[31:0] > SRC2[31:0] THEN
    DEST[31:0] < SRC1[31:0];
    ELSE
        DEST[31:0] < SRC2[31:0]; FI;
    (* Repeat operation for 2nd through 7th dwords in source and destination operands *)
    IF SRC1[255:224] > SRC2[255:224] THEN
        DEST[255:224] & SRC1[255:224];
    ELSE
        DEST[255:224] < SRC2[255:224]; FI;
Intel C/C++ Compiler Intrinsic Equivalent
(V)PMAXUD: __m128i _mm_max_epu32 ( __m128i a,__m128i b);
VPMAXUD: __m256i _mm256_max_epu32 ( __m256i a,__m256i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.
```


## PMAXUW - Maximum of Packed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3E /г PMAXUW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned word integers in $x m m 1$ and $x m m 2 / m 128$ and store packed maximum values in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 3E/r <br> VPMAXUW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned word integers in $x m m 3 / m 128$ and $x m m 2$ and store maximum packed values in xmm1. |
| VEX.NDS.256.66.0F38.WIG $3 E / \Gamma$ VPMAXUW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed unsigned word integers in $y m m 3 / m 256$ and $y m m 2$ and store maximum packed values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the maximum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
IF (DEST[15:0] > SRC[15:0])
    THEN DEST[15:0] & DEST[15:0];
    ELSE DEST[15:0] < SRC[15:0]; FI;
IF (DEST[31:16] > SRC[31:16])
    THEN DEST[31:16] & DEST[31:16];
    ELSE DEST[31:16] < SRC[31:16]; FI;
IF (DEST[47:32] > SRC[47:32])
    THEN DEST[47:32] & DEST[47:32];
    ELSE DEST[47:32] < SRC[47:32]; FI;
IF (DEST[63:48] > SRC[63:48])
    THEN DEST[63:48] < DEST[63:48];
    ELSE DEST[63:48] < SRC[63:48]; FI;
IF (DEST[79:64] > SRC[79:64])
    THEN DEST[79:64] < DEST[79:64];
    ELSE DEST[79:64] < SRC[79:64]; FI;
IF (DEST[95:80] > SRC[95:80])
    THEN DEST[95:80] < DEST[95:80];
```

ELSE DEST[95:80] < SRC[95:80]; FI;
IF (DEST[111:96] > SRC[111:96])
THEN DEST[111:96] < DEST[111:96];
ELSE DEST[111:96] $\leftarrow ~ S R C[111: 96] ;$ FI;
IF (DEST[127:112] > SRC[127:112])
THEN DEST[127:112] < DEST[127:112];
ELSE DEST[127:112] $\leftarrow$ SRC[127:112]; FI;

VPMAXUW (VEX. 128 encoded version)
IF SRC1[15:0] > SRC2[15:0] THEN DEST[15:0] $\leftarrow$ SRC1[15:0];
ELSE
DEST[15:0] \& SRC2[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
IF SRC1[127:112] >SRC2[127:112] THEN
DEST[127:112] \& SRC1[127:112];
ELSE
DEST[127:112] $\leftarrow$ SRC2[127:112]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VPMAXUW (VEX. 256 encoded version)
IF SRC1[15:0] > SRC2[15:0] THEN
DEST[15:0] \& SRC1[15:0];
ELSE
DEST[15:0] ↔ SRC2[15:0]; FI;
(* Repeat operation for 2nd through 15th words in source and destination operands *)
IF SRC1[255:240] >SRC2[255:240] THEN
DEST[255:240] $\leftarrow$ SRC1[255:240];
ELSE
DEST[255:240] $\leftarrow$ SRC2[255:240]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMAXUW: __m128i _mm_max_epu16 ( __m128i a, __m128i b);

VPMAXUW: __m256i _mm256_max_epu16 ( __m256ia, __m256i b)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMINSB - Minimum of Packed Signed Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $3838 / r$ PMINSB xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed signed byte integers in $x m m 1$ and $x m m 2 / m 128$ and store packed minimum values in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 38 / VPMINSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed signed byte integers in $x m m 2$ and $x m m 3 / m 128$ and store packed minimum values in $x m m 1$. |
| VEX.NDS.256.66.0F38.WIG $38 /$ / VPMINSB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed signed byte integers in $y m m 2$ and $y m m 3 / m 256$ and store packed minimum values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Compares packed signed byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
IF (DEST[7:0] < SRC[7:0])
    THEN DEST[7:0] < DEST[7:0];
    ELSE DEST[7:0] < SRC[7:0]; FI;
IF (DEST[15:8] < SRC[15:8])
    THEN DEST[15:8] < DEST[15:8];
    ELSE DEST[15:8] \leftarrow SRC[15:8]; FI;
IF (DEST[23:16] < SRC[23:16])
    THEN DEST[23:16] < DEST[23:16];
    ELSE DEST[23:16] < SRC[23:16]; FI;
IF (DEST[31:24] < SRC[31:24])
    THEN DEST[31:24] < DEST[31:24];
    ELSE DEST[31:24] < SRC[31:24]; Fl;
IF (DEST[39:32] < SRC[39:32])
    THEN DEST[39:32] & DEST[39:32];
    ELSE DEST[39:32] < SRC[39:32]; Fl;
IF (DEST[47:40] < SRC[47:40])
    THEN DEST[47:40] < DEST[47:40];
```

ELSE DEST[47:40] < SRC[47:40]; FI;
IF (DEST[55:48] < SRC[55:48])
THEN DEST[55:48] \& DEST[55:48];
ELSE DEST[55:48] < SRC[55:48]; FI;
IF (DEST[63:56] < SRC[63:56])
THEN DEST[63:56] \& DEST[63:56];
ELSE DEST[63:56] $\leftarrow$ SRC[63:56]; FI;
IF (DEST[71:64] < SRC[71:64])
THEN DEST[71:64] \& DEST[71:64];
ELSE DEST[71:64] < SRC[71:64]; FI;
IF (DEST[79:72] < SRC[79:72])
THEN DEST[79:72] \& DEST[79:72];
ELSE DEST[79:72] < SRC[79:72]; FI;
IF (DEST[87:80] < SRC[87:80])
THEN DEST[87:80] \& DEST[87:80];
ELSE DEST[87:80] < SRC[87:80]; FI;
IF (DEST[95:88] < SRC[95:88])
THEN DEST[95:88] \& DEST[95:88];
ELSE DEST[95:88] $\leftarrow$ SRC[95:88]; FI;
IF (DEST[103:96] < SRC[103:96])
THEN DEST[103:96] ↔ DEST[103:96];
ELSE DEST[103:96] < SRC[103:96]; Fl;
IF (DEST[111:104] < SRC[111:104])
THEN DEST[111:104] < DEST[111:104];
ELSE DEST[111:104] < SRC[111:104]; FI;
IF (DEST[119:112] < SRC[119:112])
THEN DEST[119:112] < DEST[119:112];
ELSE DEST[119:112] $\leftarrow ~ S R C[119: 112] ;$ FI;
IF (DEST[127:120] < SRC[127:120])
THEN DEST[127:120] \& DEST[127:120];
ELSE DEST[127:120] $\leftarrow$ SRC[127:120]; FI;
VPMINSB (VEX. 128 encoded version)
IF SRC1[7:0] < SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[7:0] \& SRC2[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] < SRC2[127:120] THEN
DEST[127:120] \& SRC1[127:120];
ELSE
DEST[127:120] \& SRC2[127:120]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VPMINSB (VEX. 256 encoded version)
IF SRC1[7:0] < SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[15:0] $\leftarrow$ SRC2[7:0]; FI;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)
IF SRC1[255:248] < SRC2[255:248] THEN
DEST[255:248] < SRC1[255:248];
ELSE
DEST[255:248] ↔ SRC2[255:248]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMINSB: __m128i _mm_min_epi8 ( __m128i a, __m128i b);

VPMINSB: __m256i _mm256_min_epi8 ( __m256i a, __m256i b);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PMINSD - Minimum of Packed Dword Integers

| Opcode/ | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag |
| :--- | :--- | :--- | :--- |


| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Compares packed signed dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
IF (DEST[31:0] < SRC[31:0])
    THEN DEST[31:0] < DEST[31:0];
    ELSE DEST[31:0] & SRC[31:0]; Fl;
IF (DEST[63:32] < SRC[63:32])
    THEN DEST[63:32] < DEST[63:32];
    ELSE DEST[63:32] & SRC[63:32]; Fl;
IF (DEST[95:64] < SRC[95:64])
    THEN DEST[95:64] < DEST[95:64];
    ELSE DEST[95:64] & SRC[95:64]; Fl;
IF (DEST[127:96] < SRC[127:96])
    THEN DEST[127:96] < DEST[127:96];
    ELSE DEST[127:96] < SRC[127:96]; Fl;
```

VPMINSD (VEX. 128 encoded version)
IF SRC1[31:0] < SRC2[31:0] THEN
DEST[31:0] $\leftarrow$ SRC1[31:0];
ELSE

DEST[31:0] \& SRC2[31:0]; FI;
(* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
IF SRC1[127:95] < SRC2[127:95] THEN
DEST[127:95] $\leftarrow$ SRC1[127:95];
ELSE
DEST[127:95] $\leftarrow$ SRC2[127:95]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$

VPMINSD (VEX. 256 encoded version)
IF SRC1[31:0] < SRC2[31:0] THEN
DEST[31:0] < SRC1[31:0];
ELSE
DEST[31:0] \& SRC2[31:0]; FI;
(* Repeat operation for 2nd through 7th dwords in source and destination operands *)
IF SRC1[255:224] < SRC2[255:224] THEN
DEST[255:224] < SRC1[255:224];
ELSE
DEST[255:224] ↔ SRC2[255:224]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMINSD: __m128i _mm_min_epi32 ( __m128i a, __m128i b);

VPMINSD: __m256i _mm256_min_epi32 (__m256i a, __m256i b);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

PMINSW—Minimum of Packed Signed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \text { bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EA / $\Gamma^{1}$ | RM | V/V | SSE | Compare signed word integers in mm2/m64 |
| PMINSW mm1, mm2/m64 and mm1 and return minimum values. |  |  |  |  |
| 66 OF EA /r | RM | V/V | SSE2 | Compare signed word integers in xmm2/m128 |
| PMINSW xmm1, xmm2/m128 and $x$ mm1 and return minimum values. |  |  |  |  |
| VEX.NDS.128.66.0F.WIG EA/r | RVM | V/V | AVX | Compare packed signed word integers in |
| VPMINSW xmm1, xmm2, xmm3/m128 |  |  |  | $x m m 3 / m 128$ and $x m m 2$ and return packed minimum values in $\times \mathrm{mm} 1$. |
| VEX.NDS.256.66.0F.WIG EA /r | RVM | V/V | AVX2 | Compare packed signed word integers in |
| VPMINSW ymm1, ymm2, ymm3/m256 |  |  |  | $y m m 3 / m 256$ and $y m m 2$ and return packed minimum values in ymm 1 . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of word integers to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.

128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
PMINSW (64-bit operands)
    IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
    (* Repeat operation for 2nd and 3rd words in source and destination operands *)
```

```
    IF DEST[63:48] < SRC[63:48] THEN
        DEST[63:48] \leftarrow DEST[63:48];
    ELSE
    DEST[63:48] \leftarrow SRC[63:48]; FI;
PMINSW (128-bit operands)
    IF DEST[15:0] < SRC[15:0] THEN
        DEST[15:0] \leftarrow DEST[15:0];
    ELSE
        DEST[15:0] \leftarrow SRC[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF DEST[127:112] < SRC/m64[127:112] THEN
        DEST[127:112] \leftarrow DEST[127:112];
    ELSE
        DEST[127:112] \leftarrow SRC[127:112]; FI;
VPMINSW (VEX.128 encoded version)
    IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] < SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 7th words in source and destination operands *)
    IF SRC1[127:112] < SRC2[127:112] THEN
        DEST[127:112] < SRC1[127:112];
    ELSE
        DEST[127:112] < SRC2[127:112]; FI;
DEST[VLMAX-1:128] <0
VPMINSW (VEX. }256\mathrm{ encoded version)
    IF SRC1[15:0] < SRC2[15:0] THEN
        DEST[15:0] < SRC1[15:0];
    ELSE
        DEST[15:0] < SRC2[15:0]; FI;
    (* Repeat operation for 2nd through 15th words in source and destination operands *)
    IF SRC1[255:240] < SRC2[255:240] THEN
        DEST[255:240] \leftarrow SRC1[255:240];
    ELSE
        DEST[255:240] < SRC2[255:240]; FI;
```

Intel C/C++ Compiler Intrinsic Equivalent
PMINSW: __m64 _mm_min_pi16 (__m64 a, __m64 b)
(V)PMINSW: __m128i _mm_min_epi16 ( __m128i a, __m128i b)
VPMINSW: __m256i _mm256_min_epi16 ( __m256i a, __m256i b)

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
\#MF
(64-bit operations only) If there is a pending $x 87$ FPU exception.

## PMINUB-Minimum of Packed Unsigned Byte Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF DA $/ \Gamma^{1}$ <br> PMINUB mm1, mm2/m64 | RM | V/V | SSE | Compare unsigned byte integers in mm2/m64 and $m m 1$ and returns minimum values. |
| 66 OF DA /r PMINUB xmm1, xmm2/m128 | RM | V/V | SSE2 | Compare unsigned byte integers in xmm2/m128 and xmm1 and returns minimum values. |
| VEX.NDS.128.66.0F.WIG DA /r VPMINUB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned byte integers in $x m m 2$ and $x m m 3 / m 128$ and store packed minimum values in $x m m 1$. |
| VEX.NDS.256.66.0F.WIG DA /r VPMINUB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed unsigned byte integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD compare of the packed unsigned byte integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum value for each pair of byte integers to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand can be an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
PMINUB (for 64-bit operands)
    IF DEST[7:0] < SRC[17:0] THEN
        DEST[7:0] \(\leftarrow\) DEST[7:0];
    ELSE
        DEST[7:0] \(\leftarrow\) SRC[7:0]; Fl;
```

(* Repeat operation for 2nd through 7th bytes in source and destination operands *)
IF DEST[63:56] < SRC[63:56] THEN
DEST[63:56] $\leftarrow$ DEST[63:56];
ELSE
DEST[63:56] $\leftarrow$ SRC[63:56]; FI;

## PMINUB (for 128-bit operands)

IF DEST[7:0] < SRC[17:0] THEN
DEST[7:0] $\leftarrow$ DEST[7:0];
ELSE
DEST[7:0] $\leftarrow$ SRC[7:0]; Fl;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF DEST[127:120] < SRC[127:120] THEN
DEST[127:120] $\leftarrow$ DEST[127:120];
ELSE
DEST[127:120] $\leftarrow$ SRC[127:120]; FI;

VPMINUB (VEX. 128 encoded version)
VPMINUB instruction for 128-bit operands:
IF SRC1[7:0] < SRC2[7:0] THEN
DEST[7:0] $\leqslant$ SRC1[7:0];
ELSE
DEST[7:0] ↔ SRC2[7:0]; FI;
(* Repeat operation for 2nd through 15th bytes in source and destination operands *)
IF SRC1[127:120] < SRC2[127:120] THEN
DEST[127:120] $\leftarrow$ SRC1[127:120];
ELSE
DEST[127:120] \& SRC2[127:120]; Fl;
DEST[VLMAX-1:128] $\leftarrow 0$
VPMINUB (VEX. 256 encoded version)
VPMINUB instruction for 128-bit operands:
IF SRC1[7:0] < SRC2[7:0] THEN
DEST[7:0] $\leftarrow$ SRC1[7:0];
ELSE
DEST[15:0] $\leftarrow$ SRC2[7:0]; FI;
(* Repeat operation for 2nd through 31st bytes in source and destination operands *)
IF SRC1[255:248] < SRC2[255:248] THEN
DEST[255:248] $\leftarrow$ SRC1[255:248];
ELSE
DEST[255:248] $\leqslant$ SRC2[255:248]; Fl;

Intel C/C++ Compiler Intrinsic Equivalent
PMINUB: __m64 _m_min_pu8 (__m64 a, __m64 b)
(V)PMINUB: __m128i _mm_min_epu8 ( __m128i a, __m128i b)

VPMINUB: __m256i _mm256_min_epu8 ( __m256i a, __m256i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PMINUD - Minimum of Packed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3B /г PMINUD xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned dword integers in $x m m 1$ and $x m m 2 / m 128$ and store packed minimum values in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG $3 \mathrm{~B} / \mathrm{r}$ VPMINUD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned dword integers in $x m m 2$ and $x m m 3 / m 128$ and store packed minimum values in $x m m 1$. |
| VEX.NDS.256.66.0F38.WIG 3B/г VPMINUD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed unsigned dword integers in ymm2 and ymm3/m256 and store packed minimum values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m $(r)$ | NA |

## Description

Compares packed unsigned dword integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

IF (DEST[31:0] < SRC[31:0])
THEN DEST[31:0] < DEST[31:0];
ELSE DEST[31:0] $\leftarrow$ SRC[31:0]; FI;
IF (DEST[63:32] < SRC[63:32])
THEN DEST[63:32] \& DEST[63:32];
ELSE DEST[63:32] $\leftarrow$ SRC[63:32]; FI;
IF (DEST[95:64] < SRC[95:64])
THEN DEST[95:64] $\leftarrow$ DEST[95:64];
ELSE DEST[95:64] < SRC[95:64]; FI;
IF (DEST[127:96] < SRC[127:96])
THEN DEST[127:96] < DEST[127:96];
ELSE DEST[127:96] < SRC[127:96]; FI;
VPMINUD (VEX. 128 encoded version)
VPMINUD instruction for 128-bit operands:
IF SRC1[31:0] < SRC2[31:0] THEN
DEST[31:0] $\leftarrow$ SRC1[31:0];

```
    ELSE
        DEST[31:0] < SRC2[31:0]; Fl;
        (* Repeat operation for 2nd through 3rd dwords in source and destination operands *)
        IF SRC1[127:95] < SRC2[127:95] THEN
        DEST[127:95] < SRC1[127:95];
        ELSE
        DEST[127:95] \leftarrow SRC2[127:95]; Fl;
DEST[VLMAX-1:128]}\leftarrow
VPMINUD (VEX. }256\mathrm{ encoded version)
VPMINUD instruction for 128-bit operands:
    IF SRC1[31:0] < SRC2[31:0] THEN
        DEST[31:0] < SRC1[31:0];
        ELSE
            DEST[31:0] < SRC2[31:0]; Fl;
        (* Repeat operation for 2nd through 7th dwords in source and destination operands *)
        IF SRC1[255:224] < SRC2[255:224] THEN
            DEST[255:224] < SRC1[255:224];
        ELSE
            DEST[255:224] \leftarrow SRC2[255:224]; FI;
Intel C/C++ Compiler Intrinsic Equivalent
(V)PMINUD: __m128i _mm_min_epu32 ( __m128i a, __m128i b);
VPMINUD: __m256i _mm256_min_epu32 ( __m256i a, __m256i b);
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
```

PMINUW - Minimum of Packed Word Integers

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \text { bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 38 3A /r <br> PMINUW xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Compare packed unsigned word integers in $x m m 1$ and $x m m 2 / m 128$ and store packed minimum values in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG 3A/r VPMINUW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Compare packed unsigned word integers in $x m m 3 / m 128$ and $x m m 2$ and return packed minimum values in $x \mathrm{~mm} 1$. |
| VEX.NDS.256.66.0F38.WIG 3A/г VPMINUW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Compare packed unsigned word integers in $y \mathrm{~mm} 3 / \mathrm{m} 256$ and $y \mathrm{~mm} 2$ and return packed minimum values in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Compares packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and returns the minimum for each packed value in the destination operand.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise the instruction will \#UD.

```
Operation
IF (DEST[15:0] < SRC[15:0])
    THEN DEST[15:0] < DEST[15:0];
    ELSE DEST[15:0] & SRC[15:0]; FI;
IF (DEST[31:16] < SRC[31:16])
    THEN DEST[31:16] & DEST[31:16];
    ELSE DEST[31:16] & SRC[31:16]; Fl;
IF (DEST[47:32] < SRC[47:32])
    THEN DEST[47:32] < DEST[47:32];
    ELSE DEST[47:32] < SRC[47:32]; Fl;
IF (DEST[63:48] < SRC[63:48])
    THEN DEST[63:48] < DEST[63:48];
    ELSE DEST[63:48] < SRC[63:48]; Fl;
IF (DEST[79:64] < SRC[79:64])
    THEN DEST[79:64] & DEST[79:64];
    ELSE DEST[79:64] & SRC[79:64]; Fl;
IF (DEST[95:80] < SRC[95:80])
    THEN DEST[95:80] & DEST[95:80];
```

ELSE DEST[95:80] < SRC[95:80]; Fl;
IF (DEST[111:96] < SRC[111:96])
THEN DEST[111:96] < DEST[111:96];
ELSE DEST[111:96] $\leftarrow$ SRC[111:96]; FI;
IF (DEST[127:112] < SRC[127:112])
THEN DEST[127:112] \& DEST[127:112];
ELSE DEST[127:112] $\leftarrow$ SRC[127:112]; FI;

VPMINUW (VEX. 128 encoded version)
VPMINUW instruction for 128-bit operands:
IF SRC1[15:0] < SRC2[15:0] THEN
DEST[15:0] \& SRC1[15:0];
ELSE
DEST[15:0] < SRC2[15:0]; FI;
(* Repeat operation for 2nd through 7th words in source and destination operands *)
IF SRC1[127:112] < SRC2[127:112] THEN
DEST[127:112] $\leftarrow$ SRC1[127:112];
ELSE
DEST[127:112] < SRC2[127:112]; FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VPMINUW (VEX. 256 encoded version)
VPMINUW instruction for 128-bit operands:
IF SRC1[15:0] < SRC2[15:0] THEN
DEST[15:0] $\leftarrow \operatorname{SRC1}[15: 0] ;$
ELSE
DEST[15:0] < SRC2[15:0]; FI;
(* Repeat operation for 2nd through 15th words in source and destination operands *)
IF SRC1[255:240] < SRC2[255:240] THEN
DEST[255:240] $\leftarrow$ SRC1[255:240];
ELSE
DEST[255:240] < SRC2[255:240]; FI;

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMINUW: __m128i _mm_min_epu16 ( __m128i a, __m128i b);

VPMINUW: __m256i _mm256_min_epu16 ( __m256i a, __m256i b);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMOVMSKB—Move Byte Mask

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \text { 64/32 bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D7 $/ \Gamma^{1}$ <br> PMOVMSKB reg, mm | RM | V/V | SSE | Move a byte mask of mm to reg. The upper bits of r32 or r64 are zeroed |
| 66 0F D7 /г <br> PMOVMSKB reg, xmm | RM | V/V | SSE2 | Move a byte mask of $x m m$ to reg. The upper bits of r32 or r64 are zeroed |
| VEX.128.66.0F.WIG D7 /r VPMOVMSKB reg, xmm1 | RM | V/V | AVX | Move a byte mask of $x m m 1$ to reg. The upper bits of r32 or r64 are filled with zeros. |
| VEX.256.66.0F.WIG D7 /r VPMOVMSKB reg, ymm1 | RM | V/V | AVX2 | Move a 32-bit mask of ymm1 to reg. The upper bits of r64 are filled with zeros. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Creates a mask made up of the most significant bit of each byte of the source operand (second operand) and stores the result in the low byte or word of the destination operand (first operand).
The byte mask is 8 bits for 64-bit source operand, 16 bits for 128 -bit source operand and 32 bits for 256-bit source operand. The destination operand is a general-purpose register.

In 64-bit mode, the instruction can access additional registers (XMM8-XMM15, R8-R15) when used with a REX.R prefix. The default operand size is 64-bit in 64-bit mode.

Legacy SSE version: The source operand is an MMX technology register.
128-bit Legacy SSE version: The source operand is an XMM register.
VEX. 128 encoded version: The source operand is an XMM register.
VEX. 256 encoded version: The source operand is a YMM register.
Note: VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

PMOVMSKB (with 64-bit source operand and r32)
г32[0] $\leftarrow$ SRC[7];
r32[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 6 *)
r32[7] $\leftarrow$ SRC[63];
r32[31:8] $\leftarrow$ ZERO_FILL;
(V)PMOVMSKB (with 128-bit source operand and r32)
r32[0] $\leftarrow$ SRC[7];
「32[1] $\leftarrow$ SRC[15];
(* Repeat operation for bytes 2 through 14 *)
r32[15] $\leftarrow$ SRC[127];
r32[31:16] $\leftarrow$ ZERO_FILL;

```
VPMOVMSKB (with 256-bit source operand and r32)
r32[0] < SRC[7];
r32[1] & SRC[15];
(* Repeat operation for bytes 3rd through 31*)
r32[31] & SRC[255];
PMOVMSKB (with 64-bit source operand and r64)
    r64[0] \leftarrow SRC[7];
    r64[1] \leftarrow SRC[15];
    (* Repeat operation for bytes 2 through 6 *)
    r64[7] \leftarrow SRC[63];
    r64[63:8] \leftarrow ZERO_FILL;
(V)PMOVMSKB (with 128-bit source operand and r64)
    r64[0] \leftarrow SRC[7];
    r64[1] \leftarrow SRC[15];
    (* Repeat operation for bytes 2 through 14 *)
    r64[15] \leftarrow SRC[127];
    r64[63:16] \leftarrow ZERO_FILL;
VPMOVMSKB (with 256-bit source operand and r64)
r64[0] < SRC[7];
r64[1] < SRC[15];
(* Repeat operation for bytes 2 through 31*)
r64[31] < SRC[255];
r64[63:32] < ZERO_FILL;
Intel C/C++ Compiler Intrinsic Equivalent
PMOVMSKB: int _mm_movemask_pi8(__m64 a)
(V)PMOVMSKB: int _mm_movemask_epi8 (__m128i a)
VPMOVMSKB: int _mm256_movemask_epi8(__m256i a)
Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L = 1.
If VEX.vvvv \(\neq 1111 \mathrm{~B}\).
```

PMOVSX - Packed Move with Sign Extend

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 Of $3820 /$ / PMOVSXBW xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Sign extend 8 packed signed 8-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed signed 16-bit integers in xmm1. |
| 66 Of 3821 / PMOVSXBD xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Sign extend 4 packed signed 8-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed signed 32-bit integers in xmm1. |
| 66 Of $3822 /$ / <br> PMOVSXBQ xmm1, xmm2/m16 | RM | V/V | SSE4_1 | Sign extend 2 packed signed 8-bit integers in the low 2 bytes of $x m m 2 / m 16$ to 2 packed signed 64-bit integers in $x m m 1$. |
| 66 Of $3823 / r$ PMOVSXWD xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Sign extend 4 packed signed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed signed 32-bit integers in xmm1. |
| 66 Of 3824 /r PMOVSXWQ xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Sign extend 2 packed signed 16-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 2 packed signed 64-bit integers in $x m m 1$. |
| 66 Of 3825 / PMOVSXDQ xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Sign extend 2 packed signed 32-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed signed 64-bit integers in $x m m 1$. |
| VEX.128.66.0F38.WIG $20 / \mathrm{r}$ VPMOVSXBW xmm1, xmm2/m64 | RM | V/V | AVX | Sign extend 8 packed 8 -bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed 16-bit integers in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 21 / VPMOVSXBD xmm1, xmm2/m32 | RM | V/V | AVX | Sign extend 4 packed 8 -bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed 32-bit integers in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 22 / VPMOVSXBQ xmm1, xmm2/m16 | RM | V/V | AVX | Sign extend 2 packed 8 -bit integers in the low 2 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 16$ to 2 packed 64-bit integers in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 23 / VPMOVSXWD xmm1, xmm2/m64 | RM | V/V | AVX | Sign extend 4 packed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed 32-bit integers in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 24 / VPMOVSXWQ xmm1, xmm2/m32 | RM | V/V | AVX | Sign extend 2 packed 16-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 2 packed 64-bit integers in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG 25 / VPMOVSXDQ xmm1, xmm2/m64 | RM | V/V | AVX | Sign extend 2 packed 32 -bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed 64-bit integers in $x \mathrm{~mm} 1$. |
| VEX.256.66.0F38.WIG $20 / \mathrm{r}$ VPMOVSXBW ymm1, xmm2/m128 | RM | V/V | AVX2 | Sign extend 16 packed 8-bit integers in xmm2/m128 to 16 packed 16-bit integers in ymm1. |
| VEX.256.66.0F38.WIG 21 / VPMOVSXBD ymm1, xmm2/m64 | RM | V/V | AVX2 | Sign extend 8 packed 8-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed 32-bit integers in $y m m 1$. |
| VEX.256.66.0F38.WIG 22 /г VPMOVSXBQ ymm1, xmm2/m32 | RM | V/V | AVX2 | Sign extend 4 packed 8 -bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed 64-bit integers in ymm1. |
| VEX.256.66.0F38.WIG 23 / VPMOVSXWD ymm1, xmm2/m128 | RM | V/V | AVX2 | Sign extend 8 packed 16-bit integers in the low 16 bytes of $x m m 2 / m 128$ to 8 packed 32bit integers in ymm1. |


| Opcode/ <br> Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.256.66.0F38.WIG $24 /\ulcorner$ |  |  |  |  |
| VPMOVSXWQ ymm1, xmm2/m64 | RM | V/V | AVX2 | Sign extend 4 packed 16-bit integers in the <br> low 8 bytes of $x m m 2 / m 64$ to 4 packed 64-bit <br> integers in ymm1. |
| VEX.256.66.OF38.WIG $25 / r$ <br> VPMOVSXDQ ymm1, $x m m 2 / m 128$ | RM | V/V | AVX2 | Sign extend 4 packed 32-bit integers in the <br> low 16 bytes of $x m m 2 / m 128$ to 4 packed 64- <br> bit integers in $y m m 1$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Sign-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The destination register is YMM Register.
Note: VEX.vvvv is reserved and must be 1111 b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

```
PMOVSXBW
    DEST[15:0] < SignExtend(SRC[7:0]);
    DEST[31:16] & SignExtend(SRC[15:8]);
    DEST[47:32] & SignExtend(SRC[23:16]);
    DEST[63:48] & SignExtend(SRC[31:24]);
    DEST[79:64] & SignExtend(SRC[39:32]);
    DEST[95:80] < SignExtend(SRC[47:40]);
    DEST[111:96] < SignExtend(SRC[55:48]);
    DEST[127:112] < SignExtend(SRC[63:56]);
PMOVSXBD
    DEST[31:0] & SignExtend(SRC[7:0]);
    DEST[63:32] < SignExtend(SRC[15:8]);
    DEST[95:64] < SignExtend(SRC[23:16]);
    DEST[127:96] < SignExtend(SRC[31:24]);
PMOVSXBQ
    DEST[63:0] < SignExtend(SRC[7:0]);
    DEST[127:64] < SignExtend(SRC[15:8]);
PMOVSXWD
    DEST[31:0] < SignExtend(SRC[15:0]);
    DEST[63:32] & SignExtend(SRC[31:16]);
    DEST[95:64] < SignExtend(SRC[47:32]);
    DEST[127:96] < SignExtend(SRC[63:48]);
```

```
PMOVSXWQ
    DEST[63:0] < SignExtend(SRC[15:0]);
    DEST[127:64] < SignExtend(SRC[31:16]);
PMOVSXDQ
    DEST[63:0] < SignExtend(SRC[31:0]);
    DEST[127:64] < SignExtend(SRC[63:32]);
VPMOVSXBW (VEX. }128\mathrm{ encoded version)
Packed_Sign_Extend_BYTE_to_WORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVSXBD (VEX. }128\mathrm{ encoded version)
Packed_Sign_Extend_BYTE_to_DWORD()
DEST[VLMAX-1:128] <0
VPMOVSXBQ (VEX.128 encoded version)
Packed_Sign_Extend_BYTE_to_QWORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVSXWD (VEX. }128\mathrm{ encoded version)
Packed_Sign_Extend_WORD_to_DWORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVSXWQ (VEX. }128\mathrm{ encoded version)
Packed_Sign_Extend_WORD_to_QWORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVSXDQ (VEX. }128\mathrm{ encoded version)
Packed_Sign_Extend_DWORD_to_QWORD()
DEST[VLMAX-1:128] <0
VPMOVSXBW (VEX. }256\mathrm{ encoded version)
Packed_Sign_Extend_BYTE_to_WORD(DEST[127:0], SRC[63:0])
Packed_Sign_Extend_BYTE_to_WORD(DEST[255:128], SRC[127:64])
VPMOVSXBD (VEX. }256\mathrm{ encoded version)
Packed_Sign_Extend_BYTE_to_DWORD(DEST[127:0], SRC[31:0])
Packed_Sign_Extend_BYTE_to_DWORD(DEST[255:128], SRC[63:32])
VPMOVSXBQ (VEX. 256 encoded version)
Packed_Sign_Extend_BYTE_to_QWORD(DEST[127:0], SRC[15:0])
Packed_Sign_Extend_BYTE_to_QWORD(DEST[255:128], SRC[31:16])
VPMOVSXWD (VEX. 256 encoded version)
Packed_Sign_Extend_WORD_to_DWORD(DEST[127:0], SRC[63:0])
Packed_Sign_Extend_WORD_to_DWORD(DEST[255:128], SRC[127:64])
VPMOVSXWQ (VEX. 256 encoded version)
Packed_Sign_Extend_WORD_to_QWORD(DEST[127:0], SRC[31:0])
Packed_Sign_Extend_WORD_to_QWORD(DEST[255:128], SRC[63:32])
```

VPMOVSXDQ (VEX. 256 encoded version)
Packed_Sign_Extend_DWORD_to_QWORD(DEST[127:0], SRC[63:0])
Packed_Sign_Extend_DWORD_to_QWORD(DEST[255:128], SRC[127:64])

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMOVSXBW: __m128i _mm_cvtepi8_epi16 ( __m128i a);
VPMOVSXBW: __m256i _mm256_cvtepi8_epi16 ( __m128ia);
(V)PMOVSXBD: __m128i _mm_cvtepi8_epi32 ( __m128i a);

VPMOVSXBD: __m256i _mm256_cvtepi8_epi32 ( __m128i a);
(V)PMOVSXBQ: __m128i _mm_cvtepi8_epi64 ( __m128i a);

VPMOVSXBQ: __m256i _mm256_cvtepi8_epi64 ( __m128ia);
(V)PMOVSXWD: __m128i _mm_ cvtepi16_epi32 ( __m128i a);

VPMOVSXWD: __m256i _mm256_cvtepi16_epi32 ( __m128i a);
(V)PMOVSXWQ: __m128i _mm_ cvtepi16_epi64 ( __m128i a);

VPMOVSXWQ: __m256i _mm256_cvtepi16_epi64 ( __m128i a);
(V)PMOVSXDQ: __m128i _mm_cvtepi32_epi64 ( __m128i a);

VPMOVSXDQ: __m256i _mm256_cvtepi32_epi64 ( __m128i a);

## Flags Affected

None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $\neq 1111 B$.

PMOVZX - Packed Move with Zero Extend

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 Of $3830 /$ г PMOVZXBW xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Zero extend 8 packed 8-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed 16-bit integers in xmm1. |
| $660 f 3831$ /г PMOVZXBD xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Zero extend 4 packed 8-bit integers in the low 4 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 32$ to 4 packed 32-bit integers in xmm1. |
| 66 Of $3832 /$ г <br> PMOVZXBQ xmm1, xmm2/m16 | RM | V/V | SSE4_1 | Zero extend 2 packed 8 -bit integers in the low 2 bytes of $x m m 2 / m 16$ to 2 packed 64-bit integers in xmm1. |
| $660 f 3833 /$ / PMOVZXWD xmm1, xmm2/m64 | RM | V/V | SSE4_1 | Zero extend 4 packed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed 32-bit integers in $x \mathrm{~mm} 1$. |
| 66 Of 3834 /r PMOVZXWQ xmm1, xmm2/m32 | RM | V/V | SSE4_1 | Zero extend 2 packed 16-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 2 packed 64-bit integers in xmm1. |
| $\begin{aligned} & 66 \text { Of } 3835 /\ulcorner \\ & \text { PMOVZXDQ xmm1, xmm2/m64 } \end{aligned}$ | RM | V/V | SSE4_1 | Zero extend 2 packed 32 -bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed 64-bit integers in $x m m 1$. |
| VEX.128.66.0F38.WIG 30 /г VPMOVZXBW xmm1, xmm2/m64 | RM | V/V | AVX | Zero extend 8 packed 8-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 8 packed 16-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 31 /г VPMOVZXBD xmm1, xmm2/m32 | RM | V/V | AVX | Zero extend 4 packed 8 -bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed 32-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 32 /г VPMOVZXBQ xmm1, xmm2/m16 | RM | V/V | AVX | Zero extend 2 packed 8 -bit integers in the low 2 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 16$ to 2 packed 64 -bit integers in $x \mathrm{~mm} 1$. |
| VEX.128.66.0F38.WIG $33 /$ / VPMOVZXWD xmm1, xmm2/m64 | RM | V/V | AVX | Zero extend 4 packed 16-bit integers in the low 8 bytes of $x m m 2 / m 64$ to 4 packed 32-bit integers in xmm1. |
| VEX.128.66.0F38.WIG 34 /г VPMOVZXWQ xmm1, xmm2/m32 | RM | V/V | AVX | Zero extend 2 packed 16-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 2 packed 64 -bit integers in $x m m 1$. |
| VEX.128.66.0F38.WIG 35 /r VPMOVZXDQ xmm1, xmm2/m64 | RM | V/V | AVX | Zero extend 2 packed 32 -bit integers in the low 8 bytes of $x m m 2 / m 64$ to 2 packed 64-bit integers in $x \mathrm{~mm} 1$. |
| VEX.256.66.0F38.WIG $30 / \mathrm{r}$ VPMOVZXBW ymm1, xmm2/m128 | RM | V/V | AVX2 | Zero extend 16 packed 8 -bit integers in the low 16 bytes of $x m m 2 / m 128$ to 16 packed 16-bit integers in ymm1. |
| VEX.256.66.0F38.WIG 31 /г VPMOVZXBD ymm1, xmm2/m64 | RM | V/V | AVX2 | Zero extend 8 packed 8-bit integers in the low 8 bytes of $x \mathrm{~mm} 2 / \mathrm{m} 64$ to 8 packed 32-bit integers in ymm1. |
| VEX.256.66.0F38.WIG 32 /г VPMOVZXBQ ymm1, xmm2/m32 | RM | V/V | AVX2 | Zero extend 4 packed 8-bit integers in the low 4 bytes of $x m m 2 / m 32$ to 4 packed 64-bit integers in ymm1. |
| VEX.256.66.0F38.WIG 33 /г VPMOVZXWD ymm1, xmm2/m128 | RM | V/V | AVX2 | Zero extend 8 packed 16-bit integers in the low 16 bytes of $x m m 2 / m 128$ to 8 packed 32bit integers in $y m m 1$. |


| Opcode/ <br> Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag |
| :--- | :--- | :--- | :--- | Description | RM |
| :--- |
| VEX.256.66.0F38.WIG $34 /\ulcorner$ |
| VPMOVZXWQ ymm1, xmm2/m64 |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Zero-extend the low byte/word/dword values in each word/dword/qword element of the source operand (second operand) to word/dword/qword integers and stored as packed data in the destination operand (first operand).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The destination register is YMM Register.
Note: VEX.vvvv is reserved and must be 1111b, VEX.L must be 0 , otherwise the instruction will \#UD.

## Operation

## PMOVZXBW

DEST[15:0] \& ZeroExtend(SRC[7:0]);
DEST[31:16] $\leftarrow$ ZeroExtend(SRC[15:8]);
DEST[47:32] $\leftarrow$ ZeroExtend(SRC[23:16]);
DEST[63:48] \& ZeroExtend(SRC[31:24]);
DEST[79:64] < ZeroExtend(SRC[39:32]);
DEST[95:80] < ZeroExtend(SRC[47:40]);
DEST[111:96] < ZeroExtend(SRC[55:48]);
DEST[127:112] $\leftarrow$ ZeroExtend(SRC[63:56]);
PMOVZXBD
DEST[31:0] \& ZeroExtend(SRC[7:0]);
DEST[63:32] $\leftarrow$ ZeroExtend(SRC[15:8]);
DEST[95:64] $\leftarrow$ ZeroExtend(SRC[23:16]);
DEST[127:96] $\leftarrow$ ZeroExtend(SRC[31:24]);
PMOVZXQB
DEST[63:0] \& ZeroExtend(SRC[7:0]);
DEST[127:64] ↔ ZeroExtend(SRC[15:8]);
PMOVZXWD
DEST[31:0] $\leftarrow$ ZeroExtend(SRC[15:0]);
DEST[63:32] $\leftarrow$ ZeroExtend(SRC[31:16]);
DEST[95:64] $\leftarrow$ ZeroExtend(SRC[47:32]);
DEST[127:96] \& ZeroExtend(SRC[63:48]);

```
PMOVZXWQ
    DEST[63:0] \leftarrow ZeroExtend(SRC[15:0]);
    DEST[127:64] \leftarrow ZeroExtend(SRC[31:16]);
PMOVZXDQ
    DEST[63:0] < ZeroExtend(SRC[31:0]);
    DEST[127:64] \leftarrow ZeroExtend(SRC[63:32]);
VPMOVZXBW (VEX. }128\mathrm{ encoded version)
Packed_Zero_Extend_BYTE_to_WORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVZXBD (VEX. }128\mathrm{ encoded version)
Packed_Zero_Extend_BYTE_to_DWORD()
DEST[VLMAX-1:128] <0
VPMOVZXBQ (VEX.128 encoded version)
Packed_Zero_Extend_BYTE_to_QWORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVZXWD (VEX. }128\mathrm{ encoded version)
Packed_Zero_Extend_WORD_to_DWORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVZXWQ (VEX. }128\mathrm{ encoded version)
Packed_Zero_Extend_WORD_to_QWORD()
DEST[VLMAX-1:128] \leftarrow0
VPMOVZXDQ (VEX.128 encoded version)
Packed_Zero_Extend_DWORD_to_QWORD()
DEST[VLMAX-1:128] <0
VPMOVZXBW (VEX. }256\mathrm{ encoded version)
Packed_Zero_Extend_BYTE_to_WORD(DEST[127:0], SRC[63:0])
Packed_Zero_Extend_BYTE_to_WORD(DEST[255:128], SRC[127:64])
VPMOVZXBD (VEX. }256\mathrm{ encoded version)
Packed_Zero_Extend_BYTE_to_DWORD(DEST[127:0], SRC[31:0])
Packed_Zero_Extend_BYTE_to_DWORD(DEST[255:128], SRC[63:32])
VPMOVZXBQ (VEX. 256 encoded version)
Packed_Zero_Extend_BYTE_to_QWORD(DEST[127:0], SRC[15:0])
Packed_Zero_Extend_BYTE_to_QWORD(DEST[255:128], SRC[31:16])
VPMOVZXWD (VEX. 256 encoded version)
Packed_Zero_Extend_WORD_to_DWORD(DEST[127:0], SRC[63:0])
Packed_Zero_Extend_WORD_to_DWORD(DEST[255:128], SRC[127:64])
VPMOVZXWQ (VEX. 256 encoded version)
Packed_Zero_Extend_WORD_to_QWORD(DEST[127:0], SRC[31:0])
Packed_Zero_Extend_WORD_to_QWORD(DEST[255:128], SRC[63:32])
```

VPMOVZXDQ (VEX. 256 encoded version)
Packed_Zero_Extend_DWORD_to_QWORD(DEST[127:0], SRC[63:0])
Packed_Zero_Extend_DWORD_to_QWORD(DEST[255:128], SRC[127:64])

Flags Affected
None

Intel C/C++ Compiler Intrinsic Equivalent

| (V)PMOVZXBW: | _m128i _mm_ cvtepu8_epi16 ( __m128i a); |
| :---: | :---: |
| VPMOVZXBW: | __m256i _mm256_cvtepu8_epi16 ( __m128i a); |
| (V)PMOVZXBD: | m128i _mm_ cvtepu8_epi32 ( __m128i a); |
| VPMOVZXBD: | m256i _mm256_cvtepu8_epi32 ( __m128i a); |
| (V)PMOVZXBQ: | __m128i _mm_ cvtepu8_epi64 ( __m128i a); |
| VPMOVZXBQ: | __m256i _mm256_cvtepu8_epi64 ( __m128i a); |
| (V)PMOVZXWD: | __m128i _mm_ cvtepu16_epi32 ( __m128i a); |
| VPMOVZXWD: | __m256i _mm256_cvtepu16_epi32 ( __m128i a); |
| (V)PMOVZXWQ: | __m128i _mm_cvtepu16_epi64 ( __m128i a); |
| VPMOVZXWQ: | __m256i _mm256_cvtepu16_epi64 ( __m128i a); |
| (V)PMOVZXDQ: | __m128i _mm_ cvtepu32_epi64 ( __m128i a); |
| VPMOVZXDQ: | __m256i _mm256_cvtepu32_epi64 ( __m128i a); |

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $\neq 1111 B$.

PMULDQ - Multiply Packed Signed Dword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF $3828 / \Gamma$ PMULDQ xmm1, xmm2/m128 | RM | V/V | SSE4_1 | Multiply the packed signed dword integers in $x m m 1$ and $x m m 2 / m 128$ and store the quadword product in $x m m 1$. |
| VEX.NDS.128.66.0F38.WIG $28 / \Gamma$ VPMULDQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply packed signed doubleword integers in xmm2 by packed signed doubleword integers in $x m m 3 / m 128$, and store the quadword results in $x m m 1$. |
| VEX.NDS.256.66.0F38.WIG $28 / r$ VPMULDQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Multiply packed signed doubleword integers in ymm2 by packed signed doubleword integers in ymm3/m256, and store the quadword results in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Multiplies the first source operand by the second source operand and stores the result in the destination operand. For PMULDQ and VPMULDQ (VEX. 128 encoded version), the second source operand is two packed signed doubleword integers stored in the first (low) and third doublewords of an XMM register or a 128-bit memory location. The first source operand is two packed signed doubleword integers stored in the first and third doublewords of an XMM register. The destination contains two packed signed quadword integers stored in an XMM register. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation.
For VPMULDQ (VEX. 256 encoded version), the second source operand is four packed signed doubleword integers stored in the first (low), third, fifth and seventh doublewords of an YMM register or a 256-bit memory location. The first source operand is four packed signed doubleword integers stored in the first, third, fifth and seventh doublewords of an XMM register. The destination contains four packed signed quadword integers stored in an YMM register. For 256-bit memory operands, 256 bits are fetched from memory, but only the first, third, fifth and seventh doublewords are used in the computation.
When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

## Operation

## PMULDQ (128-bit Legacy SSE version)

DEST[63:0] \& DEST[31:0] * SRC[31:0]
DEST[127:64] < DEST[95:64] * SRC[95:64]
DEST[VLMAX-1:128] (Unmodified)

VPMULDQ (VEX. 128 encoded version)
DEST[63:0] $\leqslant$ SRC1[31:0] * SRC2[31:0]
DEST[127:64] \& SRC1[95:64] * SRC2[95:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VPMULDQ (VEX. 256 encoded version)
DEST[63:0] \& SRC1[31:0] * SRC2[31:0]
DEST[127:64] < SRC1[95:64] * SRC2[95:64]
DEST[191:128] $\leftarrow$ SRC1[159:128] * SRC2[159:128]
DEST[255:192] $\leqslant$ SRC1[223:192] * SRC2[223:192]

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMULDQ: __m128i _mm_mul_epi32( __m128ia, __m128i b);

VPMULDQ: __m256i _mm256_mul_epi32( __m256i a, __m256i b);

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD
If VEX.L = 1.
If VEX.vvvv $=1111 B$.

## PMULHRSW - Packed Multiply High with Round and Scale



NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

PMULHRSW multiplies vertically each signed 16 -bit integer from the destination operand (first operand) with the corresponding signed 16-bit integer of the source operand (second operand), producing intermediate, signed 32bit integers. Each intermediate 32-bit integer is truncated to the 18 most significant bits. Rounding is always performed by adding 1 to the least significant bit of the 18 -bit intermediate result. The final result is obtained by selecting the 16 bits immediately to the right of the most significant bit of each 18 -bit intermediate result and packed to the destination operand.
When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
Legacy SSE version: Both operands can be MMX registers. The second source operand is an MMX register or a 64bit memory location.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

Operation
PMULHRSW (with 64-bit operands)
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >> 14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRc[63:48]) >> 14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:16] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
PMULHRSW (with 128-bit operand)
temp0[31:0] = INT32 ((DEST[15:0] * SRC[15:0]) >>14) + 1;
temp1[31:0] = INT32 ((DEST[31:16] * SRC[31:16]) >>14) + 1;
temp2[31:0] = INT32 ((DEST[47:32] * SRC[47:32]) >>14) + 1;
temp3[31:0] = INT32 ((DEST[63:48] * SRC[63:48]) >>14) + 1;
temp4[31:0] = INT32 ((DEST[79:64] * SRC[79:64]) >>14) + 1 ;
temp5[31:0] = INT32 ((DEST[95:80] * SRC[95:80]) >>14) + 1;
temp6[31:0] = INT32 ((DEST[111:96] * SRC[111:96]) >>14) + 1;
temp7[31:0] = INT32 ((DEST[127:112] * SRC[127:112) >>14) + 1;
DEST[15:0] = temp0[16:1];
DEST[31:16] = temp1[16:1];
DEST[47:32] = temp2[16:1];
DEST[63:48] = temp3[16:1];
DEST[79:64] = temp4[16:1];
DEST[95:80] = temp5[16:1];
DEST[111:96] = temp6[16:1];
DEST[127:112] = temp7[16:1];
VPMULHRSW (VEX. 128 encoded version)
tempO[31:0] < $\operatorname{INT32}(($ SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp1[31:0] < INT32 ((SRC1[31:16] * SRC2[31:16]) >>14) + 1
temp2[31:0] < INT32 ((SRC1[47:32] * SRC2[47:32]) >>14) + 1
temp3[31:0] < INT32 ((SRC1[63:48] * SRC2[63:48]) >>14) + 1
temp4[31:0] < INT32 ((SRC1[79:64] * SRC2[79:64]) >>14) + 1
temp5[31:0] < INT32 ((SRC1[95:80] * SRC2[95:80]) >>14) + 1
temp6[31:0] < INT32 ((SRC1[111:96] * SRC2[111:96]) >>14) + 1
temp7[31:0] \& INT32 ((SRC1[127:112] * SRC2[127:112) >>14) + 1
DEST[15:0] \& tempO[16:1]
DEST[31:16] \& temp1[16:1]
DEST[47:32] \& temp2[16:1]
DEST[63:48] \& temp3[16:1]
DEST[79:64] $\leftarrow$ temp4[16:1]
DEST[95:80] $\leftarrow$ temp5[16:1]
DEST[111:96] \& temp6[16:1]
DEST[127:112] \& temp7[16:1]
DEST[VLMAX-1:128] ¢0
VPMULHRSW (VEX. 256 encoded version)
temp0[31:0] < INT32 ((SRC1[15:0] * SRC2[15:0]) >>14) + 1
temp1[31:0] < $\operatorname{NNT32}(($ SRC1[31:16] * SRC2[31:16] ) >>14) +1
temp2[31:0] < $\operatorname{NNT32}((S R C 1[47: 32] ~ * ~ S R C 2[47: 32]) ~ \gg 14) ~+~ 1 ~$
temp3[31:0] < INT32 ((SRC1[63:48] * SRC2[63:48]) >>14) + 1
temp4[31:0] < INT32 ((SRC1[79:64] * SRC2[79:64]) >>14) + 1

```
temp5[31:0] < INT32 ((SRC1[95:80] * SRC2[95:80]) >>14) + 1
temp6[31:0] < INT32 ((SRC1[111:96] * SRC2[111:96]) >>14) + 1
temp7[31:0] < INT32 ((SRC1[127:112] * SRC2[127:112) >>14) + 1
temp8[31:0] < INT32 ((SRC1[143:128] * SRC2[143:128]) >>14) + 1
temp9[31:0] < INT32 ((SRC1[159:144] * SRC2[159:144]) >>14) + 1
temp10[31:0] < INT32 ((SRC1[75:160] * SRC2[175:160]) >>14) + 1
temp11[31:0] \leftarrow INT32 ((SRC1[191:176] * SRC2[191:176]) >>14) + 1
temp12[31:0] < INT32 ((SRC1[207:192] * SRC2[207:192]) >>14) + 1
temp13[31:0] < INT32 ((SRC1[223:208] * SRC2[223:208]) >>14) + 1
temp14[31:0] < INT32 ((SRC1[239:224] * SRC2[239:224]) >>14) + 1
temp15[31:0] < INT32 ((SRC1[255:240] * SRC2[255:240) >>14) + 1
Intel C/C++ Compiler Intrinsic Equivalents
PMULHRSW: __m64 _mm_mulhrs_pi16 (__m64 a,__m64 b)
(V)PMULHRSW: __m128i _mm_mulhrs_epi16 (__m128i a,__m128i b)
VPMULHRSW: __m256i _mm256_mulhrs_epi16 (__m256i a,__m256i b)
```

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMULHUW—Multiply Packed Unsigned Integers and Store High Result

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E4 $/ \Gamma^{1}$ <br> PMULHUW mm1, mm2/m64 | RM | V/V | SSE | Multiply the packed unsigned word integers in $m m 1$ register and mm2/m64, and store the high 16 bits of the results in mm 1 . |
| 66 OF E4 /г <br> PMULHUW xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply the packed unsigned word integers in $x m m 1$ and $x m m 2 / m 128$, and store the high 16 bits of the results in xmm1. |
| VEX.NDS.128.66.0F.WIG E4 /г VPMULHUW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply the packed unsigned word integers in $x m m 2$ and $x m m 3 / m 128$, and store the high 16 bits of the results in $x m m 1$. |
| VEX.NDS.256.66.0F.WIG E4 /г VPMULHUW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Multiply the packed unsigned word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\bullet} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM: $/ \mathrm{m} / \mathrm{m})$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD unsigned multiply of the packed unsigned word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each 32-bit intermediate results in the destination operand. (Figure 4-8 shows this operation when using 64-bit operands.)

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.


Figure 4-8. PMULHUW and PMULHW Instruction Operation Using 64-bit Operands

## Operation

```
PMULHUW (with 64-bit operands)
    TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
    TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
    TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
    TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
    DEST[15:0] }\leftarrow TEMPO[31:16]
    DEST[31:16] }\leftarrow TEMP1[31:16]
    DEST[47:32] }\leftarrow TEMP2[31:16]
    DEST[63:48] }\leftarrow TEMP3[31:16]
```

PMULHUW (with 128-bit operands)
TEMPO[31:0] $\leftarrow$ DEST[15:0] * SRC[15:0]; (* Unsigned multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
TEMP4[31:0] $\leftarrow \quad$ DEST[79:64] * SRC[79:64];
TEMP5[31:0] $\leftarrow \quad$ DEST[95:80] * SRC[95:80];
TEMP6[31:0] $\leftarrow \quad$ DEST[111:96] * SRC[111:96];
TEMP7[31:0] $\leftarrow \quad$ DEST[127:112] * SRC[127:112];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
DEST[79:64] $\leftarrow \quad$ TEMP4[31:16];
DEST[95:80] $\leftarrow$ TEMP5[31:16];
DEST[111:96] $\leftarrow$ TEMP6[31:16];
DEST[127:112] $\leftarrow$ TEMP7[31:16];
VPMULHUW (VEX. 128 encoded version)
TEMPO[31:0] $\leftarrow$ SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] \& SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] \& SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] \& SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] $\leftarrow$ SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] $\leftarrow$ SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] \& SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] \& SRC1[127:112] * SRC2[127:112]
DEST[15:0] $\leftarrow$ TEMPO[31:16]
DEST[31:16] $\leftarrow$ TEMP1[31:16]
DEST[47:32] $\leftarrow$ TEMP2[31:16]

```
DEST[63:48] < TEMP3[31:16]
DEST[79:64] \leftarrow TEMP4[31:16]
DEST[95:80] \leftarrow TEMP5[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[127:112] < TEMP7[31:16]
DEST[VLMAX-1:128] \leftarrow0
```

PMULHUW (VEX. 256 encoded version)
TEMPO[31:0] \& SRC1[15:0] * SRC2[15:0]
TEMP1[31:0] \& SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] $\leftarrow$ SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] $\leftarrow$ SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] < SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] $\leftarrow$ SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] \& SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] $\leftarrow ~ S R C 1[127: 112]$ * SRC2[127:112]
TEMP8[31:0] $\leftarrow ~ S R C 1[143: 128]$ * SRC2[143:128]
TEMP9[31:0] \& SRC1[159:144] * SRC2[159:144]
TEMP10[31:0] $\leftarrow$ SRC1[175:160] * SRC2[175:160]
TEMP11[31:0] < SRC1[191:176] * SRC2[191:176]
TEMP12[31:0] \& SRC1[207:192] * SRC2[207:192]
TEMP13[31:0] \& SRC1[223:208] * SRC2[223:208]
TEMP14[31:0] $\leftarrow$ SRC1[239:224] * SRC2[239:224]
TEMP15[31:0] $\leftarrow$ SRC1[255:240] * SRC2[255:240]
DEST[15:0] $\leftarrow$ TEMPO[31:16]
DEST[31:16] $\leftarrow$ TEMP1[31:16]
DEST[47:32] $\leftarrow$ TEMP2[31:16]
DEST[63:48] $\leftarrow$ TEMP3[31:16]
DEST[79:64] $\leftarrow$ TEMP4[31:16]
DEST[95:80] $\leftarrow$ TEMP5[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[127:112] $\leftarrow$ TEMP7[31:16]
DEST[143:128] $\leftarrow$ TEMP8[31:16]
DEST[159:144] $\leftarrow$ TEMP9[31:16]
DEST[175:160] $\leftarrow$ TEMP10[31:16]
DEST[191:176] $\leftarrow$ TEMP11[31:16]
DEST[207:192] $\leftarrow$ TEMP12[31:16]
DEST[223:208] $\leftarrow$ TEMP13[31:16]
DEST[239:224] < TEMP14[31:16]
DEST[255:240] $\leftarrow$ TEMP15[31:16]

Intel C/C++ Compiler Intrinsic Equivalent

| PMULHUW: | _-m64_mm_mulhi_pu16(__m64 a, __m64 b) |
| :--- | :--- |
| (V)PMULHUW: | _-m128i _mm_mulhi_epu16 ( __m128i a, _m128i b) |
| VPMULHUW: | _-m256i_mm256_mulhi_epu16 ( __m256i a, __m256i b) |

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMULHW—Multiply Packed Signed Integers and Store High Result

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E5 $/ \Gamma^{1}$ <br> PMULHW mm, mm/m64 | RM | V/V | MMX | Multiply the packed signed word integers in $m m 1$ register and mm2/m64, and store the high 16 bits of the results in mm 1 . |
| 66 OF E5 /r <br> PMULHW xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply the packed signed word integers in $x m m 1$ and $x m m 2 / m 128$, and store the high 16 bits of the results in $x m m 1$. |
| VEX.NDS.128.66.0F.WIG E5 /г VPMULHW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply the packed signed word integers in $x m m 2$ and $x m m 3 / m 128$, and store the high 16 bits of the results in $x m m 1$. |
| VEX.NDS.256.66.0F.WIG E5 /r VPMULHW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Multiply the packed signed word integers in ymm2 and ymm3/m256, and store the high 16 bits of the results in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the high 16 bits of each intermediate 32-bit result in the destination operand. (Figure 4-8 shows this operation when using 64-bit operands.)
n 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.

## Operation

```
PMULHW (with 64-bit operands)
    TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
    TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
    TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
    TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
    DEST[15:0] \leftarrow TEMPO[31:16];
```

```
DEST[31:16] \leftarrow TEMP1[31:16];
DEST[47:32] }\leftarrow TEMP2[31:16];
DEST[63:48] \leftarrow TEMP3[31:16];
```

PMULHW (with 128-bit operands)
TEMPO[31:0] $\leftarrow \quad$ DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
TEMP1[31:0] $\leftarrow \quad$ DEST[31:16] * SRC[31:16];
TEMP2[31:0] $\leftarrow \quad$ DEST[47:32] * SRC[47:32];
TEMP3[31:0] $\leftarrow \quad$ DEST[63:48] * SRC[63:48];
TEMP4[31:0] $\leftarrow \quad$ DEST[79:64] * SRC[79:64];
TEMP5[31:0] $\leftarrow \quad$ DEST[95:80] * SRC[95:80];
TEMP6[31:0] $\leftarrow \quad$ DEST[111:96] * SRC[111:96];
TEMP7[31:0] $\leftarrow \quad$ DEST[127:112] * SRC[127:112];
DEST[15:0] $\leftarrow \quad$ TEMPO[31:16];
DEST[31:16] $\leftarrow \quad$ TEMP1[31:16];
DEST[47:32] $\leftarrow \quad$ TEMP2[31:16];
DEST[63:48] $\leftarrow \quad$ TEMP3[31:16];
DEST[79:64] $\leftarrow \quad$ TEMP4[31:16];
DEST[95:80] $\leftarrow \quad$ TEMP5[31:16];
DEST[111:96] $\leftarrow$ TEMP6[31:16];
DEST[127:112] $\leftarrow$ TEMP7[31:16];
VPMULHW (VEX. 128 encoded version)
TEMPO[31:0] $\leftarrow$ SRC1[15:0] * SRC2[15:0] (*Signed Multiplication*)
TEMP1[31:0] $\leftarrow$ SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] $\leftarrow$ SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] \& SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] $\leqslant$ SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] $\leqslant$ SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] $\leftarrow$ SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] \& SRC1[127:112] * SRC2[127:112]
DEST[15:0] $\leftarrow$ TEMPO[31:16]
DEST[31:16] $\leftarrow$ TEMP1[31:16]
DEST[47:32] $\leftarrow$ TEMP2[31:16]
DEST[63:48] $\leftarrow$ TEMP3[31:16]
DEST[79:64] $\leftarrow$ TEMP4[31:16]
DEST[95:80] $\leftarrow$ TEMP5[31:16]
DEST[111:96] $\leftarrow$ TEMP6[31:16]
DEST[127:112] $\leftarrow$ TEMP7[31:16]
DEST[VLMAX-1:128] $\leftarrow 0$
PMULHW (VEX. 256 encoded version)
TEMPO[31:0] $\leftarrow$ SRC1[15:0] * SRC2[15:0] (*Signed Multiplication*)
TEMP1[31:0] $\leftarrow$ SRC1[31:16] * SRC2[31:16]
TEMP2[31:0] < SRC1[47:32] * SRC2[47:32]
TEMP3[31:0] < SRC1[63:48] * SRC2[63:48]
TEMP4[31:0] \& SRC1[79:64] * SRC2[79:64]
TEMP5[31:0] $\leqslant$ SRC1[95:80] * SRC2[95:80]
TEMP6[31:0] < SRC1[111:96] * SRC2[111:96]
TEMP7[31:0] < SRC1[127:112] * SRC2[127:112]
TEMP8[31:0] \& SRC1[143:128] * SRC2[143:128]
TEMP9[31:0] < SRC1[159:144] * SRC2[159:144]
TEMP10[31:0] $\leftarrow$ SRC1[175:160] * SRC2[175:160]
TEMP11[31:0] $\leftarrow ~ S R C 1[191: 176] ~ * ~ S R C 2[191: 176] ~$
TEMP12[31:0] $\leftarrow$ SRC1[207:192] * SRC2[207:192]

```
TEMP13[31:0] < SRC1[223:208] * SRC2[223:208]
TEMP14[31:0] & SRC1[239:224] * SRC2[239:224]
TEMP15[31:0] & SRC1[255:240] * SRC2[255:240]
DEST[15:0] < TEMPO[31:16]
DEST[31:16] < TEMP1[31:16]
DEST[47:32] \leftarrow TEMP2[31:16]
DEST[63:48] \leftarrow TEMP3[31:16]
DEST[79:64] \leftarrow TEMP4[31:16]
DEST[95:80] < TEMP5[31:16]
DEST[111:96] < TEMP6[31:16]
DEST[127:112] < TEMP7[31:16]
DEST[143:128] < TEMP8[31:16]
DEST[159:144] < TEMP9[31:16]
DEST[175:160] < TEMP10[31:16]
DEST[191:176] < TEMP11[31:16]
DEST[207:192] < TEMP12[31:16]
DEST[223:208] < TEMP13[31:16]
DEST[239:224] < TEMP14[31:16]
DEST[255:240] \leftarrow TEMP15[31:16]
```

Intel C/C++ Compiler Intrinsic Equivalent
PMULHW: __m64 _mm_mulhi_pi16 (__m64 m1, __m64 m2)
(V)PMULHW: __m128i _mm_mulhi_epi16 ( __m128i a, __m128i b)

VPMULHW: __m256i _mm256_mulhi_epi16 ( __m256i a, __m256i b)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PMULLD - Multiply Packed Signed Dword Integers and Store Low Result

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag |
| :--- | :--- | :--- | :--- | | Description |
| :--- |
| 66 0F $3840 / r$ |
| PMULLD $x m m 1, x m m 2 / m 128$ |
| VM |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs four signed multiplications from four pairs of signed dword integers and stores the lower 32 bits of the four 64-bit products in the destination operand (first operand). Each dword element in the destination operand is multiplied with the corresponding dword element of the source operand (second operand) to obtain a 64-bit intermediate product.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

```
Temp0[63:0] \leftarrow DEST[31:0] * SRC[31:0];
Temp1[63:0] < DEST[63:32] * SRC[63:32];
Temp2[63:0] < DEST[95:64] * SRC[95:64];
Temp3[63:0] & DEST[127:96] * SRC[127:96];
DEST[31:0] < Temp0[31:0];
DEST[63:32] & Temp1[31:0];
DEST[95:64] < Temp2[31:0];
DEST[127:96] < Temp3[31:0];
```

VPMULLD (VEX. 128 encoded version)
Temp0[63:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
Temp1[63:0] $\leftarrow$ SRC1[63:32] * SRC2[63:32]
Temp2[63:0] $\leftarrow$ SRC1[95:64] * SRC2[95:64]
Temp3[63:0] $\leftarrow$ SRC1[127:96] * SRC2[127:96]
DEST[31:0] $\leftarrow$ Temp0[31:0]

```
DEST[63:32] < Temp1[31:0]
DEST[95:64] < Temp2[31:0]
DEST[127:96] \leftarrow Temp3[31:0]
DEST[VLMAX-1:128] <0
```

VPMULLD (VEX. 256 encoded version)
Temp0[63:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
Temp1[63:0] \& SRC1[63:32] * SRC2[63:32]
Temp2[63:0] $\leftarrow$ SRC1[95:64] * SRC2[95:64]
Temp3[63:0] $\leftarrow$ SRC1[127:96] * SRC2[127:96]
Temp4[63:0] $\leftarrow$ SRC1[159:128] * SRC2[159:128]
Temp5[63:0] $\leftarrow$ SRC1[191:160] * SRC2[191:160]
Temp6[63:0] \& SRC1[223:192] * SRC2[223:192]
Temp7[63:0] $\leftarrow$ SRC1[255:224] * SRC2[255:224]

Intel C/C++ Compiler Intrinsic Equivalent
(V)PMULLUD: __m128i _mm_mullo_epi32(__m128i a, __m128i b);

VPMULLD: __m256i _mm256_mullo_epi32(__m256i a, __m256i b);

Flags Affected
None.

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.L = 1.

## PMULLW—Multiply Packed Signed Integers and Store Low Result

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D5 $/ \Gamma^{1}$ | RM | V/V | MMX | Multiply the packed signed word integers in |
| PMULLW mm, mm/m64 |  |  |  | $m m 1$ register and mm2/m64, and store the low 16 bits of the results in mm 1 . |
| 66 0F D5 /r | RM | V/V | SSE2 | Multiply the packed signed word integers in |
| PMULLW xmm1, xmm2/m128 |  |  |  | $x m m 1$ and $x m m 2 / m 128$, and store the low 16 bits of the results in $x m m 1$. |
| VEX.NDS.128.66.0F.WIG D5 / | RVM | V/V | AVX | Multiply the packed dword signed integers in |
| VPMULLW xmm1, xmm2, xmm3/m128 |  |  |  | $x m m 2$ and $x m m 3 / m 128$ and store the low 32 bits of each product in $x \mathrm{~mm} 1$. |
| VEX.NDS.256.66.0F.WIG D5 /r | RVM | V/V | AVX2 | Multiply the packed signed word integers in |
| VPMULLW ymm1, ymm2, ymm3/m256 |  |  |  | $y m m 2$ and $y m m 3 / m 256$, and store the low 16 bits of the results in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD signed multiply of the packed signed word integers in the destination operand (first operand) and the source operand (second operand), and stores the low 16 bits of each intermediate 32 -bit result in the destination operand. (Figure 4-8 shows this operation when using 64-bit operands.)
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0, otherwise the instruction will \#UD.
VEX. 256 encoded version: The second source operand can be an YMM register or a 256-bit memory location. The first source and destination operands are YMM registers.


Figure 4-9. PMULLU Instruction Operation Using 64-bit Operands

## Operation

```
PMULLW (with 64-bit operands)
    TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
    TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
    TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
    TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
    DEST[15:0] }\leftarrow TEMPO[15:0]
    DEST[31:16] \leftarrow TEMP1[15:0];
    DEST[47:32] \leftarrow TEMP2[15:0];
    DEST[63:48] \leftarrow TEMP3[15:0];
PMULLW (with 128-bit operands)
        TEMPO[31:0] \leftarrow DEST[15:0] * SRC[15:0]; (* Signed multiplication *)
        TEMP1[31:0] \leftarrow DEST[31:16] * SRC[31:16];
        TEMP2[31:0] \leftarrow DEST[47:32] * SRC[47:32];
        TEMP3[31:0] \leftarrow DEST[63:48] * SRC[63:48];
        TEMP4[31:0] \leftarrow DEST[79:64]*SRC[79:64];
        TEMP5[31:0] \leftarrow DEST[95:80] * SRC[95:80];
        TEMP6[31:0] \leftarrow DEST[111:96] * SRC[111:96];
        TEMP7[31:0] \leftarrow DEST[127:112]* SRC[127:112];
        DEST[15:0] }\leftarrow TEMPO[15:0]
        DEST[31:16] \leftarrow TEMP1[15:0];
        DEST[47:32] }\leftarrow TEMP2[15:0]
        DEST[63:48] }\leftarrow TEMP3[15:0]
        DEST[79:64] \leftarrow TEMP4[15:0];
        DEST[95:80] \leftarrow TEMP5[15:0];
        DEST[111:96] \leftarrow TEMP6[15:0];
        DEST[127:112] \leftarrow TEMP7[15:0];
```

VPMULLW (VEX. 128 encoded version)
Temp0[31:0] < SRC1[15:0] * SRC2[15:0]
Temp1[31:0] \& SRC1[31:16] * SRC2[31:16]
Temp2[31:0] < SRC1[47:32] * SRC2[47:32]
Temp3[31:0] < SRC1[63:48] * SRC2[63:48]
Temp4[31:0] < SRC1[79:64] * SRC2[79:64]
Temp5[31:0] \& SRC1[95:80] * SRC2[95:80]
Temp6[31:0] \& SRC1[111:96] * SRC2[111:96]
Temp7[31:0] $\leftarrow$ SRC1[127:112] *SRC2[127:112]
DEST[15:0] $\leftarrow$ TempO[15:0]
DEST[31:16] $\leftarrow \operatorname{Temp1[15:0]~}$
DEST[47:32] $\leftarrow$ Temp2[15:0]

DEST[63:48] $\leftarrow$ Temp3[15:0]
DEST[79:64] $\leftarrow$ Temp4[15:0]
DEST[95:80] $\leftarrow$ Temp5[15:0]
DEST[111:96] $\leftarrow$ Temp6[15:0]
DEST[127:112] $\leftarrow$ Temp7[15:0]
DEST[VLMAX-1:128] $\leftarrow 0$
VPMULLD (VEX. 256 encoded version)
TempO[63:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
Temp1[63:0] $\leftarrow$ SRC1[63:32] * SRC2[63:32]
Temp2[63:0] $\leqslant$ SRC1[95:64] * SRC2[95:64]
Temp3[63:0] $\leftarrow$ SRC1[127:96] * SRC2[127:96]
Temp4[63:0] $\leftarrow$ SRC1[159:128] * SRC2[159:128]
Temp5[63:0] $\leftarrow$ SRC1[191:160] * SRC2[191:160]
Temp6[63:0] $\leftarrow$ SRC1[223:192] * SRC2[223:192]
Temp7[63:0] \& SRC1[255:224] * SRC2[255:224]
DEST[31:0] $\leftarrow$ Temp0[31:0]
DEST[63:32] $\leftarrow$ Temp1[31:0]
DEST[95:64] $\leftarrow$ Temp2[31:0]
DEST[127:96] $\leftarrow$ Temp3[31:0]
DEST[159:128] $\leftarrow$ Temp4[31:0]
DEST[191:160] $\leftarrow$ Temp5[31:0]
DEST[223:192] $\leftarrow$ Temp6[31:0]
DEST[255:224] $\leftarrow$ Temp7[31:0]

Intel C/C++ Compiler Intrinsic Equivalent
PMULLW: __m64 _mm_mullo_pi16(__m64 m1, __m64 m2)
(V)PMULLW: __m128i_mm_mullo_epi16 ( __m128i a, __m128i b)

VPMULLW: __m256i _mm256_mullo_epi16 ( __m256i a, __m256i b);
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PMULUDQ—Multiply Packed Unsigned Doubleword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F4 $/ \Gamma^{1}$ PMULUDQ mm1, mm2/m64 | RM | V/V | SSE2 | Multiply unsigned doubleword integer in mm1 by unsigned doubleword integer in mm2/m64, and store the quadword result in mm 1 . |
| 66 OF F4 /r <br> PMULUDQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Multiply packed unsigned doubleword integers in $x m m 1$ by packed unsigned doubleword integers in $x m m 2 / m 128$, and store the quadword results in xmm1. |
| VEX.NDS.128.66.0F.WIG F4 /г VPMULUDQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Multiply packed unsigned doubleword integers in xmm2 by packed unsigned doubleword integers in $x m m 3 / m 128$, and store the quadword results in $x \mathrm{~mm} 1$. |
| VEX.NDS.256.66.0F.WIG F4 /r VPMULUDQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Multiply packed unsigned doubleword integers in ymm2 by packed unsigned doubleword integers in ymm3/m256, and store the quadword results in ymm1. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Multiplies the first operand (destination operand) by the second operand (source operand) and stores the result in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Legacy SSE version: The source operand can be an unsigned doubleword integer stored in the low doubleword of an MMX technology register or a 64-bit memory location. The destination operand can be an unsigned doubleword integer stored in the low doubleword an MMX technology register. The result is an unsigned quadword integer stored in the destination an MMX technology register. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).
For 64-bit memory operands, 64 bits are fetched from memory, but only the low doubleword is used in the computation.
128-bit Legacy SSE version: The second source operand is two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or a 128-bit memory location. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first source operand is two packed unsigned doubleword integers stored in the first and third doublewords of an XMM register. The destination contains two packed unsigned quadword integers stored in an XMM register. Bits (VLMAX$1: 128$ ) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: The second source operand is two packed unsigned doubleword integers stored in the first (low) and third doublewords of an XMM register or a 128-bit memory location. For 128-bit memory operands, 128 bits are fetched from memory, but only the first and third doublewords are used in the computation. The first
source operand is two packed unsigned doubleword integers stored in the first and third doublewords of an XMM register. The destination contains two packed unsigned quadword integers stored in an XMM register. Bits (VLMAX$1: 128)$ of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand is four packed unsigned doubleword integers stored in the first (low), third, fifth and seventh doublewords of a YMM register or a 256-bit memory location. For 256-bit memory operands, 256 bits are fetched from memory, but only the first, third, fifth and seventh doublewords are used in the computation. The first source operand is four packed unsigned doubleword integers stored in the first, third, fifth and seventh doublewords of an YMM register. The destination contains four packed unaligned quadword integers stored in an YMM register.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PMULUDQ (with 64-Bit operands) <br> DEST[63:0] $\leftarrow \operatorname{DEST[31:0]~*~SRC[31:0];~}$

```
PMULUDQ (with 128-Bit operands)
    DEST[63:0] \leftarrow DEST[31:0] * SRC[31:0];
    DEST[127:64] \leftarrow DEST[95:64] * SRC[95:64];
```

VPMULUDQ (VEX. 128 encoded version)
DEST[63:0] $\leftarrow \operatorname{SRC1}[31: 0]$ * SRC2[31:0]
DEST[127:64] $\leftarrow$ SRC1[95:64] * SRC2[95:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VPMULUDQ (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[31:0] * SRC2[31:0]
DEST[127:64] < SRC1[95:64] * SRC2[95:64
DEST[191:128] \& SRC1[159:128] * SRC2[159:128]
DEST[255:192] $\leftarrow$ SRC1[223:192] * SRC2[223:192]
Intel C/C++ Compiler Intrinsic Equivalent

| PMULUDQ: | _m64 _mm_mul_su32 (_m64 a, __m64 b) |
| :---: | :---: |
| (V)PMULUDQ: | __m128i_mm_mul_epu32 ( __m128i a, __m128i b) |
| VPMULUDQ: | m256i _mm256_mul_epu32( __m256i a, __m256i b) |

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## POP-Pop a Value from the Stack

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8F/0 | POP r/m16 | M | Valid | Valid | Pop top of stack into m16; increment stack pointer. |
| 8F /0 | POP r/m32 | M | N.E. | Valid | Pop top of stack into m32; increment stack pointer. |
| 8F/0 | POP r/m64 | M | Valid | N.E. | Pop top of stack into m64; increment stack pointer. Cannot encode 32-bit operand size. |
| $58+r w$ | POP r16 | 0 | Valid | Valid | Pop top of stack into r16; increment stack pointer. |
| $58+r d$ | POP r32 | 0 | N.E. | Valid | Pop top of stack into r32; increment stack pointer. |
| 58+ rd | POP r64 | 0 | Valid | N.E. | Pop top of stack into r64; increment stack pointer. Cannot encode 32-bit operand size. |
| 1F | POP DS | NP | Invalid | Valid | Pop top of stack into DS; increment stack pointer. |
| 07 | POP ES | NP | Invalid | Valid | Pop top of stack into ES; increment stack pointer. |
| 17 | POP SS | NP | Invalid | Valid | Pop top of stack into SS; increment stack pointer. |
| OF A1 | POP FS | NP | Valid | Valid | Pop top of stack into FS; increment stack pointer by 16 bits. |
| OF A1 | POP FS | NP | N.E. | Valid | Pop top of stack into FS; increment stack pointer by 32 bits. |
| OF A1 | POP FS | NP | Valid | N.E. | Pop top of stack into FS; increment stack pointer by 64 bits. |
| OF A9 | POP GS | NP | Valid | Valid | Pop top of stack into GS; increment stack pointer by 16 bits. |
| OF A9 | POP GS | NP | N.E. | Valid | Pop top of stack into GS; increment stack pointer by 32 bits. |
| OF A9 | POP GS | NP | Valid | N.E. | Pop top of stack into GS; increment stack pointer by 64 bits. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (w) | NA | NA | NA |
| 0 | opcode + rd (w) | NA | NA | NA |
| NP | NA | NA | NA | NA |

## Description

Loads the value from the top of the stack to the location specified with the destination operand (or explicit opcode) and then increments the stack pointer. The destination operand can be a general-purpose register, memory location, or segment register.

Address and operand sizes are determined and used as follows:

- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).

The address size is used only when writing to a destination operand in memory.

- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes ( 66 H or REX.W).
The operand size ( 16,32 , or 64 bits) determines the amount by which the stack pointer is incremented ( 2,4 or 8).
- Stack-address size. Outside of 64-bit mode, the B flag in the current stack-segment descriptor determines the size of the stack pointer ( 16 or 32 bits); in 64 -bit mode, the size of the stack pointer is always 64 bits.

The stack-address size determines the width of the stack pointer when reading from the stack in memory and when incrementing the stack pointer. (As stated above, the amount by which the stack pointer is incremented is determined by the operand size.)

If the destination operand is one of the segment registers DS, ES, FS, GS, or SS, the value loaded into the register must be a valid segment selector. In protected mode, popping a segment selector into a segment register automatically causes the descriptor information associated with that segment selector to be loaded into the hidden (shadow) part of the segment register and causes the selector and the descriptor information to be validated (see the "Operation" section below).
A NULL value (0000-0003) may be popped into the DS, ES, FS, or GS register without causing a general protection fault. However, any subsequent attempt to reference a segment whose corresponding segment register is loaded with a NULL value causes a general protection exception (\#GP). In this situation, no memory reference occurs and the saved value of the segment register is NULL.
The POP instruction cannot pop a value into the CS register. To load the CS register from the stack, use the RET instruction.
If the ESP register is used as a base register for addressing a destination operand in memory, the POP instruction computes the effective address of the operand after it increments the ESP register. For the case of a 16-bit stack where ESP wraps to OH as a result of the POP instruction, the resulting location of the memory write is processor-family-specific.
The POP ESP instruction increments the stack pointer (ESP) before data at the old top of stack is written into the destination.

A POP SS instruction inhibits all interrupts, including the NMI interrupt, until after execution of the next instruction. This action allows sequential execution of POP SS and MOV ESP, EBP instructions without the danger of having an invalid stack during an interrupt ${ }^{1}$. However, use of the LSS instruction is the preferred method of loading the SS and ESP registers.
In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). When in 64-bit mode, POPs using 32-bit operands are not encodable and POPs to DS, ES, SS are not valid. See the summary chart at the beginning of this section for encoding data and limits.

```
Operation
IF StackAddrSize = 32
    THEN
        IF OperandSize = 32
            THEN
                DEST \leftarrow SS:ESP; (* Copy a doubleword *)
                ESP \leftarrow ESP + 4;
            ELSE (* OperandSize = 16*)
                DEST \leftarrow SS:ESP; (* Copy a word *)
```

1. If a code instruction breakpoint (for debug) is placed on an instruction located immediately after a POP SS instruction, the breakpoint may not be triggered. However, in a sequence of instructions that POP the SS register, only the first instruction in the sequence is guaranteed to delay an interrupt.
In the following sequence, interrupts may be recognized before POP ESP executes:
POP SS
POP SS
POP ESP
$\mathrm{ESP} \leftarrow \mathrm{ESP}+2 ;$
FI;
ELSE IF StackAddrSize = 64
THEN
IF OperandSize $=64$
THEN
DEST $\leftarrow$ SS:RSP; (* Copy quadword *)
RSP $\leftarrow \mathrm{RSP}+8$;
ELSE (* OperandSize = 16*)
DEST $\leftarrow$ SS:RSP; (* Copy a word *)
RSP $\leftarrow \mathrm{RSP}+2 ;$
Fl ;
FI;
ELSE StackAddrSize $=16$
THEN
IF OperandSize $=16$
THEN
DEST $\leftarrow$ SS:SP; (* Copy a word *)
$\mathrm{SP} \leftarrow \mathrm{SP}+2$;
ELSE (* OperandSize = 32 *)
DEST $\leftarrow$ SS:SP; (* Copy a doubleword *) $S P \leftarrow S P+4 ;$
Fl ;

FI;

Loading a segment register while in protected mode results in special actions, as described in the following listing. These checks are performed on the segment selector and the segment descriptor it points to.

```
64-BIT_MODE
IF FS, or GS is loaded with non-NULL selector;
    THEN
        IF segment selector index is outside descriptor table limits
            OR segment is not a data or readable code segment
            OR ((segment is a data or nonconforming code segment)
                AND (both RPL and CPL > DPL))
                    THEN #GP(selector);
            IF segment not marked present
                THEN #NP(selector);
        ELSE
            SegmentRegister }\leftarrow\mathrm{ segment selector;
            SegmentRegister }\leftarrow\mathrm{ segment descriptor;
        Fl;
FI;
IF FS, or GS is loaded with a NULL selector;
            THEN
            SegmentRegister }\leftarrow segment selector
            SegmentRegister }\leftarrow\mathrm{ segment descriptor;
Fl;
```

PREOTECTED MODE OR COMPATIBILITY MODE;
IF SS is loaded;

```
    THEN
        IF segment selector is NULL
        THEN #GP(0);
    FI;
    IF segment selector index is outside descriptor table limits
        or segment selector's RPL = CPL
        or segment is not a writable data segment
        or DPL }=\textrm{CPL
            THEN #GP(selector);
        FI;
        IF segment not marked present
        THEN #SS(selector);
        ELSE
            SS }\leftarrow\mathrm{ segment selector;
            SS }\leftarrow\mathrm{ segment descriptor;
        FI;
FI;
IF DS, ES, FS, or GS is loaded with non-NULL selector;
    THEN
        IF segment selector index is outside descriptor table limits
            or segment is not a data or readable code segment
            or ((segment is a data or nonconforming code segment)
            and (both RPL and CPL > DPL))
                    THEN #GP(selector);
        FI;
        IF segment not marked present
            THEN #NP(selector);
            ELSE
                SegmentRegister }\leftarrow\mathrm{ segment selector;
                SegmentRegister }\leftarrow\mathrm{ segment descriptor;
        FI;
FI;
IF DS, ES, FS, or GS is loaded with a NULL selector
    THEN
        SegmentRegister \leftarrow segment selector;
        SegmentRegister }\leftarrow\mathrm{ segment descriptor;
FI;
Flags Affected
None.
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If attempt is made to load SS register with NULL segment selector. \\
If the destination operand is in a non-writable segment. \\
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment \\
selector. \\
\#GP(selector) & \begin{tabular}{l} 
If segment selector index is outside descriptor table limits. \\
If the SS register is being loaded and the segment selector's RPL and the segment descriptor's \\
DPL are not equal to the CPL.
\end{tabular}
\end{tabular}
```

If the SS register is being loaded and the segment pointed to is a non-writable data segment.
If the DS, ES, FS, or GS register is being loaded and the segment pointed to is not a data or readable code segment.
If the DS, ES, FS, or GS register is being loaded and the segment pointed to is a data or nonconforming code segment, but both the RPL and the CPL are greater than the DPL.

```
#SS(0) If the current top of stack is not within the stack segment.
    If a memory operand effective address is outside the SS segment limit.
#SS(selector) If the SS register is being loaded and the segment pointed to is marked not present.
#NP If the DS, ES, FS, or GS register is being loaded and the segment pointed to is marked not
    present.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment
    checking is enabled.
#UD If the LOCK prefix is used.
```


## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \#UD If the LOCK prefix is used.

## Virtual-8086 Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#PF(fault-code) If a page fault occurs.
\# $A C(0) \quad$ If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(U) | If the stack address is in a non-canonical form. |
| \#GP(selector) | If the descriptor is outside the descriptor table limit. |
| If the FS or GS register is being loaded and the segment pointed to is not a data or readable |  |
| code segment. |  |
| If the FS or GS register is being loaded and the segment pointed to is a data or nonconforming |  |
| code segment, but both the RPL and the CPL are greater than the DPL. |  |
|  | If an unaligned memory reference is made while alignment checking is enabled. <br> \#AC(0) |
| \#PF(fault-code) <br> \#NP a page fault occurs. | If the FS or GS register is being loaded and the segment pointed to is marked not present. |
| \#UD | If the LOCK prefix is used. |

## POPA/POPAD-Pop All General-Purpose Registers

| Opcode | Instruction | Op/ <br> En | C4-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 61 | POPA | NP | Invalid | Valid | Pop DI, SI, BP, BX, DX, CX, and AX. |
| 61 | POPAD | $N P$ | Invalid | Valid | Pop EDI, ESI, EBP, EBX, EDX, ECX, and EAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Pops doublewords (POPAD) or words (POPA) from the stack into the general-purpose registers. The registers are loaded in the following order: EDI, ESI, EBP, EBX, EDX, ECX, and EAX (if the operand-size attribute is 32) and DI, SI, BP, BX, DX, CX, and AX (if the operand-size attribute is 16). (These instructions reverse the operation of the PUSHA/PUSHAD instructions.) The value on the stack for the ESP or SP register is ignored. Instead, the ESP or SP register is incremented after each register is loaded.
The POPA (pop all) and POPAD (pop all double) mnemonics reference the same opcode. The POPA instruction is intended for use when the operand-size attribute is 16 and the POPAD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when POPA is used and to 32 when POPAD is used (using the operand-size override prefix [66H] if necessary). Others may treat these mnemonics as synonyms (POPA/POPAD) and use the current setting of the operand-size attribute to determine the size of values to be popped from the stack, regardless of the mnemonic used. (The D flag in the current code segment's segment descriptor determines the operand-size attribute.)
This instruction executes as described in non-64-bit modes. It is not valid in 64-bit mode.

```
Operation
IF 64-Bit Mode
    THEN
            #UD;
ELSE
    IF OperandSize = 32 (* Instruction = POPAD *)
    THEN
            EDI }\leftarrow
            ESI }\leftarrow\textrm{Pop();
            EBP }\leftarrow\textrm{Pop();
            Increment ESP by 4; (* Skip next 4 bytes of stack *)
            EBX \leftarrowPop();
            EDX \leftarrowPOp();
            ECX \leftarrowPop();
            EAX \leftarrowPop();
        ELSE (* OperandSize = 16, instruction = POPA *)
            DI}\leftarrow\textrm{Pop();
            SI}\leftarrow\textrm{Pop();
            BP \leftarrow Pop();
            Increment ESP by 2; (* Skip next 2 bytes of stack *)
            BX \leftarrowPop();
            DX}\leftarrowPop()
            CX}\leftarrowPop()
            AX}\leftarrowPop()
    Fl;
FI;
```

Flags Affected
None.

Protected Mode Exceptions
\#SS(0) If the starting or ending stack address is not within the stack segment.
\#PF(fault-code) If a page fault occurs.
\# $A C(0) \quad$ If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#SS If the starting or ending stack address is not within the stack segment.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#SS(0) If the starting or ending stack address is not within the stack segment.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
Same as for protected mode exceptions.

## 64-Bit Mode Exceptions

\#UD If in 64-bit mode.

## POPCNT - Return the Count of Number of Bits Set to 1

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F3 0F B8 $/ r$ | POPCNT $r 16, ~ r / m 16$ | RM | Valid | Valid | POPCNT on $r / m 16$ |
| F3 0F B8 $/ r$ | POPCNT $r 32, r / m 32$ | RM | Valid | Valid | POPCNT on $r / m 32$ |
| F3 REX.W OF B8 $/ r$ | POPCNT $r 64, r / m 64$ | RM | Valid | N.E. | POPCNT on $r / m 64$ |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM: $\mathbf{~} / \mathrm{m}(r)$ | NA | NA |

## Description

This instruction calculates of number of bits set to 1 in the second operand (source) and returns the count in the first operand (a destination register).

## Operation

```
Count = 0;
```

For ( $\mathrm{i}=0 ; \mathrm{i}$ < OperandSize; $\mathrm{i}^{++}$)
\{ IF (SRC[ i] = 1) // i'th bit
THEN Count++; FI;
\}
DEST $\leftarrow$ Count;

Flags Affected
$\mathrm{OF}, \mathrm{SF}, \mathrm{ZF}, \mathrm{AF}, \mathrm{CF}, \mathrm{PF}$ are all cleared. ZF is set if $\mathrm{SRC}=0$, otherwise ZF is cleared.

Intel C/C++ Compiler Intrinsic Equivalent
POPCNT: int _mm_popent_u32(unsigned int a);
POPCNT: int64_t _mm_popcnt_u64(unsigned __int64 a);

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS or GS segments. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF (fault-code) | For a page fault. <br> \#AC(0) |
| If an unaligned memory reference is made while the current privilege level is 3 and alignment <br> checking is enabled. |  |
| \#UD | If CPUID.01H:ECX.POPCNT [Bit 23] $=0$. |
|  | If LOCK prefix is used. |

## Real-Address Mode Exceptions

| \#GP(0) | If any part of the operand lies outside of the effective address space from 0 to 0FFFFH. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If CPUID.01H:ECX.POPCNT [Bit 23] $=0$. |
|  | If LOCK prefix is used. |

Virtual 8086 Mode Exceptions
\#GP(0)
If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.

| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| :--- | :--- |
| \#PF (fault-code) | For a page fault. |
| \#AC(0) | If an unaligned memory reference is made while alignment checking is enabled. |
| \#UD | If CPUID.01H:ECX.POPCNT [Bit 23] $=0$. |
|  | If LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in Protected Mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#PF (fault-code) | For a page fault. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If CPUID.01H:ECX.POPCNT [Bit 23] $=0$. |
|  | If LOCK prefix is used. |

POPF/POPFD/POPFQ—Pop Stack into EFLAGS Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $9 D$ | POPF | NP | Valid | Valid | Pop top of stack into lower 16 bits of EFLAGS. |
| $9 D$ | POPFD | NP | N.E. | Valid | Pop top of stack into EFLAGS. |
| $9 D$ | POPFQ | NP | Valid | N.E. | Pop top of stack and zero-extend into RFLAGS. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Pops a doubleword (POPFD) from the top of the stack (if the current operand-size attribute is 32 ) and stores the value in the EFLAGS register, or pops a word from the top of the stack (if the operand-size attribute is 16) and stores it in the lower 16 bits of the EFLAGS register (that is, the FLAGS register). These instructions reverse the operation of the PUSHF/PUSHFD instructions.

The POPF (pop flags) and POPFD (pop flags double) mnemonics reference the same opcode. The POPF instruction is intended for use when the operand-size attribute is 16 ; the POPFD instruction is intended for use when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 for POPF and to 32 for POPFD. Others may treat the mnemonics as synonyms (POPF/POPFD) and use the setting of the operand-size attribute to determine the size of values to pop from the stack.
The effect of POPF/POPFD on the EFLAGS register changes, depending on the mode of operation. See the Table $4-12$ and key below for details.

When operating in protected, compatibility, or 64-bit mode at privilege level 0 (or in real-address mode, the equivalent to privilege level 0), all non-reserved flags in the EFLAGS register except RF ${ }^{1}$, VIP, VIF, and VM may be modified. VIP, VIF and VM remain unaffected.

When operating in protected, compatibility, or 64-bit mode with a privilege level greater than 0, but less than or equal to IOPL, all flags can be modified except the IOPL field and RF ${ }^{1}$, IF, VIP, VIF, and VM; these remain unaffected. The AC and ID flags can only be modified if the operand-size attribute is 32 . The interrupt flag (IF) is altered only when executing at a level at least as privileged as the IOPL. If a POPF/POPFD instruction is executed with insufficient privilege, an exception does not occur but privileged bits do not change.
When operating in virtual-8086 mode (EFLAGS.VM =1) without the virtual-8086 mode extensions (CR4.VME = 0), the POPF/POPFD instructions can be used only if IOPL = 3; otherwise, a general-protection exception (\#GP) occurs. If the virtual- 8086 mode extensions are enabled (CR4.VME $=1$ ), POPF (but not POPFD) can be executed in virtual-8086 mode with IOPL < 3 .
In 64-bit mode, use REX.W to pop the top of stack to RFLAGS. The mnemonic assigned is POPFQ (note that the 32bit operand is not encodable). POPFQ pops 64 bits from the stack, loads the lower 32 bits into RFLAGS, and zero extends the upper bits of RFLAGS.
See Chapter 3 of the Intel $\circledR^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS registers.

[^0]Table 4-12. Effect of POPF/POPFD on the EFLAGS Register

| Mode | Operand Size | CPL | IOPL | Flags |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 21 | 20 | 19 | 18 | 17 | 16 | 14 | 13:12 | 11 | 10 | 9 | 8 | 7 | 6 | 4 | 2 | 0 |  |
|  |  |  |  | ID | VIP | VIF | AC | VM | RF | NT | IOPL | OF | DF | If | TF | SF | ZF | AF | PF | CF |  |
| $\begin{aligned} & \text { Real-Address } \\ & \text { Mode (CRO.PE } \\ & =0 \text { ) } \end{aligned}$ | 16 | 0 | 0-3 | N | N | N | N | N | 0 | S | S | S | S | S | S | S | S | S | S | S |  |
|  | 32 | 0 | 0-3 | S | N | N | S | N | 0 | S | S | S | S | S | S | S | S | S | S | S |  |
| Protected, Compatibility, and 64-Bit Modes (CRO.PE = 1, EFLAGS.VM = 0) | 16 | 0 | 0-3 | N | N | N | N | N | 0 | S | S | S | S | S | S | S | S | S | S | S |  |
|  | 16 | 1-3 | <CPL | N | N | N | N | N | 0 | S | N | S | S | N | S | S | S | S | S | S |  |
|  | 16 | 1-3 | $\geq$ CPL | N | N | N | N | N | 0 | S | N | S | S | S | S | S | S | S | S | S |  |
|  | 32,64 | 0 | 0-3 | S | N | N | S | N | 0 | S | S | S | S | S | S | S | S | S | S | S |  |
|  | 32,64 | 1-3 | <CPL | S | N | N | S | N | 0 | S | N | S | S | N | S | S | S | S | S | S |  |
|  | 32,64 | 1-3 | $\geq$ CPL | S | N | N | S | N | 0 | S | N | S | S | S | S | S | S | S | S | S |  |
| Virtual-8086 (CRO.PE = 1, EFLAGS.VM = 1, CR4.VME = 0) | 16 | 3 | 0-2 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
|  | 16 | 3 | 3 | N | N | N | N | N | 0 | S | N | S | S | S | S | S | S | S | S | S |  |
|  | 32 | 3 | 0-2 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
|  | 32 | 3 | 3 | S | N | N | S | N | 0 | S | N | S | S | S | S | S | S | S | S | S |  |
| $\begin{gathered} \text { VME } \\ \text { (CRO.PE = } 1, \\ \text { EFLAGS.VM }= \\ 1, \\ \text { CR4.VME = } 1 \text { ) } \end{gathered}$ | 16 | 3 | 0-2 | $\begin{gathered} \mathrm{N} / \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \mathrm{N} / \\ & \mathrm{X} \end{aligned}$ | $\begin{gathered} \mathrm{SV} / \\ \mathrm{X} \end{gathered}$ | $\begin{gathered} \mathrm{N} / \\ \mathrm{X} \end{gathered}$ | $\begin{aligned} & \mathrm{N} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \hline 0 / \\ & \mathrm{X} \end{aligned}$ | $\begin{gathered} \mathrm{S} / \\ \mathrm{X} \end{gathered}$ | N/X | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{N} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { S/ } \\ & \text { X } \end{aligned}$ | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{S} / \\ & \mathrm{X} \end{aligned}$ | 2 |
|  | 16 | 3 | 3 | N | N | N | N | N | 0 | S | N | S | S | S | S | S | S | S | S | S |  |
|  | 32 | 3 | 0-2 | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | X | 1 |
|  | 32 | 3 | 3 | S | N | N | S | N | 0 | S | N | S | S | S | S | S | S | S | S | S |  |

## NOTES:

1. \#GP fault - no flag update
2. \#GP fault with no flag update if VIP=1 in EFLAGS register and IF=1 in FLAGS value on stack

| Key |  |
| :---: | :--- |
| $\mathbf{S}$ | Updated from stack |
| $\mathbf{S V}$ | Updated from IF (bit 9) in FLAGS value on stack |
| $\mathbf{N}$ | No change in value |
| $\mathbf{X}$ | No EFLAGS update |
| $\mathbf{0}$ | Value is cleared |

## Operation

```
IF VM = 0 (* Not in Virtual-8086 Mode *)
    THEN IF CPL = 0
        THEN
            IF OperandSize = 32;
                THEN
                EFLAGS \leftarrowPop(); (* 32-bit pop *)
                (* All non-reserved flags except RF, VIP, VIF, and VM can be modified;
                VIP, VIF, VM, and all reserved bits are unaffected. RF is cleared. *)
                ELSE IF (Operandsize = 64)
                RFLAGS = Pop(); (* 64-bit pop *)
                (* All non-reserved flags except RF, VIP, VIF, and VM can be modified;
                VIP, VIF, VM, and all reserved bits are unaffected. RF is cleared. *)
                ELSE (* OperandSize = 16 *)
```

```
            EFLAGS[15:0] \leftarrowPop(); (* 16-bit pop *)
            (* All non-reserved flags can be modified. *)
        Fl;
    ELSE (* CPL > 0 *)
    IF OperandSize = 32
        THEN
            IF CPL > IOPL
                THEN
                    EFLAGS \leftarrowPop(); (* 32-bit pop *)
                    (* All non-reserved bits except IF, IOPL, VIP, VIF, VM and RF can be modified;
                    IF, IOPL, VIP, VIF, VM and all reserved bits are unaffected; RF is cleared. *)
                ELSE
                    EFLAGS \leftarrowPop(); (* 32-bit pop *)
                    (* All non-reserved bits except IOPL, VIP, VIF, VM and RF can be modified;
                    IOPL, VIP, VIF, VM and all reserved bits are unaffected; RF is cleared. *)
            FI;
        ELSE IF (Operandsize = 64)
            IF CPL > IOPL
                THEN
                    RFLAGS \leftarrowPop(); (* 64-bit pop *)
                    (* All non-reserved bits except IF, IOPL, VIP, VIF, VM and RF can be modified;
                    IF, IOPL, VIP, VIF, VM and all reserved bits are unaffected; RF is cleared. *)
                ELSE
                    RFLAGS \leftarrowPop(); (* 64-bit pop *)
                    (* All non-reserved bits except IOPL, VIP, VIF, VM and RF can be modified;
                    IOPL, VIP, VIF, VM and all reserved bits are unaffected; RF is cleared. *)
            Fl;
        ELSE (* OperandSize = 16 *)
            EFLAGS[15:0] \leftarrowPop(); (* 16-bit pop *)
            (* All non-reserved bits except IOPL can be modified; IOPL and all
            reserved bits are unaffected. *)
    Fl;
    FI;
ELSE IF CR4.VME = 1 (* In Virtual-8086 Mode with VME Enabled *)
    IF IOPL = 3
    THEN IF OperandSize = 32
        THEN
            EFLAGS }\leftarrow
            (* All non-reserved bits except IOPL, VIP, VIF, VM, and RF can be modified;
            VIP, VIF, VM, IOPL and all reserved bits are unaffected. RF is cleared. *)
        ELSE
            EFLAGS[15:0] \leftarrowPop(); FI;
            (* All non-reserved bits except IOPL can be modified;
            IOPL and all reserved bits are unaffected. *)
    FI;
    ELSE (* IOPL < 3 *)
        IF (Operandsize = 32)
            THEN
            #GP(0); (* Trap to virtual-8086 monitor. *)
        ELSE (* Operandsize = 16 *)
            tempFLAGS }\leftarrow\operatorname{Pop();
            IF EFLAGS.VIP = 1 AND tempFLAGS[9] = 1
                THEN #GP(0);
                ELSE
```

EFLAGS.VIF $\leftarrow$ tempFLAGS[9];
EFLAGS[15:0] $\leftarrow$ tempFLAGS;
(* All non-reserved bits except IOPL and IF can be modified; IOPL, IF, and all reserved bits are unaffected. *)
Fl ;
FI;
FI;
ELSE (* In Virtual-8086 Mode *)
IF IOPL = 3
THEN IF OperandSize $=32$
THEN
EFLAGS $\leftarrow \operatorname{Pop}() ;$
(* All non-reserved bits except IOPL, VIP, VIF, VM, and RF can be modified;
VIP, VIF, VM, IOPL and all reserved bits are unaffected. RF is cleared. *)
ELSE
EFLAGS[15:0] $\leftarrow$ Pop(); FI;
(* All non-reserved bits except IOPL can be modified;
IOPL and all reserved bits are unaffected. *)
ELSE (*IOPL < 3 *)
\#GP(0); (* Trap to virtual-8086 monitor. *)
Fl ;
FI;
Fl ;

## Flags Affected

All flags may be affected; see the Operation section for details.

## Protected Mode Exceptions

\#SS(0) If the top of stack is not within the stack segment.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#SS If the top of stack is not within the stack segment.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions

| \#GP(0) | If the I/O privilege level is less than 3. |
| :--- | :--- |
|  | If an attempt is made to execute the POPF/POPFD instruction with an operand-size override |
| prefix. |  |
| \#SS(0) | If the top of stack is not within the stack segment. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If an unaligned memory reference is made while alignment checking is enabled. |
| \#UD | If the LOCK prefix is used. |

Compatibility Mode Exceptions
Same as for protected mode exceptions.

| 64-Bit Mode Exceptions |  |
| :--- | :--- |
| \#GP(0) If the memory address is in a non-canonical form. <br> \#SS(0) If the stack address is in a non-canonical form. <br> \#PF(fault-code) If a page fault occurs. <br> \#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3.  |  |
| \#UD | If the LOCK prefix is used. |

## POR-Bitwise Logical OR

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EB $/ r^{1}$ | RM | V/V | MMX | Bitwise OR of mm/m64 and mm. |
| POR mm, mm/m64 |  |  |  |  |
| 66 OF EB /r | RM | V/V | SSE2 | Bitwise OR of $x m m 2 / m 128$ and $x m m 1$. |
| POR xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.66.0F.WIG EB /r | RVM | V/V | AVX | Bitwise OR of $x m m 2 / m 128$ and $x m m 3$. |
| VPOR $x m m 1$, xmm2, xmm3/m128 |  |  |  |  |
| VEX.NDS.256.66.0F.WIG EB /r | RVM | V/V | AVX2 | Bitwise OR of $y m m 2 / m 256$ and $y m m 3$. |
| VPOR ymm1, ymm2, ymm3/m256 |  |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical OR operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. Each bit of the result is set to 1 if either or both of the corresponding bits of the first and second operands are 1 ; otherwise, it is set to 0 .

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source and destination operands can be XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source and destination operands can be XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source and destination operands can be YMM registers.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

POR (128-bit Legacy SSE version)
DEST $\leftarrow$ DEST OR SRC
DEST[VLMAX-1:128] (Unmodified)

VPOR (VEX. 128 encoded version)
DEST $\leftarrow$ SRC1 OR SRC2
DEST[VLMAX-1:128] $\leftarrow 0$

VPOR (VEX. 256 encoded version)
DEST $\leftarrow$ SRC1 OR SRC2

Intel C/C++ Compiler Intrinsic Equivalent
POR: __m64 _mm_or_si64(__m64 m1, __m64 m2)
(V)POR: __m128i _mm_or_si128(__m128im1,__m128im2)

VPOR: __m256i_mm256_or_si256 (__m256i a, __m256i b)

Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PREFETCHh—Prefetch Data Into Caches

| Opcode | Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF $18 / 1$ | PREFETCHTO m8 | M | Valid | Valid | Move data from m8 closer to the processor using TO hint. |
| OF $18 / 2$ | PREFETCHT1 m8 | M | Valid | Valid | Move data from $m 8$ closer to the processor using T1 hint. |
| OF $18 / 3$ | PREFETCHT2 m8 | M | Valid | Valid | Move data from $m 8$ closer to the processor using T2 hint. |
| OF $18 / 0$ | PREFETCHNTA m8 | M | Valid | Valid | Move data from $m 8$ closer to the processor using NTA hint. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (r) | NA | NA | NA |

## Description

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by a locality hint:

- T0 (temporal data) - prefetch data into all levels of the cache hierarchy.
- Pentium III processor-1st- or 2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- T1 (temporal data with respect to first level cache) - prefetch data into level 2 cache and higher.
- Pentium III processor-2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- T2 (temporal data with respect to second level cache)-prefetch data into level 2 cache and higher.
- Pentium III processor-2nd-level cache.
- Pentium 4 and Intel Xeon processors-2nd-level cache.
- NTA (non-temporal data with respect to all cache levels)-prefetch data into non-temporal cache structure and into a location close to the processor, minimizing cache pollution.
- Pentium III processor-1st-level cache
- Pentium 4 and Intel Xeon processors-2nd-level cache

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte.)
If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.
The PREFETCHh instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.

The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.

It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCHh instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHh instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHh instruction is also
unordered with respect to CLFLUSH instructions, other PREFETCHh instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

Operation
FETCH (m8);

Intel C/C++ Compiler Intrinsic Equivalent
void _mm_prefetch(char *p, int i)
The argument "*p" gives the address of the byte (and corresponding cache line) to be prefetched. The value " $i$ " gives a constant (_MM_HINT_T0,_MM_HINT_T1, _MM_HINT_T2, or _MM_HINT_NTA) that specifies the type of prefetch operation to be performed.

Numeric Exceptions
None.

Exceptions (All Operating Modes)
\#UD If the LOCK prefix is used.

PREFETCHW—Prefetch Data into Caches in Anticipation of a Write

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF OD /1 | A | V/V | PRFCHW | Move data from m8 closer to the processor in anticipation of a <br> Write. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (r) | NA | NA | NA |

## Description

Fetches the cache line of data from memory that contains the byte specified with the source operand to a location in the 1st or 2nd level cache and invalidates all other cached instances of the line.

The source operand is a byte memory location. If the line selected is already present in the lowest level cache and is already in an exclusively owned state, no data movement occurs. Prefetches from non-writeback memory are ignored.
The PREFETCHW instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor and invalidates any other cached copy in anticipation of the line being written to in the future.

The characteristic of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.
It should be noted that processors are free to speculatively fetch and cache data with exclusive ownership from system memory regions that permit such accesses (that is, the WB memory type). A PREFETCHW instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHW instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHW instruction is also unordered with respect to CLFLUSH instructions, other PREFETCHW instructions, or any other general instruction
It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

FETCH_WITH_EXCLUSIVE_OWNERSHIP (m8);
Flags Affected
All flags are affected

C/C++ Compiler Intrinsic Equivalent
void _m_prefetchw( void * );

## Protected Mode Exceptions

\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#UD If the LOCK prefix is used.

Compatibility Mode Exceptions
\#UD If the LOCK prefix is used.

64-Bit Mode Exceptions
\#UD
If the LOCK prefix is used.

## PREFETCHWT1—Prefetch Vector Data Into Caches with Intent to Write and T1 Hint

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF OD /2 | M | V/V | PREFETCHWT1 | Move data from m8 closer to the processor using T1 hint <br> with intent to write. |
| PREFETCHWT1 m8 |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM: $/ \mathrm{m} / \mathrm{r})$ | NA | NA | NA |

## Description

Fetches the line of data from memory that contains the byte specified with the source operand to a location in the cache hierarchy specified by an intent to write hint (so that data is brought into 'Exclusive' state via a request for ownership) and a locality hint:

- T1 (temporal data with respect to first level cache)—prefetch data into the second level cache.

The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to unpredictable behavior.)
If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement occurs. Prefetches from uncacheable or WC memory are ignored.
The PREFETCHh instruction is merely a hint and does not affect program behavior. If executed, this instruction moves data closer to the processor in anticipation of future use.
The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, however, be a minimum of 32 bytes.
It should be noted that processors are free to speculatively fetch and cache data from system memory regions that are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A PREFETCHh instruction is considered a hint to this speculative behavior. Because this speculative fetching can occur at any time and is not tied to instruction execution, a PREFETCHh instruction is not ordered with respect to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHh instruction is also unordered with respect to CLFLUSH instructions, other PREFETCHh instructions, or any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and MOV CR.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by 'mem' into the cache level specified by 'Level'; a request for exclusive/ownership is done if 'State' is 1 . Note that the memory location ignore cache line splits. This operation is considered a hint for the processor and may be skipped depending on implementation.

Prefetch (m8, Level = 1, EXCLUSIVE=1);
Flags Affected
All flags are affected

## C/C++ Compiler Intrinsic Equivalent

void _mm_prefetch( char const *, int hint= _MM_HINT_ET1);
Protected Mode Exceptions
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
\#UD If the LOCK prefix is used.
64-Bit Mode Exceptions
\#UD If the LOCK prefix is used.

PSADBW-Compute Sum of Absolute Differences

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \text { bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F6 $/ \Gamma^{1}$ PSADBW mm1, mm2/m64 | RM | V/V | SSE | Computes the absolute differences of the packed unsigned byte integers from mm2 /m64 and mm1; differences are then summed to produce an unsigned word integer result. |
| 66 OF F6 /r PSADBW xmm1, xmm2/m128 | RM | V/V | SSE2 | Computes the absolute differences of the packed unsigned byte integers from xmm2 /m128 and $x \mathrm{~mm} 1$; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. |
| VEX.NDS.128.66.0F.WIG F6 /r VPSADBW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Computes the absolute differences of the packed unsigned byte integers from xmm3 /m128 and $x m m 2$; the 8 low differences and 8 high differences are then summed separately to produce two unsigned word integer results. |
| VEX.NDS.256.66.0F.WIG F6 /r VPSADBW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Computes the absolute differences of the packed unsigned byte integers from ymm3 /m256 and ymm2; then each consecutive 8 differences are summed separately to produce four unsigned word integer results. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\Gamma, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Computes the absolute value of the difference of 8 unsigned byte integers from the source operand (second operand) and from the destination operand (first operand). These 8 differences are then summed to produce an unsigned word integer result that is stored in the destination operand. Figure 4-10 shows the operation of the PSADBW instruction when using 64-bit operands.
When operating on 64-bit operands, the word integer result is stored in the low word of the destination operand, and the remaining bytes in the destination operand are cleared to all 0 s .
When operating on 128-bit operands, two packed results are computed. Here, the 8 low-order bytes of the source and destination operands are operated on to produce a word result that is stored in the low word of the destination operand, and the 8 high-order bytes are operated on to produce a word result that is stored in bits 64 through 79 of the destination operand. The remaining bytes of the destination operand are cleared.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.

128-bit Legacy SSE version: The first source operand and destination register are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded version: The first source operand and destination register are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The first source operand and destination register are YMM registers. The second source operand is an YMM register or a 256-bit memory location.
Note: VEX.L must be 0, otherwise the instruction will \#UD.


Figure 4-10. PSADBW Instruction Operation Using 64-bit Operands

```
Operation
PSADBW (when using 64-bit operands)
    TEMPO \leftarrowABS(DEST[7:0] - SRC[7:0]);
    (* Repeat operation for bytes 2 through 6 *)
    TEMP7 \leftarrowABS(DEST[63:56] - SRC[63:56]);
    DEST[15:0] \leftarrow SUM(TEMPO:TEMP7);
    DEST[63:16]}\leftarrow000000000000H
PSADBW (when using 128-bit operands)
    TEMPO \leftarrowABS(DEST[7:0] - SRC[7:0]);
    (* Repeat operation for bytes 2 through 14 *)
    TEMP15}\leftarrow\operatorname{ABS(DEST[127:120] - SRC[127:120]);
    DEST[15:0] \leftarrow SUM(TEMPO:TEMP7);
    DEST[63:16] \leftarrow000000000000H;
    DEST[79:64] \leftarrow SUM(TEMP8:TEMP15);
    DEST[127:80] \leftarrow000000000000H;
    DEST[VLMAX-1:128] (Unmodified)
VPSADBW (VEX. }128\mathrm{ encoded version)
TEMPO & ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 2 through 14 *)
TEMP15 < ABS(SRC1[127:120] - SRC2[127:120])
DEST[15:0] <SUM(TEMPO:TEMP7)
DEST[63:16] < 000000000000H
DEST[79:64] & SUM(TEMP8:TEMP15)
DEST[127:80] < 00000000000
DEST[VLMAX-1:128] <0
VPSADBW (VEX. 256 encoded version)
TEMPO < ABS(SRC1[7:0] - SRC2[7:0])
(* Repeat operation for bytes 2 through 30*)
TEMP31 & ABS(SRC1[255:248] - SRC2[255:248])
DEST[15:0] &SUM(TEMPO:TEMP7)
```

DEST[63:16] $\leftarrow 000000000000 \mathrm{H}$
DEST[79:64] $\leftarrow$ SUM(TEMP8:TEMP15)
DEST[127:80] < 00000000000H
DEST[143:128] <SUM(TEMP16:TEMP23)
DEST[191:144] $\leftarrow 000000000000 \mathrm{H}$
DEST[207:192] $\leftarrow$ SUM(TEMP24:TEMP31)
DEST[223:208] $\leftarrow 00000000000 \mathrm{H}$

Intel C/C++ Compiler Intrinsic Equivalent
PSADBW: __m64 _mm_sad_pu8(__m64 a,__m64 b)
(V)PSADBW: __m128i _mm_sad_epu8(__m128i a, __m128i b)

VPSADBW: __m256i _mm256_sad_epu8( __m256i a, __m256i b)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PSHUFB - Packed Shuffle Bytes

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3800 /{ }^{1}$ <br> PSHUFB mm1, mm2/m64 | RM | V/V | SSSE3 | Shuffle bytes in mm1 according to contents of mm2/m64. |
| 66 OF 3800 /r <br> PSHUFB xmm1, xmm2/m128 | RM | V/V | SSSE3 | Shuffle bytes in xmm1 according to contents of $x m m 2 / m 128$. |
| VEX.NDS.128.66.0F38.WIG 00 / VPSHUFB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shuffle bytes in $x m m 2$ according to contents of $x m m 3 / m 128$. |
| VEX.NDS.256.66.0F38.WIG $00 / г$ VPSHUFB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Shuffle bytes in ymm2 according to contents of $y m m 3 / m 256$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $5, w)$ | ModRM: $/ / m(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

PSHUFB performs in-place shuffles of bytes in the destination operand (the first operand) according to the shuffle control mask in the source operand (the second operand). The instruction permutes the data in the destination operand, leaving the shuffle mask unaffected. If the most significant bit (bit[7]) of each byte of the shuffle control mask is set, then constant zero is written in the result byte. Each byte in the shuffle control mask forms an index to permute the corresponding byte in the destination operand. The value of each index is the least significant 4 bits (128-bit operation) or 3 bits (64-bit operation) of the shuffle control byte. When the source operand is a 128-bit memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (\#GP) will be generated.

In 64-bit mode, use the REX prefix to access additional registers.
Legacy SSE version: Both operands can be MMX registers.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX$1: 128)$ of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The destination operand is the first operand, the first source operand is the second operand, the second source operand is the third operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: Bits ( $255: 128$ ) of the destination YMM register stores the 16 -byte shuffle result of the upper 16 bytes of the first source operand, using the upper 16-bytes of the second source operand as control mask. The value of each index is for the high 128 -bit lane is the least significant 4 bits of the respective shuffle control byte. The index value selects a source data element within each 128-bit lane.
Note: VEX.L must be 0, otherwise the instruction will \#UD.

## Operation

## PSHUFB (with 64 bit operands)

for $\mathrm{i}=0$ to 7 \{
if $\left(\operatorname{SRC}\left[\left(\mathrm{i}^{*} 8\right)+7\right]=1\right)$ then

```
            DEST[(i*8)+7...(i*8)+0]}\leftarrow0
        else
            index[2..0] \leftarrow SRC[(i*8)+2 .. (i*8)+0];
            DEST[(i*8)+7...(i*8)+0] \leftarrow DEST[(index*8+7)..(index*8+0)];
        endif;
    }
PSHUFB (with 128 bit operands)
    for i=0 to 15 {
        if (SRC[(i * 8)+7] = 1 ) then
            DEST[(i*8)+7..(i*8)+0]}\leftarrow0
        else
            index[3..0] \leftarrow SRC[(i*8)+3 .. (i*8)+0];
            DEST[(i*8)+7..(i*8)+0] \leftarrow DEST[(index*8+7)..(index*8+0)];
        endif
    }
DEST[VLMAX-1:128]}\leftarrow
VPSHUFB (VEX. }128\mathrm{ encoded version)
for i = 0 to 15 {
    if (SRC2[(i * 8)+7] = 1) then
        DEST[(i*8)+7..(i*8)+0] < 0;
        else
        index[3..0] < SRC2[(i*8)+3 .. (i*8)+0];
        DEST[(i*8)+7..(i*8)+0] < SRC1[(index*8+7)..(index*8+0)];
    endif
}
DEST[VLMAX-1:128]}\leftarrow
VPSHUFB (VEX. }256\mathrm{ encoded version)
for i = 0 to 15 {
    if (SRC2[(i * 8)+7] == 1 ) then
        DEST[(i*8)+7..(i*8)+0] < 0;
        else
        index[3..0] \leftarrow SRC2[(i*8)+3 .. (i*8)+0];
        DEST[(i*8)+7..(i*8)+0] < SRC1[(index*8+7)..(index*8+0)];
    endif
    if (SRC2[128 + (i * 8)+7] == 1 ) then
        DEST[128 + (i*8)+7..(i*8)+0] \leftarrow 0;
        else
        index[3..0] < SRC2[128 + (i*8)+3 .. (i*8)+0];
        DEST[128 + (i*8)+7..(i*8)+0] \leftarrow SRC1[128 + (index*8+7)..(index*8+0)];
    endif
}
```



Figure 4-11. PSHUFB with 64-Bit Operands

Intel C/C++ Compiler Intrinsic Equivalent
PSHUFB: _m64 _mm_shuffle_pi8 (_m64 a,_m64 b)
(V)PSHUFB: _m128i_mm_shuffle_epi8 (_m128i a,_m128i b)

VPSHUFB: _m256i_mm256_shuffle_epi8(_m256i a,_m256i b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PSHUFD-Shuffle Packed Doublewords

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0f $70 /$ / ib <br> PSHUFD xmm1, xmm2/m128, imm8 | RMI | V/V | SSE2 | Shuffle the doublewords in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in xmm1. |
| VEX.128.66.0f.WIG $70 / ヶ$ ib VPSHUFD xmm1, xmm2/m128, imm8 | RMI | V/V | AVX | Shuffle the doublewords in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in xmm1. |
| VEX.256.66.OF.WIG 70 /г ib VPSHUFD ymm1, ymm2/m256, imm8 | RMI | V/V | AVX2 | Shuffle the doublewords in ymm2/m256 based on the encoding in imm8 and store the result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies doublewords from source operand (second operand) and inserts them in the destination operand (first operand) at the locations selected with the order operand (third operand). Figure 4-12 shows the operation of the 256-bit VPSHUFD instruction and the encoding of the order operand. Each 2-bit field in the order operand selects the contents of one doubleword location within a 128-bit lane and copy to the target element in the destination operand. For example, bits 0 and 1 of the order operand targets the first doubleword element in the low and high 128 -bit lane of the destination operand for 256 -bit VPSHUFD. The encoded value of bits $1: 0$ of the order operand (see the field encoding in Figure 4-12) determines which doubleword element (from the respective 128-bit lane) of the source operand will be copied to doubleword 0 of the destination operand.

For 128 -bit operation, only the low 128 -bit lane are operative. The source operand can be an XMM register or a 128 -bit memory location. The destination operand is an XMM register. The order operand is an 8-bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.


Figure 4-12. 256-bit VPSHUFD Instruction Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The order operand is an 8 -bit immediate. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

Legacy SSE instructions: In 64-bit mode using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: Bits $(255: 128)$ of the destination stores the shuffled results of the upper 16 bytes of the source operand using the immediate byte as the order operand.

Note: VEX.vvvv is reserved and must be $1111 \mathrm{~b}, \mathrm{VEX} . L$ must be 0 , otherwise the instruction will \#UD.

## Operation

## PSHUFD (128-bit Legacy SSE version)

DEST[31:0] < (SRC >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] $\leftarrow(S R C \gg(O R D E R[3: 2] ~ * ~ 32))[31: 0] ;$
DEST[95:64] $\leftarrow(S R C \gg(O R D E R[5: 4] ~ * ~ 32))[31: 0] ;$
DEST[127:96] < (SRC >> (ORDER[7:6] * 32))[31:0];
DEST[VLMAX-1:128] (Unmodified)

```
VPSHUFD (VEX.128 encoded version)
DEST[31:0] < (SRC >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] < (SRC >> (ORDER[3:2] * 32))[31:0];
DEST[95:64] < (SRC >> (ORDER[5:4] * 32))[31:0];
DEST[127:96] < (SRC >> (ORDER[7:6] * 32))[31:0];
DEST[VLMAX-1:128] \leftarrow0
```


## VPSHUFD (VEX. 256 encoded version)

DEST[31:0] < (SRC[127:0] >> (ORDER[1:0] * 32))[31:0];
DEST[63:32] $\leftarrow(S R C[127: 0] \gg(O R D E R[3: 2] ~ * ~ 32))[31: 0] ;$
DEST[95:64] $\leqslant($ SRC[127:0] >> (ORDER[5:4] * 32))[31:0];
DEST[127:96] < (SRC[127:0] >> (ORDER[7:6] * 32))[31:0];
DEST[159:128] < (SRC[255:128] >> (ORDER[1:0] * 32))[31:0];
DEST[191:160] $\leftarrow(S R C[255: 128] \gg($ ORDER[3:2] * 32) $)[31: 0] ;$
DEST[223:192] $\leftarrow(S R C[255: 128] \gg(O R D E R[5: 4] * 32))[31: 0] ;$
DEST[255:224] < (SRC[255:128] >> (ORDER[7:6] * 32))[31:0];
Intel C/C++ Compiler Intrinsic Equivalent
(V)PSHUFD: __m128i _mm_shuffle_epi32(__m128ia, int n)

VPSHUFD: __m256i_mm256_shuffle_epi32(__m256ia, const int n)
Flags Affected
None.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv $\neq 1111 B$.

PSHUFHW—Shuffle Packed High Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF $70 /$ / ib PSHUFHW xmm1, xmm2/m128, imm8 | RMI | V/V | SSE2 | Shuffle the high words in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in $x m m 1$. |
| VEX.128.F3.0F.WIG $70 /\ulcorner$ ib VPSHUFHW xmm1, xmm2/m128, imm8 | RMI | V/V | AVX | Shuffle the high words in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in $x \mathrm{~mm} 1$. |
| VEX.256.F3.0F.WIG $70 /\ulcorner$ ib VPSHUFHW ymm1, ymm2/m256, imm8 | RMI | V/V | AVX2 | Shuffle the high words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies words from the high quadword of a 128-bit lane of the source operand and inserts them in the high quadword of the destination operand at word locations (of the respective lane) selected with the immediate operand. This 256-bit operation is similar to the in-lane operation used by the 256 -bit VPSHUFD instruction, which is illustrated in Figure 4-12. For 128-bit operation, only the low 128-bit lane is operative. Each 2-bit field in the immediate operand selects the contents of one word location in the high quadword of the destination operand. The binary encodings of the immediate operand fields select words ( $0,1,2$ or 3,4 ) from the high quadword of the source operand to be copied to the destination operand. The low quadword of the source operand is copied to the low quadword of the destination operand, for each 128-bit lane.
Note that this instruction permits a word in the high quadword of the source operand to be copied to more than one word location in the high quadword of the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.vvvv is reserved and must be 1111b, VEX.L must be 0, otherwise the instruction will \#UD.
VEX. 256 encoded version: The destination operand is an YMM register. The source operand can be an YMM register or a 256-bit memory location.
Note: In VEX encoded versions VEX.vvvv is reserved and must be 1111 b otherwise instructions will \#UD.

## Operation

```
PSHUFHW (128-bit Legacy SSE version)
DEST[63:0] < SRC[63:0]
DEST[79:64] < (SRC >> (imm[1:0] *16))[79:64]
DEST[95:80] < (SRC >> (imm[3:2] * 16))[79:64]
DEST[111:96] < (SRC >> (imm[5:4] * 16))[79:64]
DEST[127:112] < (SRC >> (imm[7:6] * 16))[79:64]
DEST[VLMAX-1:128] (Unmodified)
```

```
VPSHUFHW (VEX.128 encoded version)
DEST[63:0] < SRC1[63:0]
DEST[79:64] < (SRC1 >> (imm[1:0] *16)[79:64]
DEST[95:80] < (SRC1 >> (imm[3:2] * 16))[79:64]
DEST[111:96] < (SRC1 >> (imm[5:4] * 16)[[79:64]
DEST[127:112] & (SRC1 >> (imm[7:6] * 16))[79:64]
DEST[VLMAX-1:128] <0
VPSHUFHW (VEX. }256\mathrm{ encoded version)
DEST[63:0] < SRC1[63:0]
DEST[79:64] \leftarrow (SRC1 >> (imm[1:0] *16))[79:64]
DEST[95:80] < (SRC1 >> (imm[3:2] * 16))[79:64]
DEST[111:96] < (SRC1 >> (imm[5:4] * 16))[79:64]
DEST[127:112] < (SRC1 >> (imm[7:6] * 16))[79:64]
DEST[191:128] < SRC1[191:128]
DEST[207192] < (SRC1 >> (imm[1:0] *16))[207:192]
DEST[223:208] < (SRC1 >> (imm[3:2] * 16))[207:192]
DEST[239:224] < (SRC1 >> (imm[5:4] * 16))[207:192]
DEST[255:240] \leftarrow (SRC1 >> (imm[7:6] * 16))[207:192]
Intel C/C++ Compiler Intrinsic Equivalent
(V)PSHUFHW: __m128i _mm_shufflehi_epi16(__m128ia, int n)
VPSHUFHW: __m256i _mm256_shufflehi_epi16(__m256i a,const int n)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv \(\neq 1111 \mathrm{~B}\).
```

PSHUFLW-Shuffle Packed Low Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF $70 /$ / ib PSHUFLW xmm1, xmm2/m128, imm8 | RMI | V/V | SSE2 | Shuffle the low words in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in $x \mathrm{~mm} 1$. |
| VEX.128.F2.0f.WIG $70 / ヶ$ ib VPSHUFLW xmm1, xmm2/m128, imm8 | RMI | V/V | AVX | Shuffle the low words in $x m m 2 / m 128$ based on the encoding in imm8 and store the result in $x \mathrm{~mm} 1$. |
| VEX.256.F2.0f.WIG $70 / ヶ$ ib VPSHUFLW ymm1, ymm2/m256, imm8 | RMI | V/V | AVX2 | Shuffle the low words in ymm2/m256 based on the encoding in imm8 and store the result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg $(w)$ | ModRM:r/m (r) | imm8 | NA |

## Description

Copies words from the low quadword of a 128-bit lane of the source operand and inserts them in the low quadword of the destination operand at word locations (of the respective lane) selected with the immediate operand. The 256-bit operation is similar to the in-lane operation used by the 256-bit VPSHUFD instruction, which is illustrated in Figure 4-12. For 128-bit operation, only the low 128-bit lane is operative. Each 2-bit field in the immediate operand selects the contents of one word location in the low quadword of the destination operand. The binary encodings of the immediate operand fields select words ( $0,1,2$ or 3 ) from the low quadword of the source operand to be copied to the destination operand. The high quadword of the source operand is copied to the high quadword of the destination operand, for each 128-bit lane.

Note that this instruction permits a word in the low quadword of the source operand to be copied to more than one word location in the low quadword of the destination operand.
In 64-bit mode, using a REX prefix in the form of REX. R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination operand is an XMM register. The source operand can be an XMM register or a 128 -bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The destination operand is an XMM register. The source operand can be an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The destination operand is an YMM register. The source operand can be an YMM register or a 256-bit memory location.

Note: VEX.vVVv is reserved and must be $1111 \mathrm{~b}, \mathrm{VEX} . \mathrm{L}$ must be 0 , otherwise instructions will \#UD.

## Operation

```
PSHUFLW (128-bit Legacy SSE version)
DEST[15:0] < (SRC >> (imm[1:0] *16))[15:0]
DEST[31:16] < (SRC >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC >> (imm[5:4] * 16))[15:0]
DEST[63:48] < (SRC >> (imm[7:6] * 16))[15:0]
DEST[127:64] < SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
```

```
VPSHUFLW (VEX. }128\mathrm{ encoded version)
DEST[15:0] <(SRC1 >> (imm[1:0] *16))[15:0]
DEST[31:16] \leftarrow(SRC1 >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC1 >> (imm[5:4] * 16)[15:0]
DEST[63:48] < (SRC1 >> (imm[7:6] * 16))[15:0]
DEST[127:64] & SRC[127:64]
DEST[VLMAX-1:128] \leftarrow0
VPSHUFLW (VEX. }256\mathrm{ encoded version)
DEST[15:0] < (SRC1 >> (imm[1:0] *16))[15:0]
DEST[31:16] \leftarrow(SRC1 >> (imm[3:2] * 16))[15:0]
DEST[47:32] < (SRC1 >> (imm[5:4] * 16))[15:0]
DEST[63:48] & (SRC1 >> (imm[7:6] * 16))[15:0]
DEST[127:64] < SRC1[127:64]
DEST[143:128] < (SRC1 >> (imm[1:0] *16))[143:128]
DEST[159:144] < (SRC1 >> (imm[3:2] * 16))[143:128]
DEST[175:160] < (SRC1 >> (imm[5:4] * 16))[143:128]
DEST[191:176] < (SRC1 >> (imm[7:6] * 16))[143:128]
DEST[255:192] < SRC1[255:192]
Intel C/C++ Compiler Intrinsic Equivalent
(V)PSHUFLW: __m128i_mm_shufflelo_epi16(_m128i a, int n)
VPSHUFLW: __m256i_mm256_shufflelo_epi16(__m256i a,const int n)
Flags Affected
None.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .
If VEX.vvvv \(\neq 1111 \mathrm{~B}\).
```

PSHUFW-Shuffle Packed Words

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $70 /$ rib | RMI | Valid | Valid | Shuffle the words in mm2/m64 based on the |
| PSHUFW mm1, mm2/m64, imm8 |  |  |  | encoding in imm8 and store the result in mm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Copies words from the source operand (second operand) and inserts them in the destination operand (first operand) at word locations selected with the order operand (third operand). This operation is similar to the operation used by the PSHUFD instruction, which is illustrated in Figure 4-12. For the PSHUFW instruction, each 2-bit field in the order operand selects the contents of one word location in the destination operand. The encodings of the order operand fields select words from the source operand to be copied to the destination operand.

The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register. The order operand is an 8-bit immediate. Note that this instruction permits a word in the source operand to be copied to more than one word location in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

## Operation

DEST[15:0] $\leftarrow(S R C ~ \gg ~(O R D E R[1: 0] ~ * ~ 16))[15: 0] ; ~ ;$
DEST[31:16] $\leftarrow(S R C ~ \gg(O R D E R[3: 2] ~ * ~ 16))[15: 0] ; ~ ;$
DEST[47:32] $\leftarrow(S R C ~ \gg(O R D E R[5: 4] ~ * ~ 16))[15: 0] ; ~ ;$
DEST[63:48] $\leftarrow(S R C ~ \gg(O R D E R[7: 6] ~ * ~ 16))[15: 0] ; ~$

Intel C/C++ Compiler Intrinsic Equivalent
PSHUFW: __m64 _mm_shuffle_pi16(__m64 a, int n)

## Flags Affected

None.

## Numeric Exceptions

None.

## Other Exceptions

See Table 22-7, "Exception Conditions for SIMD/MMX Instructions with Memory Reference," in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.

PSIGNB/PSIGNW/PSIGND - Packed SIGN

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $3808 / r^{1}$ PSIGNB mm1, mm2/m64 | RM | V/V | SSSE3 | Negate/zero/preserve packed byte integers in mm 1 depending on the corresponding sign in mm2/m64. |
| 66 0F 3808 /r PSIGNB xmm1, xmm2/m128 | RM | V/V | SSSE3 | Negate/zero/preserve packed byte integers in $x m m 1$ depending on the corresponding sign in xmm2/m128. |
| OF $3809 / \Gamma^{1}$ <br> PSIGNW mm1, mm2/m64 | RM | V/V | SSSE3 | Negate/zero/preserve packed word integers in mm1 depending on the corresponding sign in mm2/m128. |
| 66 0F 3809 /r <br> PSIGNW xmm1, xmm2/m128 | RM | V/V | SSSE3 | Negate/zero/preserve packed word integers in xmm1 depending on the corresponding sign in $x m m 2 / m 128$. |
| $\begin{aligned} & \text { OF } 38 \text { OA } / \Gamma^{1} \\ & \text { PSIGND mm1, mm2/m64 } \end{aligned}$ | RM | V/V | SSSE3 | Negate/zero/preserve packed doubleword integers in mm 1 depending on the corresponding sign in mm2/m128. |
| 66 OF 38 OA /r <br> PSIGND xmm1, xmm2/m128 | RM | V/V | SSSE3 | Negate/zero/preserve packed doubleword integers in $x m m 1$ depending on the corresponding sign in xmm2/m128. |
| VEX.NDS.128.66.0F38.WIG $08 /$ / VPSIGNB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Negate/zero/preserve packed byte integers in xmm2 depending on the corresponding sign in xmm3/m128. |
| VEX.NDS.128.66.0F38.WIG 09 / VPSIGNW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Negate/zero/preserve packed word integers in $x m m 2$ depending on the corresponding sign in $x m m 3 / m 128$. |
| VEX.NDS.128.66.0F38.WIG OA/r VPSIGND xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Negate/zero/preserve packed doubleword integers in xmm2 depending on the corresponding sign in xmm3/m128. |
| VEX.NDS.256.66.0F38.WIG $08 /$ / VPSIGNB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Negate packed byte integers in ymm2 if the corresponding sign in ymm3/m256 is less than zero. |
| VEX.NDS.256.66.0F38.WIG $09 /$ / VPSIGNW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Negate packed 16-bit integers in ymm2 if the corresponding sign in ymm3/m256 is less than zero. |
| VEX.NDS.256.66.0F38.WIG OA /r VPSIGND ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Negate packed doubleword integers in ymm2 if the corresponding sign in $y m m 3 / \mathrm{m} 256$ is less than zero. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM: $/ \mathrm{m}(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

(V)PSIGNB/(V)PSIGNW/(V)PSIGND negates each data element of the destination operand (the first operand) if the signed integer value of the corresponding data element in the source operand (the second operand) is less than zero. If the signed integer value of a data element in the source operand is positive, the corresponding data element in the destination operand is unchanged. If a data element in the source operand is zero, the corresponding data element in the destination operand is set to zero.
(V)PSIGNB operates on signed bytes. (V)PSIGNW operates on 16-bit signed words. (V)PSIGND operates on signed 32 -bit integers. When the source operand is a 128bit memory operand, the operand must be aligned on a 16 -byte boundary or a general-protection exception (\#GP) will be generated.
Legacy SSE instructions: Both operands can be MMX registers. In 64-bit mode, use the REX prefix to access additional registers.
128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.L must be 0 , otherwise instructions will \#UD.
VEX. 256 encoded version: The first source and destination operands are YMM registers. The second source operand is an YMM register or a 256 -bit memory location.

## Operation

```
PSIGNB (with 64 bit operands)
    IF (SRC[7:0] < 0)
        DEST[7:0]\leftarrowNeg(DEST[7:0])
    ELSEIF (SRC[7:0] = 0)
        DEST[7:0]\leftarrow0
    ELSEIF (SRC[7:0] > 0)
        DEST[7:0]\leftarrowDEST[7:0]
```

    Repeat operation for 2nd through 7th bytes
    IF (SRC[63:56] < 0 )
        DEST[63:56] \(\leftarrow \operatorname{Neg}(D E S T[63: 56])\)
    ELSEIF (SRC[63:56] = 0 )
        DEST[63:56] \(\leftarrow 0\)
    ELSEIF (SRC[63:56] > 0 )
        DEST[63:56] \(\leftarrow\) DEST[63:56]
    PSIGNB (with 128 bit operands)
IF (SRC[7:0] < 0)
DEST[7:0] $\leftarrow \operatorname{Neg(DEST[7:0])~}$
ELSEIF (SRC[7:0] = 0)
DEST[7:0] $\leftarrow 0$
ELSEIF (SRC[7:0] > 0)
DEST[7:0] $\leftarrow$ DEST[7:0]
Repeat operation for 2nd through 15th bytes
IF (SRC[127:120] < 0 )
DEST[127:120] $\leftarrow \operatorname{Neg}(D E S T[127: 120])$
ELSEIF (SRC[127:120] = 0)
DEST[127:120] $\leftarrow 0$
ELSEIF (SRC[127:120] >0)
DEST[127:120] $\leftarrow$ DEST[127:120]

```
VPSIGNB (VEX. }128\mathrm{ encoded version)
DEST[127:0] <BYTE_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] \leftarrow0
VPSIGNB (VEX. }256\mathrm{ encoded version)
DEST[255:0] <BYTE_SIGN_256b(SRC1, SRC2)
PSIGNW (with 64 bit operands)
    IF (SRC[15:0] < 0)
        DEST[15:0] \leftarrow Neg(DEST[15:0])
    ELSEIF (SRC[15:0] = 0)
        DEST[15:0] \leftarrow0
    ELSEIF (SRC[15:0] > 0)
        DEST[15:0] \leftarrow DEST[15:0]
Repeat operation for 2nd through 3rd words
    IF (SRC[63:48] < 0 )
        DEST[63:48] \leftarrow Neg(DEST[63:48])
    ELSEIF (SRC[63:48] = 0)
        DEST[63:48]}\leftarrow
    ELSEIF (SRC[63:48] > 0 )
        DEST[63:48] \leftarrow DEST[63:48]
PSIGNW (with 128 bit operands)
    IF (SRC[15:0] < 0)
        DEST[15:0]}\leftarrowNeg(DEST[15:0]
    ELSEIF (SRC[15:0] = 0)
        DEST[15:0] \leftarrow0
    ELSEIF (SRC[15:0] > 0)
        DEST[15:0] \leftarrow DEST[15:0]
    Repeat operation for 2nd through 7th words
    IF (SRC[127:112] < 0)
        DEST[127:112] \leftarrowNeg(DEST[127:112])
    ELSEIF (SRC[127:112] = 0)
        DEST[127:112]}\leftarrow
    ELSEIF (SRC[127:112] > 0)
        DEST[127:112]}\leftarrowDEST[127:112]
VPSIGNW (VEX. 128 encoded version)
DEST[127:0] <WORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSIGNW (VEX. 256 encoded version)
DEST[255:0] ↔WORD_SIGN(SRC1, SRC2)
PSIGND (with 64 bit operands)
IF (SRC[31:0] < 0 )
DEST[31:0] \(\leftarrow \operatorname{Neg}(\operatorname{DEST}[31: 0])\)
ELSEIF (SRC[31:0] = 0) DEST[31:0] \(\leftarrow 0\)
ELSEIF (SRC[31:0] > 0 ) DEST[31:0] \(\leftarrow\) DEST[31:0]
IF (SRC[63:32] < 0 ) DEST[63:32] \(\leftarrow \operatorname{Neg}(D E S T[63: 32])\)
ELSEIF (SRC[63:32] = 0 ) DEST[63:32] \(\leftarrow 0\)
```

```
    ELSEIF (SRC[63:32] > 0)
    DEST[63:32]\leftarrow DEST[63:32]
```

```
PSIGND (with 128 bit operands)
    IF (SRC[31:0] < 0)
        DEST[31:0] \leftarrow Neg(DEST[31:0])
    ELSEIF (SRC[31:0] = 0)
        DEST[31:0]}\leftarrow
    ELSEIF (SRC[31:0] > 0)
        DEST[31:0] \leftarrow DEST[31:0]
    Repeat operation for 2nd through 3rd double words
    IF (SRC[127:96] < 0)
        DEST[127:96] \leftarrow Neg(DEST[127:96])
    ELSEIF (SRC[127:96] = 0 )
        DEST[127:96] \leftarrow0
    ELSEIF (SRC[127:96] > 0 )
        DEST[127:96] \leftarrow DEST[127:96]
```

VPSIGND (VEX. 128 encoded version)
DEST[127:0] <DWORD_SIGN(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$

VPSIGND (VEX. 256 encoded version)
DEST[255:0] <DWORD_SIGN(SRC1, SRC2)

Intel C/C++ Compiler Intrinsic Equivalent
PSIGNB: __m64 _mm_sign_pi8 (__m64 a, __m64 b)
(V)PSIGNB: __m128i _mm_sign_epi8 (__m128i a, __m128i b)

VPSIGNB: __m256i _mm256_sign_epi8 (__m256i a, __m256i b)
PSIGNW: __m64 _mm_sign_pi16 (__m64 a, __m64 b)
(V)PSIGNW: __m128i _mm_sign_epi16 (__m128i a, __m128i b)

VPSIGNW: __m256i _mm256_sign_epi16 (__m256i a, __m256i b)
PSIGND: __m64 _mm_sign_pi32 (__m64 a, __m64 b)
(V)PSIGND: __m128i _mm_sign_epi32 (__m128i a, __m128i b)

VPSIGND: __m256i _mm256_sign_epi32 (__m256i a, __m256i b)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PSLLDQ-Shift Double Quadword Left Logical

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0f $73 / 7$ ib PSLLDQ xmm1, imm8 | MI | V/V | SSE2 | Shift $x m m 1$ left by imm8 bytes while shifting in Os. |
| VEX.NDD.128.66.0F.WIG $73 / 7 \mathrm{ib}$ VPSLLDQ xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift xmm2 left by imm8 bytes while shifting in Os and store result in xmm1. |
| VEX.NDD.256.66.0F.WIG $73 / 7 \mathrm{ib}$ VPSLLDQ ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift ymm2 left by imm8 bytes while shifting in Os and store result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MI | ModRM:r/m $(r, w)$ | imm8 | NA | NA |
| VMI | VEX.vvvv $(w)$ | ModRM:r/m (r) | imm8 | NA |

## Description

Shifts the destination operand (first operand) to the left by the number of bytes specified in the count operand (second operand). The empty low-order bytes are cleared (set to all $0 s$ s). If the value specified by the count operand is greater than 15 , the destination operand is set to all 0 s. The count operand is an 8 -bit immediate.
128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The source and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The source operand is a YMM register. The destination operand is a YMM register. The count operand applies to both the low and high 128-bit lanes.
Note: VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0 , otherwise instructions will \#UD.

## Operation

## PSLLDQ(128-bit Legacy SSE version)

TEMP < COUNT
IF (TEMP > 15) THEN TEMP $\leqslant 16$; FI
DEST $\leqslant$ DEST << (TEMP * 8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLDQ (VEX. 128 encoded version)
TEMP $\leftarrow$ COUNT
IF (TEMP > 15) THEN TEMP $\leqslant 16$; FI
DEST $\leqslant$ SRC << (TEMP * 8)
DEST[VLMAX-1:128] $\leftarrow 0$
VPSLLDQ (VEX. 256 encoded version)
TEMP $\leftarrow$ COUNT
IF (TEMP > 15) THEN TEMP fl 16; FI
DEST[127:0] $\leqslant$ SRC[127:0] << (TEMP * 8)
DEST[255:128] < SRC[255:128] << (TEMP * 8)

Intel C/C++ Compiler Intrinsic Equivalent
(V)PSLLDQ: __m128i _mm_slli_si128 ( __m128i a, int imm)

VPSLLDQ: __m256i _mm256_slli_si256 ( __m256i a, const int imm)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD
If VEX.L = 1.

PSLLW/PSLLD/PSLLQ—Shift Packed Data Left Logical

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F1 $/ \Gamma^{1}$ PSLLW mm, mm/m64 | RM | V/V | MMX | Shift words in mm left mm/m64 while shifting in 0 s . |
| 66 OF F1 / <br> PSLLW xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift words in $x m m 1$ left by $x m m 2 / m 128$ while shifting in Os. |
| OF 71 /6 ib PSLLW mm1, imm8 | MI | V/V | MMX | Shift words in mm left by imm8 while shifting in Os. |
| 660 0F 71 /6 ib PSLLW xmm1, imm8 | MI | V/V | SSE2 | Shift words in xmm1 left by imm8 while shifting in Os. |
| OF F2 $/ r^{1}$ PSLLD mm, mm/m64 | RM | V/V | MMX | Shift doublewords in mm left by mm/m64 while shifting in Os. |
| 66 OF F2 /r PSLLD xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift doublewords in $x m m 1$ left by $x m m 2 / m 128$ while shifting in Os. |
| OF 72 /6 ib ${ }^{1}$ PSLLD mm, imm8 | MI | V/V | MMX | Shift doublewords in mm left by imm8 while shifting in Os. |
| 66 0F 72 /6 ib PSLLD xmm1, imm8 | MI | V/V | SSE2 | Shift doublewords in $x m m 1$ left by imm8 while shifting in Os. |
| OF F3 $/ \Gamma^{1}$ PSLLQ mm, mm/m64 | RM | V/V | MMX | Shift quadword in mm left by mm/m64 while shifting in Os. |
| 66 OF F3 /r <br> PSLLQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift quadwords in xmm1 left by xmm2/m128 while shifting in Os. |
| OF 73 /6 ib ${ }^{1}$ PSLLQ mm, imm8 | MI | V/V | MMX | Shift quadword in mm left by imm8 while shifting in Os. |
| $660 F 73 / 6 \mathrm{ib}$ PSLLQ xmm1, imm8 | MI | V/V | SSE2 | Shift quadwords in xmm1 left by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG F1/r <br> VPSLLW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift words in xmm2 left by amount specified in $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDD.128.66.0F.WIG $71 / 6 \mathrm{ib}$ VPSLLW xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift words in $x m m 2$ left by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG F2 /r VPSLLD $x m m 1, x m m 2, x m m 3 / m 128$ | RVM | V/V | AVX | Shift doublewords in xmm2 left by amount specified in $x m m 3 / m 128$ while shifting in 0s. |
| VEX.NDD.128.66.0F.WIG $72 / 6 \mathrm{ib}$ VPSLLD xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift doublewords in xmm2 left by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG F3/r VPSLLQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift quadwords in xmm2 left by amount specified in $x m m 3 / m 128$ while shifting in Os. |
| VEX.NDD.128.66.0F.WIG $73 / 6 \mathrm{ib}$ VPSLLQ xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift quadwords in xmm2 left by imm8 while shifting in Os. |
| VEX.NDS.256.66.0F.WIG F1 /г VPSLLW ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift words in ymm2 left by amount specified in $x m m 3 / m 128$ while shifting in $0 s$. |
| VEX.NDD.256.66.0F.WIG 71 /6 ib VPSLLW ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift words in ymm2 left by imm8 while shifting in Os. |


| VEX.NDS.256.66.0F.WIG F2 /г VPSLLD ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift doublewords in ymm2 left by amount specified in $x m m 3 / m 128$ while shifting in Os. |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDD.256.66.0F.WIG $72 / 6 \mathrm{ib}$ VPSLLD ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift doublewords in ymm2 left by imm8 while shifting in 0 s . |
| VEX.NDS.256.66.0F.WIG F3 /r VPSLLQ ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift quadwords in ymm2 left by amount specified in $x m m 3 / m 128$ while shifting in Os. |
| VEX.NDD.256.66.0F.WIG 73 /6 ib VPSLLQ ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift quadwords in ymm2 left by imm8 while shifting in 0 s . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| MI | ModRM:r/m (r,w) | imm8 | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| VMI | VEX.vvvv (w) | ModRM:r/m (r) | imm8 | NA |

## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the left by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0 ). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all Os. Figure 4-13 gives an example of shifting words in a 64-bit operand.


Figure 4-13. PSLLW, PSLLD, and PSLLQ Instruction Operation Using 64-bit Operand

The (V)PSLLW instruction shifts each of the words in the destination operand to the left by the number of bits specified in the count operand; the (V)PSLLD instruction shifts each of the doublewords in the destination operand; and the (V)PSLLQ instruction shifts the quadword (or quadwords) in the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Legacy SSE instructions: The destination operand is an MMX technology register; the count operand can be either an MMX technology register or an 64-bit memory location.
128-bit Legacy SSE version: The destination and first source operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.

VEX. 128 encoded version: The destination and first source operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate.

Note: For shifts with an immediate count (VEX.128.66.0F 71-73/6), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0 , otherwise instructions will \#UD.

```
Operation
PSLLW (with 64-bit operand)
    IF (COUNT > 15)
    THEN
            DEST[64:0] \leftarrow0000000000000000H;
    ELSE
        DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] << COUNT);
        (* Repeat shift operation for 2nd and 3rd words *)
        DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] << COUNT);
    FI;
```

PSLLD (with 64-bit operand)
IF (COUNT > 31)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$;
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] << COUNT);
DEST[63:32] $\leftarrow$ ZeroExtend(DEST[63:32] << COUNT);
FI ;
PSLLQ (with 64-bit operand)
IF (COUNT > 63)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$;
ELSE
DEST $\leftarrow$ ZeroExtend(DEST << COUNT);
Fl ;
PSLLW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H} ;$
ELSE
DEST[15:0] $\leftarrow$ ZeroExtend(DEST[15:0] << COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ ZeroExtend(DEST[127:112] << COUNT);
FI ;
PSLLD (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 31)
THEN
DEST[128:0] $\leftarrow 0000000000000000000000000000000 \mathrm{H} ;$
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] << COUNT);
(* Repeat shift operation for 2nd and 3rd doublewords *)
DEST[127:96] $\leftarrow$ ZeroExtend(DEST[127:96] << COUNT);
FI;

```
PSLLQ (with 128-bit operand)
COUNT \leftarrow COUNT_SOURCE[63:0];
IF (COUNT > 63)
THEN
    DEST[128:0] \leftarrow00000000000000000000000000000000H;
ELSE
    DEST[63:0] \leftarrow ZeroExtend(DEST[63:0] << COUNT);
    DEST[127:64] \leftarrow ZeroExtend(DEST[127:64] << COUNT);
FI;
```

PSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

PSLLW (xmm, imm8)
DEST[127:0] $\leftarrow$ LOGICAL_LEFT_SHIFT_WORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

VPSLLD (xmm, xmm, xmm/m128)
DEST[127:0] ↔ LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2) DEST[VLMAX-1:128] $\leftarrow 0$

VPSLLD (xmm, imm8)
DEST[127:0] $\leftarrow$ LOGICAL_LEFT_SHIFT_DWORDS(SRC1, imm8) DEST[VLMAX-1:128] $\leftarrow 0$

PSLLD (xmm, xmm, xmm/m128)
DEST[127:0] $\leftarrow$ LOGICAL_LEFT_SHIFT_DWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

PSLLD (xmm, imm8)
DEST[127:0] \& LOGICAL_LEFT_SHIFT_DWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

VPSLLQ (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(SRC1, SRC2) DEST[VLMAX-1:128] $\leftarrow 0$

VPSLLQ (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_QWORDS(SRC1, imm8) DEST[VLMAX-1:128] <0

PSLLQ (xmm, xmm, xmm/m128)
DEST[127:0] ↔ LOGICAL_LEFT_SHIFT_QWORDS(DEST, SRC) DEST[VLMAX-1:128] (Unmodified)

PSLLQ (xmm, imm8)
DEST[127:0] \& LOGICAL_LEFT_SHIFT_QWORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)

```
VPSLLW (xmm, xmm, xmm/m128)
DEST[127:0] \leftarrow LOGICAL_LEFT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \leftarrow0
VPSLLW (xmm, imm8)
DEST[127:0] \leftarrow LOGICAL_LEFT_SHIFT_WORDS(SRC1, imm8)
DEST[VLMAX-1:128] \leftarrow0
PSLLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSLLW (xmm, imm8)
DEST[127:0] < LOGICAL_LEFT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSLLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_LEFT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \leftarrow0
VPSLLD (xmm, imm8)
DEST[127:0] \leftarrow LOGICAL_LEFT_SHIFT_DWORDS(SRC1,imm8)
DEST[VLMAX-1:128] <0
VPSLLW (ymm, ymm, xmm/m128)
DEST[255:0] \leftarrow LOGICAL_LEFT_SHIFT_WORDS_256b(SRC1, SRC2)
VPSLLW (ymm, imm8)
DEST[255:0] < LOGICAL_LEFT_SHIFT_WORD_256bS(SRC1,imm8)
VPSLLD (ymm, ymm, xmm/m128)
DEST[255:0] \leftarrow LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1, SRC2)
VPSLLD (ymm, imm8)
DEST[127:0] \leftarrow LOGICAL_LEFT_SHIFT_DWORDS_256b(SRC1, imm8)
VPSLLQ (ymm, ymm, xmm/m128)
DEST[255:0] < LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1, SRC2)
VPSLLQ (ymm, imm8)
DEST[255:0] < LOGICAL_LEFT_SHIFT_QWORDS_256b(SRC1, imm8)
Intel C/C++ Compiler Intrinsic Equivalents
PSLLW: __m64 _mm_slli_pi16 (__m64 m, int count)
PSLLW: __m64 _mm_sll_pi16(__m64 m, __m64 count)
(V)PSLLW: __m128i_mm_slli_pi16(__m64 m, int count)
(V)PSLLW: __m128i _mm_slli_pi16(__m128i m, __m128i count)
VPSLLW: __m256i _mm256_slli_epi16 (__m256i m, int count)
VPSLLW: __m256i _mm256_sll_epi16 (__m256i m, __m128i count)
PSLLD: __m64 _mm_slli_pi32(__m64 m, int count)
PSLLD: __m64 _mm_sll_pi32(__m64 m, __m64 count)
```

(V)PSLLD: __m128i_mm_slli_epi32(__m128im, int count)
(V)PSLLD: __m128i _mm_sll_epi32(__m128i m, __m128i count)

VPSLLD: __m256i _mm256_slli_epi32 (__m256i m, int count)
VPSLLD: __m256i _mm256_sll_epi32 (__m256i m, __m128i count)
PSLLQ: __m64 _mm_slli_si64(__m64 m, int count)
PSLLQ: __m64 _mm_sll_si64(__m64 m, __m64 count)
(V)PSLLQ: __m128i _mm_slli_epi64(__m128i m, int count)
(V)PSLLQ: __m128i _mm_sll_epi64(__m128i m,__m128i count)

VPSLLQ: __m256i _mm256_slli_epi64 (__m256i m, int count)
VPSLLQ: __m256i _mm256_sll_epi64 (__m256i m, __m128i count)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4 and 7 for non-VEX-encoded instructions; additionally \#UD If VEX.L = 1 .

PSRAW/PSRAD—Shift Packed Data Right Arithmetic

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E1 $/ \Gamma^{1}$ <br> PSRAW mm, mm/m64 | RM | V/V | MMX | Shift words in mm right by mm/m64 while shifting in sign bits. |
| 66 OF E1 /r <br> PSRAW xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift words in $x m m 1$ right by $x m m 2 / m 128$ while shifting in sign bits. |
| OF $71 / 4 \mathrm{ib}^{1}$ PSRAW mm, imm8 | MI | V/V | MMX | Shift words in mm right by imm8 while shifting in sign bits |
| 66 OF 71 /4 ib PSRAW xmm1, imm8 | MI | V/V | SSE2 | Shift words in $x m m 1$ right by imm8 while shifting in sign bits |
| OF E2 $/ \Gamma^{1}$ PSRAD mm, mm/m64 | RM | V/V | MMX | Shift doublewords in mm right by mm/m64 while shifting in sign bits. |
| 66 OF E2 /r PSRAD xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift doubleword in $x m m 1$ right by xmm2 /m128 while shifting in sign bits. |
| OF $72 / 4 \mathrm{ib}^{1}$ PSRAD mm, imm8 | MI | V/V | MMX | Shift doublewords in mm right by imm8 while shifting in sign bits. |
| 66 OF $72 / 4$ ib PSRAD xmm1, imm8 | MI | V/V | SSE2 | Shift doublewords in xmm1 right by imm8 while shifting in sign bits. |
| VEX.NDS.128.66.0F.WIG E1 /г VPSRAW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift words in $x m m 2$ right by amount specified in $x m m 3 / m 128$ while shifting in sign bits. |
| VEX.NDD.128.66.0F.WIG 71 /4 ib VPSRAW xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift words in xmm2 right by imm8 while shifting in sign bits. |
| VEX.NDS.128.66.0F.WIG E2 /r VPSRAD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift doublewords in xmm2 right by amount specified in $x m m 3 / m 128$ while shifting in sign bits. |
| VEX.NDD.128.66.0F.WIG $72 / 4 \mathrm{ib}$ VPSRAD xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift doublewords in xmm2 right by imm8 while shifting in sign bits. |
| VEX.NDS.256.66.0F.WIG E1 / VPSRAW ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift words in ymm2 right by amount specified in $x m m 3 / m 128$ while shifting in sign bits. |
| VEX.NDD.256.66.0F.WIG $71 / 4$ ib VPSRAW ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift words in ymm2 right by imm8 while shifting in sign bits. |
| VEX.NDS.256.66.0F.WIG E2 / / VPSRAD ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift doublewords in ymm2 right by amount specified in $x m m 3 / m 128$ while shifting in sign bits. |
| VEX.NDD.256.66.0F.WIG $72 / 4 \mathrm{ib}$ VPSRAD ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift doublewords in ymm2 right by imm8 while shifting in sign bits. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| MI | ModRM:r/m (r,w) | imm8 | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| VMI | VEX.vvvv $(w)$ | ModRM:r/m (r) | imm8 | NA |

## Description

Shifts the bits in the individual data elements (words or doublewords) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are filled with the initial value of the sign bit of the data element. If the value specified by the count operand is greater than 15 (for words) or 31 (for doublewords), each destination data element is filled with the initial value of the sign bit of the element. (Figure 4-14 gives an example of shifting words in a 64-bit operand.)


Figure 4-14. PSRAW and PSRAD Instruction Operation Using a 64-bit Operand

Note that only the first 64-bits of a 128-bit count operand are checked to compute the count. If the second source operand is a memory address, 128 bits are loaded.

The (V)PSRAW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand, and the (V)PSRAD instruction shifts each of the doublewords in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Legacy SSE instructions: The destination operand is an MMX technology register; the count operand can be either an MMX technology register or an 64-bit memory location.
128-bit Legacy SSE version: The destination and first source operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 128 encoded version: The destination and first source operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored.
VEX. 256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an XMM register or a 128-bit memory location or an 8-bit immediate.

Note: For shifts with an immediate count (VEX.128.66.0F 71-73/4), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD.

```
Operation
PSRAW (with 64-bit operand)
    IF (COUNT > 15)
        THEN COUNT }\leftarrow16
    FI;
    DEST[15:0] < SignExtend(DEST[15:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd words *)
    DEST[63:48] \leftarrow SignExtend(DEST[63:48] >> COUNT);
PSRAD (with 64-bit operand)
    IF (COUNT > 31)
        THEN COUNT \leftarrow < 32;
    Fl;
    DEST[31:0]\leftarrow SignExtend(DEST[31:0] >> COUNT);
    DEST[63:32] \leftarrow SignExtend(DEST[63:32] >> COUNT);
PSRAW (with 128-bit operand)
    COUNT \leftarrowCOUNT_SOURCE[63:0];
    IF (COUNT > 15)
        THEN COUNT \leftarrow 16;
    Fl;
    DEST[15:0] \leftarrow SignExtend(DEST[15:0] >> COUNT);
    (* Repeat shift operation for 2nd through 7th words *)
    DEST[127:112] \leftarrow SignExtend(DEST[127:112] >> COUNT);
PSRAD (with 128-bit operand)
    COUNT }\leftarrow\mathrm{ COUNT_SOURCE[63:0];
    IF (COUNT > 31)
        THEN COUNT \leftarrow < 32;
    Fl;
    DEST[31:0] \leftarrow SignExtend(DEST[31:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd doublewords *)
    DEST[127:96] \leftarrow SignExtend(DEST[127:96] >>COUNT);
PSRAW (xmm, xmm, xmm/m128)
DEST[127:0] & ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRAW (xmm, imm8)
DEST[127:0] & ARITHMETIC_RIGHT_SHIFT_WORDS(DEST, imm8)
DEST[VLMAX-1:128] (Unmodified)
VPSRAW (xmm, xmm, xmm/m128)
DEST[127:0] & ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPSRAW (xmm, imm8)
DEST[127:0] < ARITHMETIC_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[VLMAX-1:128] <0
```

PSRAD (xmm, xmm, xmm/m128)
DEST[127:0] \& ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRAD (xmm, imm8)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)

VPSRAD (xmm, xmm, xmm/m128)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, SRC2) DEST[VLMAX-1:128] $\leftarrow 0$

VPSRAD (xmm, imm8)
DEST[127:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS(SRC1, imm8) DEST[VLMAX-1:128] $\leftarrow 0$

VPSRAW (ymm, ymm, xmm/m128)
DEST[255:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1, SRC2)
VPSRAW (ymm, imm8)
DEST[255:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_WORDS_256b(SRC1, imm8)

VPSRAD (ymm, ymm, xmm/m128)
DEST[255:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1, SRC2)
VPSRAD (ymm, imm8)
DEST[255:0] $\leftarrow$ ARITHMETIC_RIGHT_SHIFT_DWORDS_256b(SRC1, imm8)

Intel C/C++ Compiler Intrinsic Equivalents

| PSRAW: | _m64 _mm_srai_pi16 (__m64 m, int count) |
| :---: | :---: |
| PSRAW: | __m64 _mm_sra_pi16 (_m64 m, __m64 count) |
| )PSRAW: | _m128i _mm_srai_epi16(_m128i m, int count) |
| (V)PSRAW: | __m128i_mm_sra_epi16(__m128i m, __m128i count) |
| VPSRAW: | __m256i _mm256_srai_epi16 (__m256i m, int count) |
| VPSRAW: | _m256i _mm256_sra_epi16 (__m256i m, _m128i count) |
| PSRAD: | m64 _mm_srai_pi32 (_m64 m, int count) |
| PSRAD: | __m64 _mm_sra_pi32 (__m64 m, __m64 count) |
| (V)PSRAD: | __m128i _mm_srai_epi32 (_m128i m, int count) |
| (V)PSRAD: | __m128i _mm_sra_epi32 (_m128i m, __m128i count) |
| VPSRAD: | __m256i _mm256_srai_epi32 (_m256i m, int count) |
| VPSRAD: | _m256i _mm256_sra_epi32 (_m256i m, __m128i count) |

Flags Affected
None.

Numeric Exceptions
None.

## Other Exceptions

See Exceptions Type 4 and 7 for non-VEX-encoded instructions; additionally \#UD If VEX.L = 1 .

## PSRLDQ—Shift Double Quadword Right Logical

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 73 /3 ib | MI | V/V | SSE2 | Shift xmm1 right by imm8 while shifting in 0s. |
| PSRLDQ xmm1, imm8 |  |  |  |  |
| VEX.NDD.128.66.0F.WIG 73 /3 ib VPSRLDQ xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift xmm2 right by imm8 bytes while shifting in Os. |
| VEX.NDD.256.66.0F.WIG 73 /3 ib VPSRLDQ ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift ymm1 right by imm8 bytes while shifting in Os. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MI | ModRM: $: / \mathrm{m}(\mathrm{r}, \mathrm{w})$ | imm8 | NA | NA |
| VMI | VEX.vvvv $(w)$ | ModRM:r/m $(r)$ | imm8 | NA |

## Description

Shifts the destination operand (first operand) to the right by the number of bytes specified in the count operand (second operand). The empty high-order bytes are cleared (set to all 0s). If the value specified by the count operand is greater than 15, the destination operand is set to all 0s. The count operand is an 8-bit immediate.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source and destination operands are the same. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The source and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The source operand is a YMM register. The destination operand is a YMM register. The count operand applies to both the low and high 128-bit lanes.

Note: VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0 , otherwise instructions will \#UD.

## Operation

## PSRLDQ(128-bit Legacy SSE version)

TEMP $\leftarrow$ COUNT
IF (TEMP > 15) THEN TEMP $\leftarrow 16$; FI
DEST $\leqslant$ DEST >> (TEMP * 8)
DEST[VLMAX-1:128] (Unmodified)

```
VPSRLDQ (VEX. }128\mathrm{ encoded version)
TEMP < COUNT
IF (TEMP > 15) THEN TEMP < 16; FI
DEST < SRC >> (TEMP * 8)
DEST[VLMAX-1:128] <0
VPSRLDQ (VEX. }256\mathrm{ encoded version)
TEMP < COUNT
IF (TEMP > 15) THEN TEMP < 16; FI
DEST[127:0] < SRC[127:0] >> (TEMP * 8)
DEST[255:128] < SRC[255:128] >> (TEMP * 8)
```

Intel C/C++ Compiler Intrinsic Equivalents
(V)PSRLDQ: __m128i _mm_srli_si128 ( __m128i a, int imm)

VPSRLDQ: __m256i _mm256_srii_si256 ( __m256i a, const int imm)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 7; additionally
\#UD If VEX.L = 1 .

PSRLW/PSRLD/PSRLQ—Shift Packed Data Right Logical

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D1 $/ \Gamma^{1}$ PSRLW mm, mm/m64 | RM | V/V | MMX | Shift words in mm right by amount specified in $\mathrm{mm} / \mathrm{m} 64$ while shifting in Os. |
| 66 OF D1 /r PSRLW xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift words in $x m m 1$ right by amount specified in $x m m 2 / m 128$ while shifting in 0s. |
| OF $71 / 2 \mathrm{ib}^{1}$ PSRLW mm, imm8 | MI | V/V | MMX | Shift words in mm right by imm8 while shifting in Os. |
| 660 OF 71 /2 ib PSRLW xmm1, imm8 | MI | V/V | SSE2 | Shift words in xmm1 right by imm8 while shifting in Os. |
| OF D2 $/ \Gamma^{1}$ PSRLD mm, mm/m64 | RM | V/V | MMX | Shift doublewords in mm right by amount specified in $\mathrm{mm} / \mathrm{m} 64$ while shifting in 0 s . |
| 66 OF D2 /r PSRLD xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift doublewords in $x m m 1$ right by amount specified in $x m m 2 / m 128$ while shifting in 0 s . |
| OF 72 /2 ib ${ }^{1}$ PSRLD mm, imm8 | MI | V/V | MMX | Shift doublewords in mm right by imm8 while shifting in Os. |
| 66 OF 72 /2 ib PSRLD xmm1, imm8 | MI | V/V | SSE2 | Shift doublewords in xmm1 right by imm8 while shifting in Os. |
| OF D3 $/ \Gamma^{1}$ PSRLQ mm, mm/m64 | RM | V/V | MMX | Shift mm right by amount specified in $\mathrm{mm} / \mathrm{m} 64$ while shifting in Os. |
| 66 OF D3 /r <br> PSRLQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Shift quadwords in xmm1 right by amount specified in $x m m 2 / m 128$ while shifting in $0 s$. |
| OF $73 / 2 \mathrm{ib}^{1}$ PSRLQ mm, imm8 | MI | V/V | MMX | Shift mm right by imm8 while shifting in 0 s. |
| 66 0F 73 /2 ib PSRLQ xmm1, imm8 | MI | V/V | SSE2 | Shift quadwords in $x m m 1$ right by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG D1/ז VPSRLW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift words in $x m m 2$ right by amount specified in $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDD.128.66.0F.WIG 71 /2 ib VPSRLW xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift words in xmm2 right by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG D2/r VPSRLD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift doublewords in $x m m 2$ right by amount specified in $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDD.128.66.0F.WIG 72 /2 ib VPSRLD xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift doublewords in xmm2 right by imm8 while shifting in Os. |
| VEX.NDS.128.66.0F.WIG D3/r VPSRLQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Shift quadwords in xmm2 right by amount specified in $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDD.128.66.0F.WIG 73 /2 ib VPSRLQ xmm1, xmm2, imm8 | VMI | V/V | AVX | Shift quadwords in $x m m 2$ right by imm8 while shifting in Os. |
| VEX.NDS.256.66.0F.WIG D1/г VPSRLW ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift words in ymm2 right by amount specified in $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDD.256.66.0F.WIG $71 / 2$ ib VPSRLW ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift words in ymm2 right by imm8 while shifting in Os. |


| VEX.NDS.256.66.0F.WIG D2 /r VPSRLD ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift doublewords in ymm2 right by amount specified in $x m m 3 / m 128$ while shifting in 0 s . |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDD.256.66.0F.WIG $72 / 2$ ib VPSRLD ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift doublewords in ymm2 right by imm8 while shifting in Os. |
| VEX.NDS.256.66.0F.WIG D3 /r VPSRLQ ymm1, ymm2, xmm3/m128 | RVM | V/V | AVX2 | Shift quadwords in ymm2 right by amount specified in $x m m 3 / m 128$ while shifting in 0s. |
| VEX.NDD.256.66.0F.WIG 73 /2 ib VPSRLQ ymm1, ymm2, imm8 | VMI | V/V | AVX2 | Shift quadwords in ymm2 right by imm8 while shifting in 0 s . |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| MI | ModRM:r/m ( $r, w)$ | imm8 | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| VMI | VEX.vvvv $(w)$ | ModRM:r/m (r) | imm8 | NA |

## Description

Shifts the bits in the individual data elements (words, doublewords, or quadword) in the destination operand (first operand) to the right by the number of bits specified in the count operand (second operand). As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0). If the value specified by the count operand is greater than 15 (for words), 31 (for doublewords), or 63 (for a quadword), then the destination operand is set to all 0s. Figure 4-15 gives an example of shifting words in a 64-bit operand.

Note that only the first 64-bits of a 128-bit count operand are checked to compute the count.


Figure 4-15. PSRLW, PSRLD, and PSRLQ Instruction Operation Using 64-bit Operand

The (V)PSRLW instruction shifts each of the words in the destination operand to the right by the number of bits specified in the count operand; the (V)PSRLD instruction shifts each of the doublewords in the destination operand; and the PSRLQ instruction shifts the quadword (or quadwords) in the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The destination operand is an MMX technology register; the count operand can be either an MMX technology register or an 64-bit memory location.
128-bit Legacy SSE version: The destination operand is an XMM register; the count operand can be either an XMM register or a 128 -bit memory location, or an 8 -bit immediate. If the count operand is a memory address, 128 bits
are loaded but the upper 64 bits are ignored. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The destination operand is an XMM register; the count operand can be either an XMM register or a 128-bit memory location, or an 8 -bit immediate. If the count operand is a memory address, 128 bits are loaded but the upper 64 bits are ignored. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 128-bit memory location or an 8-bit immediate.
Note: For shifts with an immediate count (VEX.128.66.0F 71-73/2), VEX.vvvv encodes the destination register, and VEX.B + ModRM.r/m encodes the source register. VEX.L must be 0, otherwise instructions will \#UD.

## Operation

```
PSRLW (with 64-bit operand)
IF (COUNT > 15)
THEN
    DEST[64:0] }\leftarrow0000000000000000
ELSE
    DEST[15:0] \leftarrow ZeroExtend(DEST[15:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd words *)
    DEST[63:48] \leftarrow ZeroExtend(DEST[63:48] >> COUNT);
FI;
```

PSRLD (with 64-bit operand)
IF (COUNT > 31)
THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$
ELSE
DEST[31:0] $\leftarrow$ ZeroExtend(DEST[31:0] >> COUNT);
DEST[63:32] $\leftarrow$ ZeroExtend(DEST[63:32] >> COUNT);
FI;

PSRLQ (with 64-bit operand)

```
IF (COUNT > 63)
```

THEN
DEST[64:0] $\leftarrow 0000000000000000 \mathrm{H}$
ELSE
DEST $\leftarrow$ ZeroExtend(DEST >> COUNT);
FI;
PSRLW (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
IF (COUNT > 15)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H}$
ELSE
DEST[15:0] $\leftarrow$ ZeroExtend(DEST[15:0] >> COUNT);
(* Repeat shift operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ ZeroExtend(DEST[127:112] >> COUNT);
FI;
PSRLD (with 128-bit operand)
COUNT $\leftarrow$ COUNT_SOURCE[63:0];
If (COUNT > 31)
THEN
DEST[128:0] $\leftarrow 00000000000000000000000000000000 \mathrm{H}$

```
ELSE
    DEST[31:0] \leftarrow ZeroExtend(DEST[31:0] >> COUNT);
    (* Repeat shift operation for 2nd and 3rd doublewords *)
    DEST[127:96] \leftarrow ZeroExtend(DEST[127:96] >> COUNT);
FI;
PSRLQ (with 128-bit operand)
    COUNT \leftarrow COUNT_SOURCE[63:0];
    IF (COUNT > 15)
    THEN
    DEST[128:0]}\leftarrow00000000000000000000000000000000
    ELSE
        DEST[63:0] \leftarrow ZeroExtend(DEST[63:0] >> COUNT);
        DEST[127:64] \leftarrow ZeroExtend(DEST[127:64] >> COUNT);
    FI;
PSRLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLW (xmm, imm8)
DEST[127:0] \(\leftarrow\) LOGICAL_RIGHT_SHIFT_WORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)
VPSRLW (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSRLW (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_WORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
PSRLD (xmm, xmm, xmm/m128)
DEST[127:0] \(\leftarrow\) LOGICAL_RIGHT_SHIFT_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLD (xmm, imm8)
DEST[127:0] \(\leftarrow\) LOGICAL_RIGHT_SHIFT_DWORDS(DEST, imm8) DEST[VLMAX-1:128] (Unmodified)
VPSRLD (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VPSRLD (xmm, imm8)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_DWORDS(SRC1, imm8)
DEST[VLMAX-1:128] \(\leftarrow 0\)
PSRLQ (xmm, xmm, xmm/m128)
DEST[127:0] Һ LOGICAL_RIGHT_SHIFT_QWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
PSRLQ (xmm, imm8)
DEST[127:0] \(\leftarrow\) LOGICAL_RIGHT_SHIFT_QWORDS(DEST, imm8)
```

DEST[VLMAX-1:128] (Unmodified)

VPSRLQ (xmm, xmm, xmm/m128)
DEST[127:0] < LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, SRC2) DEST[VLMAX-1:128] $\leftarrow 0$

VPSRLQ (xmm, imm8)
DEST[127:0] \& LOGICAL_RIGHT_SHIFT_QWORDS(SRC1, imm8) DEST[VLMAX-1:128] $\leftarrow 0$

VPSRLW (ymm, ymm, xmm/m128)
DEST[255:0] < LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1, SRC2)

VPSRLW (ymm, imm8)
DEST[255:0] < LOGICAL_RIGHT_SHIFT_WORDS_256b(SRC1, imm8)

VPSRLD (ymm, ymm, xmm/m128)
DEST[255:0] $\leftarrow$ LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1, SRC2)
VPSRLD (ymm, imm8)
DEST[255:0] ↔ LOGICAL_RIGHT_SHIFT_DWORDS_256b(SRC1, imm8)

VPSRLQ (ymm, ymm, xmm/m128)
DEST[255:0] ↔ LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1, SRC2)

VPSRLQ (ymm, imm8)
DEST[255:0] \& LOGICAL_RIGHT_SHIFT_QWORDS_256b(SRC1, imm8)

Intel C/C++ Compiler Intrinsic Equivalents

| PSRLW: | __m64 _mm_srli_pi16(__m64 m, int count) |
| :---: | :---: |
| PSRLW: | __m64 _mm_srl_pi16 (_m64 m, __m64 count) |
| (V)PSRLW: | __m128i _mm_srli_epi16 (__m128i m, int count) |
| (V)PSRLW: | __m128i _mm_srl_epi16 (__m128i m, __m128i count) |
| VPSRLW: | __m256i _mm256_srli_epi16 (__m256i m, int count) |
| VPSRLW: | m256i _mm256_srl_epi16 (__m256i m, __m128i count) |
| PSRLD: | m64 _mm_srli_pi32 (__m64 m, int count) |
| PSRLD: | __m64 _mm_srl_pi32 (_m64 m, __m64 count) |
| (V)PSRLD: | __m128i_mm_srli_epi32 (_m128i m, int count) |
| (V)PSRLD: | __m128i _mm_srl_epi32 (__m128i m, __m128i count) |
| VPSRLD: | __m256i _mm256_srli_epi32 (__m256i m, int count) |
| VPSRLD: | __m256i _mm256_srl_epi32 (_m256i m, __m128i count) |
| PSRLQ: | __m64 _mm_srli_si64 (__m64 m, int count) |
| PSRLQ: | __m64 _mm_srl_si64 (__m64 m, __m64 count) |
| (V)PSRLQ: | __m128i _mm_srli_epi64 (__m128i m, int count) |
| (V)PSRLQ: | __m128i _mm_srl_epi64 (__m128i m, __m128i count) |
| VPSRLQ: | __m256i _mm256_srli_epi64 (__m256i m, int count) |
| VPSRLQ: | __m256i _mm256_srl_epi64 (_m256i m, __m128i count) |

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4 and 7 for non-VEX-encoded instructions; additionally \#UD

If VEX.L = 1.

PSUBB/PSUBW/PSUBD—Subtract Packed Integers

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \text { 64/32 bit } \\ & \text { Mode } \\ & \text { Support } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF F8 $/ \Gamma^{1}$ PSUBB mm, mm/m64 | RM | V/V | MMX | Subtract packed byte integers in mm/m64 from packed byte integers in mm. |
| 66 OF F8 /r PSUBB xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed byte integers in xmm2/m128 from packed byte integers in xmm1. |
| OF Fg $/ \Gamma^{1}$ PSUBW mm, mm/m64 | RM | V/V | MMX | Subtract packed word integers in mm/m64 from packed word integers in mm. |
| 66 OF F9 /r PSUBW xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed word integers in xmm2/m128 from packed word integers in xmm1. |
| OF FA $/ r^{1}$ PSUBD mm, mm/m64 | RM | V/V | MMX | Subtract packed doubleword integers in $\mathrm{mm} / \mathrm{m} 64$ from packed doubleword integers in mm. |
| 66 OF FA /r PSUBD xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed doubleword integers in xmm2/mem128 from packed doubleword integers in $x m m 1$. |
| VEX.NDS.128.66.0F.WIG F8 /r VPSUBB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed byte integers in $x m m 3 / m 128$ from xmm2. |
| VEX.NDS.128.66.0F.WIG F9 /г VPSUBW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed word integers in xmm3/m128 from xmm2. |
| VEX.NDS.128.66.0F.WIG FA /r VPSUBD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed doubleword integers in xmm3/m128 from xmm2. |
| VEX.NDS.256.66.0F.WIG F8 /r VPSUBB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract packed byte integers in ymm3/m256 from ymm2. |
| VEX.NDS.256.66.0F.WIG FG /г VPSUBW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract packed word integers in ymm3/m256 from ymm2. |
| VEX.NDS.256.66.0F.WIG FA /г VPSUBD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract packed doubleword integers in ymm3/m256 from ymm2. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD subtract of the packed integers of the source operand (second operand) from the packed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure $9-4$ in the InteI® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with wraparound, as described in the following paragraphs.
The (V)PSUBB instruction subtracts packed byte integers. When an individual result is too large or too small to be represented in a byte, the result is wrapped around and the low 8 bits are written to the destination element.

The (V)PSUBW instruction subtracts packed word integers. When an individual result is too large or too small to be represented in a word, the result is wrapped around and the low 16 bits are written to the destination element.
The (V)PSUBD instruction subtracts packed doubleword integers. When an individual result is too large or too small to be represented in a doubleword, the result is wrapped around and the low 32 bits are written to the destination element.

Note that the (V)PSUBB, (V)PSUBW, and (V)PSUBD instructions can operate on either unsigned or signed (two's complement notation) packed integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of values upon which it operates.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location.
128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise instructions will \#UD.

## Operation

```
PSUBB (with 64-bit operands)
    DEST[7:0] \leftarrow DEST[7:0] - SRC[7:0];
    (* Repeat subtract operation for 2nd through 7th byte *)
    DEST[63:56] \leftarrow DEST[63:56] - SRC[63:56];
PSUBB (with 128-bit operands)
    DEST[7:0] \leftarrow DEST[7:0] - SRC[7:0];
    (* Repeat subtract operation for 2nd through 14th byte *)
    DEST[127:120] \leftarrow DEST[111:120] - SRC[127:120];
```

VPSUBB (VEX. 128 encoded version)
DEST[7:0] $\leftarrow$ SRC1[7:0]-SRC2[7:0]
DEST[15:8] < SRC1[15:8]-SRC2[15:8]
DEST[23:16] < SRC1[23:16]-SRC2[23:16]
DEST[31:24] $\leftarrow$ SRC1[31:24]-SRC2[31:24]
DEST[39:32] $\leftarrow$ SRC1[39:32]-SRC2[39:32]
DEST[47:40] $\leftarrow$ SRC1[47:40]-SRC2[47:40]
DEST[55:48] $\leftarrow$ SRC1[55:48]-SRC2[55:48]
DEST[63:56] $\leftarrow$ SRC1[63:56]-SRC2[63:56]
DEST[71:64] $\leftarrow$ SRC1[71:64]-SRC2[71:64]
DEST[79:72] $\leftarrow$ SRC1[79:72]-SRC2[79:72]
DEST[87:80] $\leftarrow$ SRC1[87:80]-SRC2[87:80]
DEST[95:88] $\leftarrow$ SRC1[95:88]-SRC2[95:88]
DEST[103:96] $\leftarrow$ SRC1[103:96]-SRC2[103:96]
DEST[111:104] < SRC1[111:104]-SRC2[111:104]
DEST[119:112] $\leqslant$ SRC1[119:112]-SRC2[119:112]
DEST[127:120] < SRC1[127:120]-SRC2[127:120]
DEST[VLMAX-1:128] $\leftarrow 00$

```
VPSUBB (VEX. }256\mathrm{ encoded version)
DEST[7:0] < SRC1[7:0]-SRC2[7:0]
DEST[15:8] < SRC1[15:8]-SRC2[15:8]
DEST[23:16] < SRC1[23:16]-SRC2[23:16]
DEST[31:24] < SRC1[31:24]-SRC2[31:24]
DEST[39:32] & SRC1[39:32]-SRC2[39:32]
DEST[47:40] & SRC1[47:40]-SRC2[47:40]
DEST[55:48] < SRC1[55:48]-SRC2[55:48]
DEST[63:56] < SRC1[63:56]-SRC2[63:56]
DEST[71:64] & SRC1[71:64]-SRC2[71:64]
DEST[79:72] & SRC1[79:72]-SRC2[79:72]
DEST[87:80] & SRC1[87:80]-SRC2[87:80]
DEST[95:88] < SRC1[95:88]-SRC2[95:88]
DEST[103:96] < SRC1[103:96]-SRC2[103:96]
DEST[111:104] < SRC1[111:104]-SRC2[111:104]
DEST[119:112] < SRC1[119:112]-SRC2[119:112]
DEST[127:120] < SRC1[127:120]-SRC2[127:120]
DEST[135:128] < SRC1[135:128]-SRC2[135:128]
DEST[143:136] < SRC1[143:136]-SRC2[143:136]
DEST[151:144] & SRC1[151:144]-SRC2[151:144]
DEST[159:152] < SRC1[159:152]-SRC2[159:152]
DEST[167:160] < SRC1[167:160]-SRC2[167:160]
DEST[175:168] < SRC1[175:168]-SRC2[175:168]
DEST[183:176] < SRC1[183:176]-SRC2[183:176]
DEST[191:184] < SRC1[191:184]-SRC2[191:184]
DEST[199:192] < SRC1[199:192]-SRC2[199:192]
DEST[207:200] < SRC1[207:200]-SRC2[207:200]
DEST[215:208] < SRC1[215:208]-SRC2[215:208]
DEST[223:216] < SRC1[223:216]-SRC2[223:216]
DEST[231:224] < SRC1[231:224]-SRC2[231:224]
DEST[239:232] < SRC1[239:232]-SRC2[239:232]
DEST[247:240] < SRC1[247:240]-SRC2[247:240]
DEST[255:248] & SRC1[255:248]-SRC2[255:248]
```

PSUBW (with 64-bit operands)
DEST[15:0] $\leftarrow$ DEST[15:0] - SRC[15:0];
(* Repeat subtract operation for 2nd and 3rd word *)
DEST[63:48] $\leftarrow$ DEST[63:48] - SRC[63:48];
PSUBW (with 128-bit operands)
DEST[15:0] $\leftarrow$ DEST[15:0] - SRC[15:0];
(* Repeat subtract operation for 2nd through 7th word *)
DEST[127:112] $\leftarrow$ DEST[127:112] - SRC[127:112];
VPSUBW (VEX. 128 encoded version)
DEST[15:0] $\leftarrow$ SRC1[15:0]-SRC2[15:0]
DEST[31:16] \& SRC1[31:16]-SRC2[31:16]
DEST[47:32] \& SRC1[47:32]-SRC2[47:32]
DEST[63:48] $\leqslant$ SRC1[63:48]-SRC2[63:48]
DEST[79:64] $\leftarrow$ SRC1[79:64]-SRC2[79:64]
DEST[95:80] $\leftarrow$ SRC1[95:80]-SRC2[95:80]
DEST[111:96] $\leftarrow$ SRC1[111:96]-SRC2[111:96]
DEST[127:112] \& SRC1[127:112]-SRC2[127:112]

DEST[VLMAX-1:128] $\leftarrow 0$
VPSUBW (VEX.256 encoded version)
DEST[15:0] $\leftarrow$ SRC1[15:0]-SRC2[15:0]
DEST[31:16] $\leftarrow$ SRC1[31:16]-SRC2[31:16]
DEST[47:32] $\leftarrow$ SRC1[47:32]-SRC2[47:32]
DEST[63:48] $\leftarrow$ SRC1[63:48]-SRC2[63:48]
DEST[79:64] $\leftarrow$ SRC1[79:64]-SRC2[79:64]
DEST[95:80] $\leftarrow$ SRC1[95:80]-SRC2[95:80]
DEST[111:96] $\leftarrow$ SRC1[111:96]-SRC2[111:96]
DEST[127:112] $\leftarrow$ SRC1[127:112]-SRC2[127:112]
DEST[143:128] $\leftarrow$ SRC1[143:128]-SRC2[143:128]
DEST[159:144] $\leftarrow$ SRC1[159:144]-SRC2[159:144]
DEST[175:160] $\leftarrow$ SRC1[175:160]-SRC2[175:160]
DEST[191:176] $\leftarrow$ SRC1[191:176]-SRC2[191:176]
DEST[207:192] $\leftarrow$ SRC1207:192]-SRC2[207:192]
DEST[223:208] $\leftarrow$ SRC1[223:208]-SRC2[223:208]
DEST[239:224] $\leftarrow$ SRC1[239:224]-SRC2[239:224]
DEST[255:240] $\leftarrow$ SRC1[255:240]-SRC2[255:240]

## PSUBD (with 64-bit operands)

DEST[31:0] $\leftarrow \operatorname{DEST[31:0]~-~SRC[31:0];~}$
DEST[63:32] $\leftarrow$ DEST[63:32] - SRC[63:32];
PSUBD (with 128-bit operands)
DEST[31:0] $\leftarrow$ DEST[31:0] - SRC[31:0];
(* Repeat subtract operation for 2nd and 3rd doubleword *)
DEST[127:96] $\leftarrow$ DEST[127:96] - SRC[127:96];
VPSUBD (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0]-SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32]-SRC2[63:32]
DEST[95:64] < SRC1[95:64]-SRC2[95:64]
DEST[127:96] \& SRC1[127:96]-SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$
VPSUBD (VEX. 256 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0]-SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32]-SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64]-SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96]-SRC2[127:96]
DEST[159:128] < SRC1[159:128]-SRC2[159:128]
DEST[191:160] $\leftarrow$ SRC1[191:160]-SRC2[191:160]
DEST[223:192] < SRC1[223:192]-SRC2[223:192]
DEST[255:224] < SRC1[255:224]-SRC2[255:224]

Intel C/C++ Compiler Intrinsic Equivalents
PSUBB: __m64 _mm_sub_pi8(__m64 m1, __m64 m2)
(V)PSUBB: __m128i _mm_sub_epi8 ( __m128i a, __m128i b)

VPSUBB: __m256i_mm256_sub_epi8 (__m256i a, __m256i b)
PSUBW: __m64_mm_sub_pi16(__m64 m1, _m64 m2)
(V)PSUBW: __m128i _mm_sub_epi16 ( __m128i a, __m128i b)

VPSUBW: __m256i_mm256_sub_epi16 ( __m256i a, __m256i b)

PSUBD: __m64_mm_sub_pi32(__m64 m1, __m64 m2)
(V)PSUBD: __m128i _mm_sub_epi32 ( __m128i a, __m128i b)

VPSUBD: __m256i _mm256_sub_epi32 ( __m256i a, __m256i b)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PSUBQ—Subtract Packed Quadword Integers

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF FB $/ r^{1}$ PSUBQ mm1, mm2/m64 | RM | V/V | SSE2 | Subtract quadword integer in mm1 from mm2 /m64. |
| 66 OF FB /r PSUBQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed quadword integers in xmm1 from xmm2 /m128. |
| VEX.NDS.128.66.0F.WIG FB/r VPSUBQ $x m m 1$, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed quadword integers in xmm3/m128 from xmm2. |
| VEX.NDS.256.66.0F.WIG FB /r VPSUBQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract packed quadword integers in ymm3/m256 from ymm2. |

## NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel 64 and IA-32 Architectures Software Developer’s Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $\ulcorner, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. When packed quadword operands are used, a SIMD subtract is performed. When a quadword result is too large to be represented in 64 bits (overflow), the result is wrapped around and the low 64 bits are written to the destination element (that is, the carry is ignored).

Note that the (V)PSUBQ instruction can operate on either unsigned or signed (two's complement notation) integers; however, it does not set bits in the EFLAGS register to indicate overflow and/or a carry. To prevent undetected overflow conditions, software must control the ranges of the values upon which it operates.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: The source operand can be a quadword integer stored in an MMX technology register or a 64bit memory location.
128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise instructions will \#UD.

## Operation

## PSUBQ (with 64-Bit operands)

DEST[63:0] $\leftarrow$ DEST[63:0] - SRC[63:0];

## PSUBQ (with 128-Bit operands)

DEST[63:0] $\leftarrow \operatorname{DEST[63:0]~-~SRC[63:0];~}$
DEST[127:64] $\leftarrow$ DEST[127:64] - SRC[127:64];

## VPSUBQ (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0]-SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]-SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VPSUBQ (VEX. 256 encoded version)
DEST[63:0] \& SRC1[63:0]-SRC2[63:0]
DEST[127:64] < SRC1[127:64]-SRC2[127:64]
DEST[191:128] \& SRC1[191:128]-SRC2[191:128]
DEST[255:192] $\leftarrow ~ S R C 1[255: 192]-S R C 2[255: 192]$

Intel C/C++ Compiler Intrinsic Equivalents
PSUBQ: __m64 _mm_sub_si64(__m64 m1, __m64 m2)
(V)PSUBQ: __m128i _mm_sub_epi64(__m128i m1, __m128i m2)

VPSUBQ: __m256i _mm256_sub_epi64(__m256i m1, __m256i m2)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PSUBSB/PSUBSW—Subtract Packed Signed Integers with Signed Saturation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF E8 $/ r^{1}$ | RM | V/V | MMX | Subtract signed packed bytes in mm/m64 from signed packed bytes in mm and saturate results. |
| PSUBSB mm, mm/m64 |  |  |  |  |
| 66 OF E8 /r | RM | V/V | SSE2 | Subtract packed signed byte integers in xmm2/m128 from packed signed byte integers in xmm1 and saturate results. |
| PSUBSB xmm1, xmm2/m128 |  |  |  |  |
| OF E9 $/ \Gamma^{1}$ | RM | V/V | MMX | Subtract signed packed words in mm/m64 from signed packed words in mm and saturate results. |
| PSUBSW mm, mm/m64 |  |  |  |  |
| 66 OF E9 /r | RM | V/V | SSE2 | Subtract packed signed word integers in xmm2/m128 from packed signed word integers in $x \mathrm{~mm} 1$ and saturate results. |
| PSUBSW xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.66.0F.WIG E8 /r | RVM | V/V | AVX | Subtract packed signed byte integers in xmm3/m128 from packed signed byte integers in $x m m 2$ and saturate results. |
| VPSUBSB xmm1, xmm2, xmm3/m128 |  |  |  |  |
| VEX.NDS.128.66.0F.WIG E9 / | RVM | V/V | AVX | Subtract packed signed word integers in xmm3/m128 from packed signed word integers in $x m m 2$ and saturate results. |
| VPSUBSW xmm1, xmm2, xmm3/m128 |  |  |  |  |
| VEX.NDS.256.66.0F.WIG E8 /r | RVM | V/V | AVX2 | Subtract packed signed byte integers in ymm3/m256 from packed signed byte integers in ymm2 and saturate results. |
| VPSUBSB ymm1, ymm2, ymm3/m256 |  |  |  |  |
| VEX.NDS.256.66.0F.WIG E9 / | RVM | V/V | AVX2 | Subtract packed signed word integers in ymm3/m256 from packed signed word integers in ymm2 and saturate results. |
| VPSUBSW ymm1, ymm2, ymm3/m256 |  |  |  |  |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel" 64 and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD subtract of the packed signed integers of the source operand (second operand) from the packed signed integers of the destination operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with signed saturation, as described in the following paragraphs.
The (V)PSUBSB instruction subtracts packed signed byte integers. When an individual byte result is beyond the range of a signed byte integer (that is, greater than 7 FH or less than 80 H ), the saturated value of 7 FH or 80 H , respectively, is written to the destination operand.
The (V)PSUBSW instruction subtracts packed signed word integers. When an individual word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000 H ), the saturated value of 7FFFH or 8000 H , respectively, is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location.
128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.
Note: VEX.L must be 0, otherwise instructions will \#UD.

## Operation

```
PSUBSB (with 64-bit operands)
    DEST[7:0] \leftarrow SaturateToSignedByte (DEST[7:0] - SRC (7:0]);
    (* Repeat subtract operation for 2nd through 7th bytes *)
    DEST[63:56] \leftarrow SaturateToSignedByte (DEST[63:56] - SRC[63:56] );
PSUBSB (with 128-bit operands)
    DEST[7:0] \leftarrow SaturateToSignedByte (DEST[7:0] - SRC[7:0]);
    (* Repeat subtract operation for 2nd through 14th bytes *)
    DEST[127:120] \leftarrow SaturateToSignedByte (DEST[127:120] - SRC[127:120]);
```

VPSUBSB (VEX. 128 encoded version)
DEST[7:0] \& SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] \& SaturateToSignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
VPSUBSB (VEX. 256 encoded version)
DEST[7:0] \& SaturateToSignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 31th bytes *)
DEST[255:248] \& SaturateToSignedByte (SRC1[255:248] - SRC2[255:248]);

## PSUBSW (with 64-bit operands)

DEST[15:0] $\leftarrow$ SaturateToSignedWord (DEST[15:0] - SRC[15:0] );
(* Repeat subtract operation for 2nd and 7th words *)
DEST[63:48] $\leftarrow$ SaturateToSignedWord (DEST[63:48] - SRC[63:48] );
PSUBSW (with 128-bit operands)
DEST[15:0] $\leftarrow$ SaturateToSignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToSignedWord (DEST[127:112] - SRC[127:112]);

## VPSUBSW (VEX. 128 encoded version)

DEST[15:0] $\leftarrow$ SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] \& SaturateToSignedWord (SRC1[127:112] - SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$

VPSUBSW (VEX. 256 encoded version)
DEST[15:0] $\leftarrow$ SaturateToSignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 15th words *)
DEST[255:240] $\leftarrow$ SaturateToSignedWord (SRC1[255:240] - SRC2[255:240]);

Intel C/C++ Compiler Intrinsic Equivalents
PSUBSB: __m64 _mm_subs_pi8(__m64 m1, __m64 m2)
(V)PSUBSB: __m128i_mm_subs_epi8(__m128i m1,__m128im2)

VPSUBSB: __m256i _mm256_subs_epi8(__m256i m1, __m256im2)
PSUBSW: __m64_mm_subs_pi16(__m64 m1, __m64 m2)
(V)PSUBSW: __m128i_mm_subs_epi16(__m128i m1, __m128i m2)

VPSUBSW: __m256i _mm256_subs_epi16(__m256i m1, __m256i m2)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PSUBUSB/PSUBUSW-Subtract Packed Unsigned Integers with Unsigned Saturation

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF D8 $/ \Gamma^{1}$ PSUBUSB mm, mm/m64 | RM | V/V | MMX | Subtract unsigned packed bytes in mm/m64 from unsigned packed bytes in mm and saturate result. |
| 66 OF D8 /r <br> PSUBUSB xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed unsigned byte integers in xmm2/m128 from packed unsigned byte integers in xmm1 and saturate result. |
| OF D9 $/ \Gamma^{1}$ PSUBUSW mm, mm/m64 | RM | V/V | MMX | Subtract unsigned packed words in mm/m64 from unsigned packed words in mm and saturate result. |
| 66 0F D9 /r <br> PSUBUSW xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed unsigned word integers in xmm2/m128 from packed unsigned word integers in $x m m 1$ and saturate result. |
| VEX.NDS.128.66.0F.WIG D8/г VPSUBUSB xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed unsigned byte integers in xmm3/m128 from packed unsigned byte integers in $x m m 2$ and saturate result. |
| VEX.NDS.128.66.0F.WIG D9 / VPSUBUSW xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed unsigned word integers in xmm3/m128 from packed unsigned word integers in xmm2 and saturate result. |
| VEX.NDS.256.66.0F.WIG D8 /г VPSUBUSB ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract packed unsigned byte integers in ymm3/m256 from packed unsigned byte integers in ymm2 and saturate result. |
| VEX.NDS.256.66.0F.WIG D9 /г VPSUBUSW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Subtract packed unsigned word integers in ymm3/m256 from packed unsigned word integers in ymm2 and saturate result. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer results in the destination operand. See Figure 9-4 in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as described in the following paragraphs.
These instructions can operate on either 64-bit or 128-bit operands.
The (V)PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than zero, the saturated value of 00 H is written to the destination operand.
The (V)PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than zero, the saturated value of 0000 H is written to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE version: When operating on 64-bit operands, the destination operand must be an MMX technology register and the source operand can be either an MMX technology register or a 64-bit memory location.
128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.
Note: VEX.L must be 0 , otherwise instructions will \#UD.

## Operation

## PSUBUSB (with 64-bit operands)

DEST[7:0] $\leftarrow$ SaturateToUnsignedByte (DEST[7:0] - SRC (7:0] );
(* Repeat add operation for 2nd through 7th bytes *)
DEST[63:56] $\leftarrow$ SaturateToUnsignedByte (DEST[63:56] - SRC[63:56];
PSUBUSB (with 128-bit operands)
DEST[7:0] $\leftarrow$ SaturateToUnsignedByte (DEST[7:0] - SRC[7:0]);
(* Repeat add operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToUnSignedByte (DEST[127:120] - SRC[127:120]);
VPSUBUSB (VEX. 128 encoded version)
DEST[7:0] \& SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 14th bytes *)
DEST[127:120] $\leftarrow$ SaturateToUnsignedByte (SRC1[127:120] - SRC2[127:120]);
DEST[VLMAX-1:128] $\leftarrow 0$
VPSUBUSB (VEX. 256 encoded version)
DEST[7:0] \& SaturateToUnsignedByte (SRC1[7:0] - SRC2[7:0]);
(* Repeat subtract operation for 2nd through 31st bytes *)
DEST[255:148] \& SaturateToUnsignedByte (SRC1[255:248] - SRC2[255:248]);
PSUBUSW (with 64-bit operands)
DEST[15:0] $\leftarrow$ SaturateToUnsignedWord (DEST[15:0] - SRC[15:0] );
(* Repeat add operation for 2nd and 3rd words *)
DEST[63:48] $\leftarrow$ SaturateToUnsignedWord (DEST[63:48] - SRC[63:48] );

## PSUBUSW (with 128-bit operands)

DEST[15:0] $\leftarrow$ SaturateToUnsignedWord (DEST[15:0] - SRC[15:0]);
(* Repeat add operation for 2nd through 7th words *)
DEST[127:112] $\leftarrow$ SaturateToUnSignedWord (DEST[127:112] - SRC[127:112]);
VPSUBUSW (VEX. 128 encoded version)
DEST[15:0] < SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 7th words *)
DEST[127:112] < SaturateToUnsignedWord (SRC1[127:112] - SRC2[127:112]);
DEST[VLMAX-1:128] $\leftarrow 0$

VPSUBUSW (VEX. 256 encoded version)
DEST[15:0] $\leftarrow$ SaturateToUnsignedWord (SRC1[15:0] - SRC2[15:0]);
(* Repeat subtract operation for 2nd through 15th words *)
DEST[255:240] < SaturateToUnsignedWord (SRC1[255:240] - SRC2[255:240]);
Intel C/C++ Compiler Intrinsic Equivalents
PSUBUSB: __m64 _mm_subs_pu8(__m64 m1, __m64 m2)
(V)PSUBUSB: __m128i _mm_subs_epu8(__m128i m1, _m128i m2)

VPSUBUSB: __m256i _mm256_subs_epu8(__m256i m1, __m256i m2)
PSUBUSW: __m64_mm_subs_pu16(__m64 m1, __m64 m2)
(V)PSUBUSW: __m128i _mm_subs_epu16(__m128i m1, __m128i m2)

VPSUBUSW: __m256i _mm256_subs_epu16(__m256i m1, __m256i m2)
Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

PTEST- Logical Compare

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 3817 /r <br> PTEST $x m m 1, x m m 2 / m 128$ | RM | V/V | SSE4_1 | Set ZF if $x m m 2 / m 128$ AND $x m m 1$ result is all Os. Set CF if $x m m 2 / m 128$ AND NOT $x m m 1$ result is all 0 s . |
| VEX.128.66.0F38.WIG 17 /г VPTEST xmm1, xmm2/m128 | RM | V/V | AVX | Set ZF and CF depending on bitwise AND and ANDN of sources. |
| VEX.256.66.0F38.WIG 17 /г VPTEST ymm1, ymm2/m256 | RM | V/V | AVX | Set ZF and CF depending on bitwise AND and ANDN of sources. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM: $/$ /m (r) | NA | NA |

## Description

PTEST and VPTEST set the ZF flag if all bits in the result are 0 of the bitwise AND of the first source operand (first operand) and the second source operand (second operand). VPTEST sets the CF flag if all bits in the result are 0 of the bitwise AND of the second source operand (second operand) and the logical NOT of the destination operand.
The first source register is specified by the ModR/M reg field.
128-bit versions: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.
VEX. 256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

```
Operation
(V)PTEST (128-bit version)
IF (SRC[127:0] BITWISE AND DEST[127:0] = 0)
    THEN ZF < 1;
    ELSE ZF < 0;
IF (SRC[127:0] BITWISE AND NOT DEST[127:0] = 0)
    THEN CF < 1;
    ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0
VPTEST (VEX. }256\mathrm{ encoded version)
IF (SRC[255:0] BITWISE AND DEST[255:0] = 0) THEN ZF < 1;
    ELSE ZF < 0;
IF (SRC[255:0] BITWISE AND NOT DEST[255:0] = 0) THEN CF < 1;
    ELSE CF < 0;
DEST (unmodified)
AF < OF < PF < SF < 0;
```

Intel C/C++ Compiler Intrinsic Equivalent
PTEST
int_mm_testz_si128 (_m128i s1,__m128i s2);
int_mm_testc_si128 (_m128i s1,__m128i s2);
int _mm_testnzc_si128 (__m128i s1,__m128i s2);

## VPTEST

int _mm256_testz_si256 (_m256i s1,_m256i s2);
int _mm256_testc_si256 (__m256i s1,_m256i s2);
int _mm256_testnzc_si256 (_m256i s1,_m256i s2);
int _mm_testz_si128 (_m128i s1,__m128i s2);
int _mm_testc_si128 (_m128i s1, __m128i s2);
int _mm_testnzc_si128 (_m128i s1,__m128i s2);
Flags Affected
The $0 F, A F, P F, S F$ flags are cleared and the $Z F, C F$ flags are set according to the operation.
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vVVV $\neq 1111$.

## PUNPCKHBW/PUNPCKHWD/PUNPCKHDQ/PUNPCKHQDQ— Unpack High Data

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF $68 / r^{1}$ <br> PUNPCKHBW mm, mm/m64 | RM | V/V | MMX | Unpack and interleave high-order bytes from mm and $\mathrm{mm} / \mathrm{m} 64$ into mm . |
| 66 0F 68 /r PUNPCKHBW xmm1, xmm2/m128 | RM | V/V | SSE2 | Unpack and interleave high-order bytes from $x m m 1$ and $x m m 2 / m 128$ into $x m m 1$. |
| OF $69 / \Gamma^{1}$ <br> PUNPCKHWD mm, mm/m64 | RM | V/V | MMX | Unpack and interleave high-order words from mm and $\mathrm{mm} / \mathrm{m} 64$ into mm . |
| 66 0F 69 /r PUNPCKHWD xmm1, xmm2/m128 | RM | V/V | SSE2 | Unpack and interleave high-order words from xmm1 and xmm2/m128 into xmm1. |
| OF 6A $/ \Gamma^{1}$ PUNPCKHDQ mm, mm/m64 | RM | V/V | MMX | Unpack and interleave high-order doublewords from mm and $\mathrm{mm} / \mathrm{m} 64$ into mm . |
| 66 OF 6A /r PUNPCKHDQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Unpack and interleave high-order doublewords from xmm1 and xmm2/m128 into $x m m 1$. |
| 66 0F 6D /r PUNPCKHQDQ xmm1, xmm2/m128 | RM | V/V | SSE2 | Unpack and interleave high-order quadwords from xmm1 and xmm2/m128 into xmm1. |
| VEX.NDS.128.66.0F.WIG 68/r VPUNPCKHBW xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Interleave high-order bytes from xmm2 and xmm3/m128 into xmm1. |
| VEX.NDS.128.66.0F.WIG 69/г VPUNPCKHWD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Interleave high-order words from xmm2 and xmm3/m128 into xmm1. |
| VEX.NDS.128.66.0F.WIG 6A/r VPUNPCKHDQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Interleave high-order doublewords from $x m m 2$ and $x m m 3 / m 128$ into $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 6D/r VPUNPCKHQDQ $x m m 1, x m m 2, x m m 3 / m 128$ | RVM | V/V | AVX | Interleave high-order quadword from xmm2 and $x m m 3 / m 128$ into $x m m 1$ register. |
| VEX.NDS.256.66.0F.WIG 68 /r VPUNPCKHBW ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Interleave high-order bytes from ymm2 and ymm3/m256 into ymm1 register. |
| VEX.NDS.256.66.0F.WIG 69 /г VPUNPCKHWD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Interleave high-order words from ymm2 and ymm3/m256 into ymm1 register. |
| VEX.NDS.256.66.0F.WIG 6A /r VPUNPCKHDQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Interleave high-order doublewords from $y m m 2$ and $y m m 3 / m 256$ into $y m m 1$ register. |
| VEX.NDS.256.66.0F.WIG 6D /r VPUNPCKHQDQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Interleave high-order quadword from ymm2 and $y m m 3 / m 256$ into $y m m 1$ register. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume $2 A$ and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Unpacks and interleaves the high-order data elements (bytes, words, doublewords, or quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. Figure 4-16 shows the unpack operation for bytes in 64-bit operands. The low-order data elements are ignored.


Figure 4-16. PUNPCKHBW Instruction Operation Using 64-bit Operands


Figure 4-17. 256-bit VPUNPCKHDQ Instruction Operation
When the source data comes from a 64-bit memory operand, the full 64-bit operand is accessed from memory, but the instruction uses only the high-order 32 bits. When the source data comes from a 128-bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.

The (V)PUNPCKHBW instruction interleaves the high-order bytes of the source and destination operands, the (V)PUNPCKHWD instruction interleaves the high-order words of the source and destination operands, the (V)PUNPCKHDQ instruction interleaves the high-order doubleword (or doublewords) of the source and destination operands, and the (V)PUNPCKHQDQ instruction interleaves the high-order quadwords of the source and destination operands.

These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all $0 s$ in the source operand. Here, if the source operand contains all 0 s , the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the (V)PUNPCKHBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the (V)PUNPCKHWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE versions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE versions: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.

VEX. 128 encoded versions: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise instructions will \#UD.

```
Operation
PUNPCKHBW instruction with 64-bit operands:
    DEST[7:0]}\leftarrowDEST[39:32]
    DEST[15:8]\leftarrow SRC[39:32];
    DEST[23:16]\leftarrowDEST[47:40];
    DEST[31:24]\leftarrow SRC[47:40];
    DEST[39:32]\leftarrow DEST[55:48];
    DEST[47:40] }\leftarrow\mathrm{ SRC[55:48];
    DEST[55:48]\leftarrowDEST[63:56];
    DEST[63:56] }\leftarrow\mathrm{ SRC[63:56];
```

PUNPCKHW instruction with 64-bit operands:
DEST[15:0] $\leftarrow$ DEST[47:32];
DEST[31:16] $\leftarrow$ SRC[47:32];
DEST[47:32] $\leftarrow$ DEST[63:48];
DEST[63:48] $\leftarrow$ SRC[63:48];
PUNPCKHDQ instruction with 64-bit operands:
DEST[31:0] $\leftarrow$ DEST[63:32];
DEST[63:32] $\leftarrow$ SRC[63:32];
PUNPCKHBW instruction with 128-bit operands:
DEST[7:0] $\leftarrow$ DEST[71:64];
DEST[15:8] $\leftarrow$ SRC[71:64];
DEST[23:16] $\leftarrow$ DEST[79:72];
DEST[31:24] $\leftarrow$ SRC[79:72];
DEST[39:32] $\leftarrow$ DEST[87:80];
DEST[47:40] $\leftarrow$ SRC[87:80];
DEST[55:48] $\leftarrow$ DEST[95:88];
DEST[63:56] $\leftarrow$ SRC[95:88];
DEST[71:64] $\leftarrow$ DEST[103:96];
DEST[79:72] $\leftarrow$ SRC[103:96];
DEST[87:80] $\leftarrow$ DEST[111:104];
DEST[95:88] $\leftarrow$ SRC[111:104];
DEST[103:96] $\leftarrow$ DEST[119:112];
DEST[111:104] $\leftarrow$ SRC[119:112];
DEST[119:112] $\leftarrow$ DEST[127:120];
DEST[127:120] $\leftarrow$ SRC[127:120];
PUNPCKHWD instruction with 128-bit operands:
DEST[15:0] $\leftarrow$ DEST[79:64];
DEST[31:16] $\leftarrow$ SRC[79:64];
DEST[47:32] $\leftarrow$ DEST[95:80];
DEST[63:48] $\leftarrow$ SRC[95:80];
DEST[79:64] $\leftarrow$ DEST[111:96];
DEST[95:80] $\leftarrow$ SRC[111:96];
DEST[111:96] $\leftarrow \operatorname{DEST[127:112];~}$

```
    DEST[127:112] \leftarrow SRC[127:112];
PUNPCKHDQ instruction with 128-bit operands:
    DEST[31:0] \leftarrow DEST[95:64];
    DEST[63:32] \leftarrow SRC[95:64];
    DEST[95:64] \leftarrow DEST[127:96];
    DEST[127:96] \leftarrow SRC[127:96];
PUNPCKHQDQ instruction:
    DEST[63:0] \leftarrow DEST[127:64];
    DEST[127:64] \leftarrow SRC[127:64];
INTERLEAVE_HIGH_BYTES_256b (SRC1, SRC2)
DEST[7:0] < SRC1[71:64]
DEST[15:8] < SRC2[71:64]
DEST[23:16] < SRC1[79:72]
DEST[31:24] < SRC2[79:72]
DEST[39:32] < SRC1[87:80]
DEST[47:40] < SRC2[87:80]
DEST[55:48] < SRC1[95:88]
DEST[63:56] &SRC2[95:88]
DEST[71:64] \leftarrow SRC1[103:96]
DEST[79:72] < SRC2[103:96]
DEST[87:80] < SRC1[111:104]
DEST[95:88] < SRC2[111:104]
DEST[103:96] < SRC1[119:112]
DEST[111:104] < SRC2[119:112]
DEST[119:112] < SRC1[127:120]
DEST[127:120] < SRC2[127:120]
DEST[135:128] < SRC1[199:192]
DEST[143:136] < SRC2[199:192]
DEST[151:144] < SRC1[207:200]
DEST[159:152] < SRC2[207:200]
DEST[167:160] & SRC1[215:208]
DEST[175:168] < SRC2[215:208]
DEST[183:176] < SRC1[223:216]
DEST[191:184] <SRC2[223:216]
DEST[199:192] < SRC1[231:224]
DEST[207:200] < SRC2[231:224]
DEST[215:208] < SRC1[239:232]
DEST[223:216] < SRC2[239:232]
DEST[231:224] < SRC1[247:240]
DEST[239:232] < SRC2[247:240]
DEST[247:240] < SRC1[255:248]
DEST[255:248] < SRC2[255:248]
INTERLEAVE_HIGH_BYTES (SRC1, SRC2)
DEST[7:0] \(\leftarrow\) SRC1[71:64]
DEST[15:8] < SRC2[71:64]
DEST[23:16] \(\leftarrow\) SRC1[79:72]
DEST[31:24] < SRC2[79:72]
DEST[39:32] \(\leftarrow\) SRC1[87:80]
DEST[47:40] \(\leftarrow\) SRC2[87:80]
DEST[55:48] \(\leftarrow\) SRC1[95:88]
DEST[63:56] <SRC2[95:88]
```

DEST[71:64] $\leqslant$ SRC1[103:96]
DEST[79:72] $\leftarrow$ SRC2[103:96]
DEST[87:80] $\leftarrow$ SRC1[111:104]
DEST[95:88] < SRC2[111:104]
DEST[103:96] $\leftarrow$ SRC1[119:112]
DEST[111:104] $\leftarrow$ SRC2[119:112]
DEST[119:112] $\leftarrow \operatorname{SRC} 1[127: 120]$
DEST[127:120] $\leftarrow$ SRC2[127:120]
INTERLEAVE_HIGH_WORDS_256b(SRC1, SRC2)
DEST[15:0] < SRC1[79:64]
DEST[31:16] $\leftarrow$ SRC2[79:64]
DEST[47:32] $\leftarrow$ SRC1[95:80]
DEST[63:48] $\leftarrow$ SRC2[95:80]
DEST[79:64] $\leqslant$ SRC1[111:96]
DEST[95:80] $\leftarrow$ SRC2[111:96]
DEST[111:96] $\leftarrow \operatorname{SRC} 1[127: 112]$
DEST[127:112] $\leftarrow$ SRC2[127:112]
DEST[143:128] $\leftarrow$ SRC1[207:192]
DEST[159:144] $\leftarrow$ SRC2[207:192]
DEST[175:160] $\leftarrow$ SRC1[223:208]
DEST[191:176] < SRC2[223:208]
DEST[207:192] < SRC1[239:224]
DEST[223:208] < SRC2[239:224]
DEST[239:224] < SRC1[255:240]
DEST[255:240] $\leqslant$ SRC2[255:240]

INTERLEAVE_HIGH_WORDS (SRC1, SRC2)
DEST[15:0] $\leftarrow \operatorname{SRC1}[79: 64]$
DEST[31:16] $\leftarrow$ SRC2[79:64]
DEST[47:32] $\leftarrow$ SRC1[95:80]
DEST[63:48] $\leftarrow$ SRC2[95:80]
DEST[79:64] $\leftarrow$ SRC1[111:96]
DEST[95:80] $\leftarrow$ SRC2[111:96]
DEST[111:96] < SRC1[127:112]
DEST[127:112] $\leftarrow$ SRC2[127:112]
INTERLEAVE_HIGH_DWORDS_256b(SRC1, SRC2)
DEST[31:0] < SRC1[95:64]
DEST[63:32] $\leftarrow$ SRC2[95:64]
DEST[95:64] $\leftarrow$ SRC1[127:96]
DEST[127:96] $\leftarrow$ SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[223:192]
DEST[191:160] $\leftarrow$ SRC2[223:192]
DEST[223:192] $\leftarrow$ SRC1[255:224]
DEST[255:224] $\leftarrow$ SRC2[255:224]
INTERLEAVE_HIGH_DWORDS(SRC1, SRC2)
DEST[31:0] < SRC1[95:64]
DEST[63:32] < SRC2[95:64]
DEST[95:64] $\leftarrow$ SRC1[127:96]
DEST[127:96] $\leftarrow$ SRC2[127:96]

INTERLEAVE_HIGH_QWORDS_256b(SRC1, SRC2)

```
DEST[63:0] < SRC1[127:64]
DEST[127:64] < SRC2[127:64]
DEST[191:128] < SRC1[255:192]
DEST[255:192] < SRC2[255:192]
```

INTERLEAVE_HIGH_QWORDS(SRC1, SRC2)
DEST[63:0] $\leftarrow$ SRC1[127:64]
DEST[127:64] $\leftarrow$ SRC2[127:64]
PUNPCKHBW (128-bit Legacy SSE Version)
DEST[127:0] \& INTERLEAVE_HIGH_BYTES(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
VPUNPCKHBW (VEX. 128 encoded version)
DEST[127:0] \& INTERLEAVE_HIGH_BYTES(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPUNPCKHBW (VEX. 256 encoded version)
DEST[255:0] $\leftarrow$ INTERLEAVE_HIGH_BYTES_256b(SRC1, SRC2)
PUNPCKHWD (128-bit Legacy SSE Version)
DEST[127:0] \& INTERLEAVE_HIGH_WORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
VPUNPCKHWD (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ INTERLEAVE_HIGH_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPUNPCKHWD (VEX. 256 encoded version)
DEST[255:0] $\leftarrow$ INTERLEAVE_HIGH_WORDS_256b(SRC1, SRC2)
PUNPCKHDQ (128-bit Legacy SSE Version)
DEST[127:0] $\leftarrow$ INTERLEAVE_HIGH_DWORDS(DEST, SRC)
DEST[VLMAX-1:128] (Unmodified)
VPUNPCKHDQ (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ INTERLEAVE_HIGH_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] $\leftarrow 0$
VPUNPCKHDQ (VEX. 256 encoded version)
DEST[255:0] $\leftarrow$ INTERLEAVE_HIGH_DWORDS_256b(SRC1, SRC2)
PUNPCKHQDQ (128-bit Legacy SSE Version)
DEST[127:0] $\leftarrow$ INTERLEAVE_HIGH_QWORDS(DEST, SRC)
DEST[255:127] (Unmodified)
VPUNPCKHQDQ (VEX. 128 encoded version)
DEST[127:0] $\leftarrow$ INTERLEAVE_HIGH_QWORDS(SRC1, SRC2)
DEST[255:127] $\leftarrow 0$
VPUNPCKHQDQ (VEX. 256 encoded version)
DEST[255:0] < INTERLEAVE_HIGH_QWORDS_256(SRC1, SRC2)

Intel C/C++ Compiler Intrinsic Equivalents

| PUNPCKHBW: | ackhi_pi8(__m64 m1, __m64 m2) |
| :---: | :---: |
| (V)PUNPCKHBW: | __m128i _mm_unpackhi_epi8(__m128i m1, __m128i m2) |
| VPUNPCKHBW: | __m256i _mm256_unpackhi_epi8(__m256i m1, __m256i m2) |
| PUNPCKHWD: | __m64 _mm_unpackhi_pi16(_m64 m1,_m64 m2) |
| (V)PUNPCKHWD: | __m128i _mm_unpackhi_epi16(__m128i m1,_m128i m2) |
| VPUNPCKHWD: | __m256i _mm256_unpackhi_epi16(__m256i m1,_m256i m2) |
| PUNPCKHDQ: | __m64 _mm_unpackhi_pi32(_m64 m1, __m64 m2) |
| (V)PUNPCKHDQ: | __m128i _mm_unpackhi_epi32(_m128i m1, __m128i m2) |
| VPUNPCKHDQ: | __m256i _mm256_unpackhi_epi32(__m256i m1, __m256i m2) |
| (V)PUNPCKHQDQ: | __m128i _mm_unpackhi_epi64 ( __m128i a, __m128i b) |
| VPUNPCKHQDQ: | __m256i _mm256_unpackhi_epi64 ( __m256i a, __m256i b) |

Flags Affected
None.
Numeric Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—Unpack Low Data

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\text { OF } 60 / \Gamma^{1}$ | RM | V/V | MMX | Interleave low-order bytes from mm and $\mathrm{mm} / \mathrm{m} 32$ into mm . |
| PUNPCKLBW mm, mm/m32 mm/m32 into mm. |  |  |  |  |
| 66 OF $60 / r$ | RM | V/V | SSE2 | Interleave low-order bytes from xmm1 and |
| PUNPCKLBW xmm1, xmm2/m128 xmm2/m128 into xmm1. |  |  |  |  |
| OF $61 / r^{1}$ | RM | V/V | MMX | Interleave low-order words from mm and |
| PUNPCKLWD mm, mm/m32 mm/m32 into mm |  |  |  |  |
| 66 0F 61 /r | RM | V/V | SSE2 | Interleave low-order words from xmm1 and |
| PUNPCKLWD $x m m 1, x m m 2 / m 128$ ( xmm2/m128 into xmm1. |  |  |  |  |
| Of $62 / r^{1}$ | RM | V/V | MMX | Interleave low-order doublewords from mm |
| PUNPCKLDQ mm, mm/m32 and mm/m32 in |  |  |  |  |
| 66 0F 62 /r | RM | V/V | SSE2 | Interleave low-order doublewords from xmm1 |
| PUNPCKLDQ $x$ mm1, xmm2/m128 and xmm2/m128 into xmm |  |  |  |  |
| 66 0F 6C /r | RM | V/V | SSE2 | Interleave low-order quadword from xmm1 |
| PUNPCKLQDQ $x m m 1, x m m 2 / m 128$ and $x m m 2 / m 128$ into $x m m 1$ register. |  |  |  |  |
| VEX.NDS.128.66.0F.WIG 60/r | RVM | V/V | AVX | Interleave low-order bytes from xmm2 and |
| VPUNPCKLBW xmm1,xmm2, xmm3/m128 xmm3/m128 into xm |  |  |  |  |
| VEX.NDS.128.66.0F.WIG 61/r | RVM | V/V | AVX | Interleave low-order words from xmm2 and |
|  |  |  |  |  |
| VEX.NDS.128.66.0F.WIG 62/r | RVM | V/V | AVX | Interleave low-order doublewords from xmm2 |
| VPUNPCKLDQ $x m m 1, x m m 2, x m m 3 / m 128$ and $x m m 3 / m 128$ into $x m m 1$. |  |  |  |  |
| VEX.NDS.128.66.0F.WIG 6C/r | RVM | V/V | AVX | Interleave low-order quadword from xmm2 |
| VPUNPCKLQDQ $x m m 1, x m m 2, x m m 3 / m 128$ and $x m m 3 / m 128$ into $x m m 1$ register. |  |  |  |  |
| VEX.NDS.256.66.0F.WIG 60 /r | RVM | V/V | AVX2 | Interleave low-order bytes from ymm2 and |
| VPUNPCKLBW ymm1, ymm2, ymm3/m256 ymm3/m256 into ymm1 reg |  |  |  |  |
| VEX.NDS.256.66.0F.WIG $61 /\ulcorner$ | RVM | V/V | AVX2 | Interleave low-order words from ymm2 and |
| VPUNPCKLWD ymm1, ymm2, ymm3/m256 ymm3/m256 into ymm1 register. |  |  |  |  |
| VEX.NDS.256.66.0F.WIG 62 /r | RVM | V/V | AVX2 | Interleave low-order doublewords from ymm2 |
| VPUNPCKLDQ ymm1, ymm2, ymm3/m256 and ymm3/m256 into ymm1 register. |  |  |  |  |
| VEX.NDS.256.66.0F.WIG 6C /r | RVM | V/V | AVX2 | Interleave low-order quadword from ymm2 |
| VPUNPCKLQDQ ymm1, ymm2, ymm3/m256 |  |  |  | and ymm3/m256 into ymm1 register. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2 A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Unpacks and interleaves the low-order data elements (bytes, words, doublewords, and quadwords) of the destination operand (first operand) and source operand (second operand) into the destination operand. (Figure 4-18 shows the unpack operation for bytes in 64-bit operands.). The high-order data elements are ignored.


Figure 4-18. PUNPCKLBW Instruction Operation Using 64-bit Operands


Figure 4-19. 256-bit VPUNPCKLDQ Instruction Operation

When the source data comes from a 128 -bit memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to a 16-byte boundary and normal segment checking will still be enforced.
The (V)PUNPCKLBW instruction interleaves the low-order bytes of the source and destination operands, the (V)PUNPCKLWD instruction interleaves the low-order words of the source and destination operands, the (V)PUNPCKLDQ instruction interleaves the low-order doubleword (or doublewords) of the source and destination operands, and the (V)PUNPCKLQDQ instruction interleaves the low-order quadwords of the source and destination operands.
These instructions can be used to convert bytes to words, words to doublewords, doublewords to quadwords, and quadwords to double quadwords, respectively, by placing all 0 s in the source operand. Here, if the source operand contains all 0s, the result (stored in the destination operand) contains zero extensions of the high-order data elements from the original value in the destination operand. For example, with the (V)PUNPCKLBW instruction the high-order bytes are zero extended (that is, unpacked into unsigned word integers), and with the (V)PUNPCKLWD instruction, the high-order words are zero extended (unpacked into unsigned doubleword integers).
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE versions: The source operand can be an MMX technology register or a 32-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE versions: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded versions: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise instructions will \#UD.

Operation

```
PUNPCKLBW instruction with 64-bit operands:
    DEST[63:56] \leftarrow SRC[31:24];
    DEST[55:48] \leftarrow DEST[31:24];
    DEST[47:40] \leftarrow SRC[23:16];
    DEST[39:32] \leftarrow DEST[23:16];
    DEST[31:24] \leftarrow SRC[15:8];
    DEST[23:16] \leftarrow DEST[15:8];
    DEST[15:8] \leftarrow SRC[7:0];
    DEST[7:0]\leftarrow DEST[7:0];
```

PUNPCKLWD instruction with 64-bit operands:
DEST[63:48] $\leftarrow$ SRC[31:16];
DEST[47:32] $\leftarrow$ DEST[31:16];
DEST[31:16] $\leftarrow$ SRC[15:0];
DEST[15:0] $\leftarrow$ DEST[15:0];
PUNPCKLDQ instruction with 64-bit operands:
DEST[63:32] $\leftarrow$ SRC[31:0];
DEST[31:0] $\leftarrow$ DEST[31:0];
PUNPCKLBW instruction with 128-bit operands:
DEST[7:0] $\leftarrow$ DEST[7:0];
DEST[15:8] $\leftarrow$ SRC[7:0];
DEST[23:16] $\leftarrow$ DEST[15:8];
DEST[31:24] $\leftarrow$ SRC[15:8];
DEST[39:32] $\leftarrow$ DEST[23:16];
DEST[47:40] $\leftarrow$ SRC[23:16];
DEST[55:48] $\leftarrow$ DEST[31:24];
DEST[63:56] $\leftarrow$ SRC[31:24];
DEST[71:64] $\leftarrow$ DEST[39:32];
DEST[79:72] $\leftarrow$ SRC[39:32];
DEST[87:80] $\leftarrow$ DEST[47:40];
DEST[95:88] $\leftarrow$ SRC[47:40];
DEST[103:96] $\leftarrow$ DEST[55:48];
DEST[111:104] $\leftarrow$ SRC[55:48];
DEST[119:112] $\leftarrow$ DEST[63:56];
DEST[127:120] $\leftarrow$ SRC[63:56];
PUNPCKLWD instruction with 128-bit operands:
DEST[15:0] $\leftarrow$ DEST[15:0];
DEST[31:16] $\leftarrow$ SRC[15:0];
DEST[47:32] $\leftarrow$ DEST[31:16];
DEST[63:48] $\leftarrow$ SRC[31:16];
DEST[79:64] $\leftarrow$ DEST[47:32];
DEST[95:80] $\leftarrow$ SRC[47:32];
DEST[111:96] $\leftarrow$ DEST[63:48];
DEST[127:112] $\leftarrow$ SRC[63:48];

```
PUNPCKLDQ instruction with 128-bit operands:
    DEST[31:0] \leftarrow DEST[31:0];
    DEST[63:32] \leftarrow SRC[31:0];
    DEST[95:64] \leftarrowDEST[63:32];
    DEST[127:96] \leftarrow SRC[63:32];
PUNPCKLQDQ
    DEST[63:0] \leftarrow DEST[63:0];
    DEST[127:64] \leftarrow SRC[63:0];
INTERLEAVE_BYTES_256b (SRC1, SRC2)
DEST[7:0] < SRC1[7:0]
DEST[15:8] < SRC2[7:0]
DEST[23:16] < SRC1[15:8]
DEST[31:24] \leftarrow SRC2[15:8]
DEST[39:32] < SRC1[23:16]
DEST[47:40] < SRC2[23:16]
DEST[55:48] < SRC1[31:24]
DEST[63:56] <SRC2[31:24]
DEST[71:64] < SRC1[39:32]
DEST[79:72] < SRC2[39:32]
DEST[87:80] < SRC1[47:40]
DEST[95:88] < SRC2[47:40]
DEST[103:96] < SRC1[55:48]
DEST[111:104] < SRC2[55:48]
DEST[119:112] < SRC1[63:56]
DEST[127:120] < SRC2[63:56]
DEST[135:128] < SRC1[135:128]
DEST[143:136] \leftarrow SRC2[135:128]
DEST[151:144] < SRC1[143:136]
DEST[159:152] < SRC2[143:136]
DEST[167:160] < SRC1[151:144]
DEST[175:168] < SRC2[151:144]
DEST[183:176] < SRC1[159:152]
DEST[191:184] <SRC2[159:152]
DEST[199:192] < SRC1[167:160]
DEST[207:200] < SRC2[167:160]
DEST[215:208] < SRC1[175:168]
DEST[223:216] < SRC2[175:168]
DEST[231:224] < SRC1[183:176]
DEST[239:232] < SRC2[183:176]
DEST[247:240] < SRC1[191:184]
DEST[255:248] < SRC2[191:184]
INTERLEAVE_BYTES (SRC1, SRC2)
DEST[7:0] < SRC1[7:0]
DEST[15:8] < SRC2[7:0]
DEST[23:16] < SRC2[15:8]
DEST[31:24] < SRC2[15:8]
DEST[39:32] & SRC1[23:16]
DEST[47:40] < SRC2[23:16]
DEST[55:48] < SRC1[31:24]
DEST[63:56] <SRC2[31:24]
DEST[71:64] < SRC1[39:32]
DEST[79:72] & SRC2[39:32]
```

```
DEST[87:80] < SRC1[47:40]
DEST[95:88] < SRC2[47:40]
DEST[103:96] < SRC1[55:48]
DEST[111:104] < SRC2[55:48]
DEST[119:112] < SRC1[63:56]
DEST[127:120] < SRC2[63:56]
```

INTERLEAVE_WORDS_256b(SRC1, SRC2)
DEST[15:0] $\leftarrow$ SRC1[15:0]
DEST[31:16] $\leftarrow$ SRC2[15:0]
DEST[47:32] $\leqslant$ SRC1[31:16]
DEST[63:48] $\leftarrow$ SRC2[31:16]
DEST[79:64] $\leqslant$ SRC1[47:32]
DEST[95:80] $\leftarrow$ SRC2[47:32]
DEST[111:96] < SRC1[63:48]
DEST[127:112] $\leftarrow$ SRC2[63:48]
DEST[143:128] $\leftarrow$ SRC1[143:128]
DEST[159:144] \& SRC2[143:128]
DEST[175:160] $\leftarrow$ SRC1[159:144]
DEST[191:176] $\leftarrow$ SRC2[159:144]
DEST[207:192] $\leftarrow$ SRC1[175:160]
DEST[223:208] $\leftarrow$ SRC2[175:160]
DEST[239:224] $\leqslant$ SRC1[191:176]
DEST[255:240] \& SRC2[191:176]
INTERLEAVE_WORDS (SRC1, SRC2)
DEST[15:0] $\leftarrow$ SRC1[15:0]
DEST[31:16] \& SRC2[15:0]
DEST[47:32] $\leftarrow$ SRC1[31:16]
DEST[63:48] $\leqslant$ SRC2[31:16]
DEST[79:64] $\leftarrow$ SRC1[47:32]
DEST[95:80] $\leftarrow$ SRC2[47:32]
DEST[111:96] $\leftarrow$ SRC1[63:48]
DEST[127:112] $\leftarrow$ SRC2[63:48]
INTERLEAVE_DWORDS_256b(SRC1, SRC2)
DEST[31:0] $\leftarrow$ SRC1[31:0]
DEST[63:32] $\leqslant$ SRC2[31:0]
DEST[95:64] $\leqslant$ SRC1[63:32]
DEST[127:96] $\leqslant$ SRC2[63:32]
DEST[159:128] $\leftarrow$ SRC1[159:128]
DEST[191:160] < SRC2[159:128]
DEST[223:192] \& SRC1[191:160]
DEST[255:224] \& SRC2[191:160]
INTERLEAVE_DWORDS(SRC1, SRC2)
DEST[31:0] $\leftarrow$ SRC1[31:0]
DEST[63:32] $\leftarrow$ SRC2[31:0]
DEST[95:64] \& SRC1[63:32]
DEST[127:96] $\leqslant$ SRC2[63:32]

INTERLEAVE_QWORDS_256b(SRC1, SRC2)
DEST[63:0] \& SRC1[63:0]
DEST[127:64] $\leftarrow$ SRC2[63:0]

```
DEST[191:128] < SRC1[191:128]
DEST[255:192] < SRC2[191:128]
INTERLEAVE_QWORDS(SRC1, SRC2)
DEST[63:0] < SRC1[63:0]
DEST[127:64] < SRC2[63:0]
PUNPCKLBW (128-bit Legacy SSE Version)
DEST[127:0] < INTERLEAVE_BYTES(DEST, SRC)
DEST[255:127] (Unmodified)
VPUNPCKLBW (VEX.128 encoded instruction)
DEST[127:0] & INTERLEAVE_BYTES(SRC1, SRC2)
DEST[VLMAX-1:128]}\leftarrow
VPUNPCKLBW (VEX. }256\mathrm{ encoded instruction)
DEST[255:0] & INTERLEAVE_BYTES_128b(SRC1, SRC2)
PUNPCKLWD (128-bit Legacy SSE Version)
DEST[127:0] < INTERLEAVE_WORDS(DEST, SRC)
DEST[255:127] (Unmodified)
VPUNPCKLWD (VEX.128 encoded instruction)
DEST[127:0] < INTERLEAVE_WORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPUNPCKLWD (VEX. }256\mathrm{ encoded instruction)
DEST[255:0] \leftarrow INTERLEAVE_WORDS(SRC1, SRC2)
PUNPCKLDQ (128-bit Legacy SSE Version)
DEST[127:0] < INTERLEAVE_DWORDS(DEST, SRC)
DEST[255:127] (Unmodified)
VPUNPCKLDQ (VEX. }128\mathrm{ encoded instruction)
DEST[127:0] \leftarrowINTERLEAVE_DWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPUNPCKLDQ (VEX. }256\mathrm{ encoded instruction)
DEST[255:0] < INTERLEAVE_DWORDS(SRC1, SRC2)
PUNPCKLQDQ (128-bit Legacy SSE Version)
DEST[127:0] \leftarrow INTERLEAVE_QWORDS(DEST, SRC)
DEST[255:127] (Unmodified)
VPUNPCKLQDQ (VEX. }128\mathrm{ encoded instruction)
DEST[127:0] & INTERLEAVE_QWORDS(SRC1, SRC2)
DEST[VLMAX-1:128] <0
VPUNPCKLQDQ (VEX. }256\mathrm{ encoded instruction)
DEST[255:0] < INTERLEAVE_QWORDS(SRC1, SRC2)
Intel C/C++ Compiler Intrinsic Equivalents
PUNPCKLBW: __m64 _mm_unpacklo_pi8 (__m64 m1,__m64 m2)
```

| (V)PUNPCKLBW: | 8i _mm_unpacklo_epi8 (__m128i m1, __m128 |
| :---: | :---: |
| VPUNPCKLBW: | m256i _mm256_unpacklo_epi8 (__m256i m1, __m256i m2) |
| PUNPCKLWD: | _m64 _mm_unpacklo_pi16 (__m64 m1, _m64 m2) |
| (V)PUNPCKLWD: | m128i _mm_unpacklo_epi16 (__m128i m1, __m128i m2) |
| VPUNPCKLWD: | _m256i _mm256_unpacklo_epi16 (__m256i m1, __m256i m2) |
| PUNPCKLDQ: | _m64 _mm_unpacklo_pi32 (_m64 m1, __m64 m2) |
| (V)PUNPCKLDQ: | _m128i _mm_unpacklo_epi32 (_m128i m1, __m128i m2) |
| VPUNPCKLDQ: | _m256i _mm256_unpacklo_epi32 (__m256i m1, __m256i m2) |
| (V)PUNPCKLQDQ: | __m128i _mm_unpacklo_epi64 (__m128i m1, __m128i m2) |
| VPUNPCKLQDQ: | __m256i _mm256_unpacklo_epi64 (__m256i m1, _m256i m2) |

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## PUSH—Push Word, Doubleword or Quadword Onto the Stack

| Opcode* | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FF /6 | PUSH r/m16 | M | Valid | Valid | Push r/m16. |
| FF /6 | PUSH r/m32 | M | N.E. | Valid | Push r/m32. |
| FF /6 | PUSH r/m64 | M | Valid | N.E. | Push r/m64. |
| 50+rw | PUSH r16 | 0 | Valid | Valid | Push r16. |
| 50+rd | PUSH r32 | 0 | N.E. | Valid | Push r32. |
| 50+rd | PUSH r64 | 0 | Valid | N.E. | Push r64. |
| 6 A ib | PUSH imm8 | 1 | Valid | Valid | Push imm8. |
| 68 iw | PUSH imm16 | 1 | Valid | Valid | Push imm16. |
| 68 id | PUSH imm32 | 1 | Valid | Valid | Push imm32. |
| OE | PUSH CS | NP | Invalid | Valid | Push CS. |
| 16 | PUSH SS | NP | Invalid | Valid | Push SS. |
| 1E | PUSH DS | NP | Invalid | Valid | Push DS. |
| 06 | PUSHES | NP | Invalid | Valid | Push ES. |
| OF AO | PUSH FS | NP | Valid | Valid | Push FS. |
| OF A8 | PUSH GS | NP | Valid | Valid | Push GS. |

NOTES:

* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (r) | NA | NA | NA |
| 0 | opcode + rd (r) | $N A$ | $N A$ | $N A$ |
| $I$ | imm8/16/32 | $N A$ | $N A$ | $N A$ |
| $N P$ | $N A$ | $N A$ | $N A$ | $N A$ |

## Description

Decrements the stack pointer and then stores the source operand on the top of the stack. Address and operand sizes are determined and used as follows:

- Address size. The D flag in the current code-segment descriptor determines the default address size; it may be overridden by an instruction prefix (67H).

The address size is used only when referencing a source operand in memory.

- Operand size. The D flag in the current code-segment descriptor determines the default operand size; it may be overridden by instruction prefixes ( 66 H or REX.W).
The operand size ( 16,32 , or 64 bits) determines the amount by which the stack pointer is decremented (2, 4 or 8).
If the source operand is an immediate of size less than the operand size, a sign-extended value is pushed on the stack. If the source operand is a segment register ( 16 bits) and the operand size is 64-bits, a zeroextended value is pushed on the stack; if the operand size is 32 -bits, either a zero-extended value is pushed on the stack or the segment selector is written on the stack using a 16-bit move. For the last case, all recent Core and Atom processors perform a 16-bit move, leaving the upper portion of the stack location unmodified.
- Stack-address size. Outside of 64-bit mode, the B flag in the current stack-segment descriptor determines the size of the stack pointer (16 or 32 bits); in 64-bit mode, the size of the stack pointer is always 64 bits.

The stack-address size determines the width of the stack pointer when writing to the stack in memory and when decrementing the stack pointer. (As stated above, the amount by which the stack pointer is decremented is determined by the operand size.)

If the operand size is less than the stack-address size, the PUSH instruction may result in a misaligned stack pointer (a stack pointer that is not aligned on a doubleword or quadword boundary).
The PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. If a PUSH instruction uses a memory operand in which the ESP register is used for computing the operand address, the address of the operand is computed before the ESP register is decremented.

If the ESP or SP register is 1 when the PUSH instruction is executed in real-address mode, a stack-fault exception (\#SS) is generated (because the limit of the stack segment is violated). Its delivery encounters a second stackfault exception (for the same reason), causing generation of a double-fault exception (\#DF). Delivery of the double-fault exception encounters a third stack-fault exception, and the logical processor enters shutdown mode. See the discussion of the double-fault exception in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## IA-32 Architecture Compatibility

For IA-32 processors from the Intel 286 on, the PUSH ESP instruction pushes the value of the ESP register as it existed before the instruction was executed. (This is also true for Intel 64 architecture, real-address and virtual8086 modes of IA-32 architecture.) For the Intel ${ }^{\circledR} 8086$ processor, the PUSH SP instruction pushes the new value of the SP register (that is the value after it has been decremented by 2 ).

## Operation

(* See Description section for possible sign-extension or zero-extension of source operand and for *)
(* a case in which the size of the memory store may be smaller than the instruction's operand size *)
IF StackAddrSize $=64$
THEN
IF OperandSize $=64$
THEN
RSP $\leftarrow$ RSP - 8;
Memory[SS:RSP] $\leftarrow$ SRC; (* push quadword *)
ELSE IF OperandSize = 32
THEN
RSP $\leftarrow$ RSP - 4;
Memory[SS:RSP] $\leftarrow$ SRC; (* push dword *)
ELSE (* OperandSize = 16 *)
RSP $\leftarrow$ RSP - 2;
Memory[SS:RSP] $\leftarrow$ SRC; (* push word *)
Fl ;
ELSE IF StackAddrSize = 32
THEN
IF OperandSize $=64$
THEN
ESP $\leftarrow$ ESP - 8;
Memory[SS:ESP] $\leftarrow$ SRC; (* push quadword *)
ELSE IF OperandSize = 32
THEN
ESP $\leftarrow$ ESP - 4;
Memory[SS:ESP] $\leftarrow$ SRC; (* push dword *)
ELSE (* OperandSize = 16 *)
ESP $\leftarrow$ ESP - 2; Memory[SS:ESP] $\leftarrow$ SRC; (* push word *)
FI;
ELSE (* StackAddrSize = 16 *)

```
    IF OperandSize = 32
        THEN
            SP}\leftarrowSP-4
            Memory[SS:SP] \leftarrow SRC; (* push dword *)
        ELSE (* OperandSize = 16 *)
            SP}\leftarrowSP-2
            Memory[SS:SP] \leftarrow SRC; (* push word *)
FI;
```

FI;

Flags Affected
None.
Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. <br> If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment <br> selector. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. <br> \#PF(fault-code) <br> If a page fault occurs. <br> \#AC(0) |
| If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |  |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. <br> If a memory operand effective address is outside the SS segment limit. |
| \#SS | If the new value of the SP or ESP register is outside the stack segment limit. <br> If the LOCK prefix is used. |

Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(0) | If the stack address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |
|  | If the PUSH is of CS, SS, DS, or ES. |

## PUSHA/PUSHAD—Push All General-Purpose Registers

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 60 | PUSHA | NP | Invalid | Valid | Push AX, CX, DX, BX, original SP, BP, SI, and DI. |
| 60 | PUSHAD | NP | Invalid | Valid | Push EAX, ECX, EDX, EBX, original ESP, EBP, <br> ESI, and EDI. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Pushes the contents of the general-purpose registers onto the stack. The registers are stored on the stack in the following order: EAX, ECX, EDX, EBX, ESP (original value), EBP, ESI, and EDI (if the current operand-size attribute is 32) and $A X, C X, D X, B X, S P$ (original value), $B P, S I$, and $D I$ (if the operand-size attribute is 16 ). These instructions perform the reverse operation of the POPA/POPAD instructions. The value pushed for the ESP or SP register is its value before prior to pushing the first register (see the "Operation" section below).

The PUSHA (push all) and PUSHAD (push all double) mnemonics reference the same opcode. The PUSHA instruction is intended for use when the operand-size attribute is 16 and the PUSHAD instruction for when the operandsize attribute is 32 . Some assemblers may force the operand size to 16 when PUSHA is used and to 32 when PUSHAD is used. Others may treat these mnemonics as synonyms (PUSHA/PUSHAD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.

In the real-address mode, if the ESP or SP register is 1,3 , or 5 when PUSHA/PUSHAD executes: an \#SS exception is generated but not delivered (the stack error reported prevents \#SS delivery). Next, the processor generates a \#DF exception and enters a shutdown state as described in the \#DF discussion in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.
This instruction executes as described in compatibility mode and legacy mode. It is not valid in 64-bit mode.

## Operation

```
IF 64-bit Mode
    THEN #UD
FI;
IF OperandSize = 32 (* PUSHAD instruction *)
    THEN
            Temp \leftarrow (ESP);
            Push(EAX);
            Push(ECX);
            Push(EDX);
            Push(EBX);
            Push(Temp);
            Push(EBP);
            Push(ESI);
            Push(EDI);
        ELSE (* OperandSize = 16, PUSHA instruction *)
            Temp \leftarrow (SP);
            Push(AX);
            Push(CX);
            Push(DX);
```

```
        Push(BX);
        Push(Temp);
        Push(BP);
        Push(SI);
        Push(DI);
FI;
Flags Affected
None.
Protected Mode Exceptions
#SS(0) If the starting or ending stack address is outside the stack segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment
        checking is enabled.
#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
#GP If the ESP or SP register contains 7, 9, 11, 13, or 15.
#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
#GP(0) If the ESP or SP register contains 7, 9, 11,13, or 15.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#UD If in 64-bit mode.
```


## PUSHF/PUSHFD—Push EFLAGS Register onto the Stack

| Opcode* | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $9 C$ | PUSHF | NP | Valid | Valid | Push lower 16 bits of EFLAGS. |
| $9 C$ | PUSHFD | NP | N.E. | Valid | Push EFLAGS. |
| $9 C$ | PUSHFQ | NP | Valid | N.E. | Push RFLAGS. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Decrements the stack pointer by 4 (if the current operand-size attribute is 32 ) and pushes the entire contents of the EFLAGS register onto the stack, or decrements the stack pointer by 2 (if the operand-size attribute is 16 ) and pushes the lower 16 bits of the EFLAGS register (that is, the FLAGS register) onto the stack. These instructions reverse the operation of the POPF/POPFD instructions.

When copying the entire EFLAGS register to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, the values for these flags are cleared in the EFLAGS image stored on the stack. See Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for more information about the EFLAGS register.
The PUSHF (push flags) and PUSHFD (push flags double) mnemonics reference the same opcode. The PUSHF instruction is intended for use when the operand-size attribute is 16 and the PUSHFD instruction for when the operand-size attribute is 32 . Some assemblers may force the operand size to 16 when PUSHF is used and to 32 when PUSHFD is used. Others may treat these mnemonics as synonyms (PUSHF/PUSHFD) and use the current setting of the operand-size attribute to determine the size of values to be pushed from the stack, regardless of the mnemonic used.
In 64-bit mode, the instruction's default operation is to decrement the stack pointer (RSP) by 8 and pushes RFLAGS on the stack. 16 -bit operation is supported using the operand size override prefix 66 H . 32 -bit operand size cannot be encoded in this mode. When copying RFLAGS to the stack, the VM and RF flags (bits 16 and 17) are not copied; instead, values for these flags are cleared in the RFLAGS image stored on the stack.
When in virtual-8086 mode and the I/O privilege level (IOPL) is less than 3, the PUSHF/PUSHFD instruction causes a general protection exception (\#GP).
In the real-address mode, if the ESP or SP register is 1 when PUSHF/PUSHFD instruction executes: an \#SS exception is generated but not delivered (the stack error reported prevents \#SS delivery). Next, the processor generates a \#DF exception and enters a shutdown state as described in the \#DF discussion in Chapter 6 of the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

## Operation

```
IF (PE = 0) or (PE = 1 and ((VM = 0) or (VM = 1 and IOPL = 3)))
(* Real-Address Mode, Protected mode, or Virtual-8086 mode with IOPL equal to 3 *)
    THEN
        IF OperandSize = 32
            THEN
                push (EFLAGS AND OOFCFFFFH);
                    (* VM and RF EFLAG bits are cleared in image stored on the stack *)
                ELSE
                        push (EFLAGS); (* Lower 16 bits only *)
            Fl;
```

        ELSE IF 64-bit MODE (* In 64-bit Mode *)
            IF OperandSize \(=64\)
    ```
            THEN
                push (RFLAGS AND 00000000_00FCFFFFH);
                    (* VM and RF RFLAG bits are cleared in image stored on the stack; *)
            ELSE
                    push (EFLAGS); (* Lower 16 bits only *)
        FI;
    ELSE (* In Virtual-8086 Mode with IOPL less than 3 *)
        #GP(0); (* Trap to virtual-8086 monitor *)
FI;
Flags Affected
None.
Protected Mode Exceptions
#SS(0) If the new value of the ESP register is outside the stack segment boundary.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while the current privilege level is 3 and alignment
        checking is enabled.
#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
#GP(0) If the I/O privilege level is less than 3.
#PF(fault-code) If a page fault occurs.
#AC(0) If an unaligned memory reference is made while alignment checking is enabled.
#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
```


## 64-Bit Mode Exceptions

```
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(0) & If the stack address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If an unaligned memory reference is made while the current privilege level is 3 and alignment \\
checking is enabled.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}
```


## PXOR-Logical Exclusive OR

| Opcode*/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF EF $/ r^{1}$ | RM | V/V | MMX | Bitwise XOR of mm/m64 and mm. |
| PXOR mm, mm/m64 |  |  |  |  |
| 66 OF EF /r | RM | V/V | SSE2 | Bitwise XOR of $x m m 2 / m 128$ and $x m m 1$. |
| PXOR xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.66.0F.WIG EF /г VPXOR xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX | Bitwise XOR of $x \mathrm{~mm} 3 / m 128$ and $x m m 2$. |
| VEX.NDS.256.66.0F.WIG EF /r VPXOR ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Bitwise XOR of $y m m 3 / m 256$ and $y m m 2$. |

NOTES:

1. See note in Section 2.4, "Instruction Exception Specification" in the Intel ${ }^{\circ} 64$ and IA-32 Architectures Software Developer's Manual, Volume 2A and Section 22.25.3, "Exception Conditions of Legacy SIMD Instructions Operating on MMX Registers" in the Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a bitwise logical exclusive-OR (XOR) operation on the source operand (second operand) and the destination operand (first operand) and stores the result in the destination operand. Each bit of the result is 1 if the corresponding bits of the two operands are different; each bit is 0 if the corresponding bits of the operands are the same.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Legacy SSE instructions: The source operand can be an MMX technology register or a 64-bit memory location. The destination operand is an MMX technology register.
128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first source operand and destination operands are XMM registers. Bits (VLMAX-1:128) of the destination YMM register are zeroed.
VEX. 256 encoded version: The second source operand is an YMM register or a 256-bit memory location. The first source operand and destination operands are YMM registers.

Note: VEX.L must be 0, otherwise instructions will \#UD.

## Operation

PXOR (128-bit Legacy SSE version)
DEST $\leftarrow$ DEST XOR SRC
DEST[VLMAX-1:128] (Unmodified)
VPXOR (VEX. 128 encoded version)
DEST < SRC1 XOR SRC2
DEST[VLMAX-1:128] $\leftarrow 0$

VPXOR (VEX. 256 encoded version)
DEST $\leftarrow$ SRC1 XOR SRC2

Intel C/C++ Compiler Intrinsic Equivalent
PXOR: __m64 _mm_xor_si64 (__m64 m1, __m64 m2)
(V)PXOR: __m128i _mm_xor_si128 (__m128i a, __m128i b)

VPXOR: __m256i _mm256_xor_si256 ( __m256i a, __m256i b)

Flags Affected
None.

Numeric Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 1 .

## RCL/RCR/ROL/ROR--Rotate

| Opcode** | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DO /2 | RCL r/m8, 1 | M1 | Valid | Valid | Rotate 9 bits (CF, r/m8) left once. |
| REX + DO /2 | RCL r/m8*, 1 | M1 | Valid | N.E. | Rotate 9 bits (CF, r/m8) left once. |
| D2 /2 | RCL r/m8, CL | MC | Valid | Valid | Rotate 9 bits (CF, r/m8) left CL times. |
| REX + D2 /2 | RCL $\mathrm{r} / \mathrm{m8}{ }^{*}, \mathrm{CL}$ | MC | Valid | N.E. | Rotate 9 bits (CF, r/m8) left CL times. |
| CO /2 ib | RCL $\mathrm{r} / \mathrm{m8}$, imm8 | MI | Valid | Valid | Rotate 9 bits (CF, r/m8) left imm8 times. |
| REX + CO /2 ib | RCL r/m8*, imm8 | MI | Valid | N.E. | Rotate 9 bits (CF, r/m8) left imm8 times. |
| D1/2 | RCL r/m16, 1 | M1 | Valid | Valid | Rotate 17 bits (CF, r/m16) left once. |
| D3 /2 | RCL r/m16, CL | MC | Valid | Valid | Rotate 17 bits (CF, r/m16) left CL times. |
| C1 /2 ib | RCL r/m16, imm8 | MI | Valid | Valid | Rotate 17 bits (CF, r/m16) left imm8 times. |
| D1/2 | RCL r/m32, 1 | M1 | Valid | Valid | Rotate 33 bits (CF, r/m32) left once. |
| REX.W + D1 /2 | RCL r/m64, 1 | M1 | Valid | N.E. | Rotate 65 bits (CF, r/m64) left once. Uses a 6 bit count. |
| D3 /2 | RCL r/m32, CL | MC | Valid | Valid | Rotate 33 bits (CF, r/m32) left CL times. |
| REX.W + D3 /2 | RCL r/m64, CL | MC | Valid | N.E. | Rotate 65 bits (CF, r/m64) left CL times. Uses a 6 bit count. |
| C1 /2 ib | RCL r/m32, imm8 | MI | Valid | Valid | Rotate 33 bits (CF, r/m32) left imm8 times. |
| REX.W + C1 /2 ib | RCL r/m64, imm8 | MI | Valid | N.E. | Rotate 65 bits (CF, r/m64) left imm8 times. Uses a 6 bit count. |
| D0 /3 | RCR r/m8, 1 | M1 | Valid | Valid | Rotate 9 bits (CF, r/m8) right once. |
| REX + DO /3 | RCR r/m8*, 1 | M1 | Valid | N.E. | Rotate 9 bits ( $\mathrm{CF}, \mathrm{r} / \mathrm{m8}$ ) right once. |
| D2 /3 | RCR r/m8, CL | MC | Valid | Valid | Rotate 9 bits (CF, r/m8) right CL times. |
| REX + D2 /3 | RCR r/m8*, CL | MC | Valid | N.E. | Rotate 9 bits (CF, r/m8) right CL times. |
| CO /3 ib | RCR r/m8, imm8 | MI | Valid | Valid | Rotate 9 bits (CF, r/m8) right imm8 times. |
| REX + CO /3 ib | RCR r/m8*, imm8 | MI | Valid | N.E. | Rotate 9 bits (CF, r/m8) right imm8 times. |
| D1/3 | RCR $\mathrm{r} / \mathrm{m} 16,1$ | M1 | Valid | Valid | Rotate 17 bits (CF, r/m16) right once. |
| D3 /3 | RCR r/m16, CL | MC | Valid | Valid | Rotate 17 bits (CF, r/m16) right CL times. |
| C1 /3 ib | RCR r/m16, imm8 | MI | Valid | Valid | Rotate 17 bits (CF, r/m16) right imm8 times. |
| D1/3 | RCR r/m32, 1 | M1 | Valid | Valid | Rotate 33 bits (CF, r/m32) right once. Uses a 6 bit count. |
| REX.W + D1 /3 | RCR r/m64, 1 | M1 | Valid | N.E. | Rotate 65 bits (CF, r/m64) right once. Uses a 6 bit count. |
| D3 /3 | RCR r/m32, CL | MC | Valid | Valid | Rotate 33 bits (CF, r/m32) right CL times. |
| REX.W + D3 /3 | RCR r/m64, CL | MC | Valid | N.E. | Rotate 65 bits (CF, r/m64) right CL times. Uses a 6 bit count. |
| C1 /3 ib | RCR r/m32, imm8 | MI | Valid | Valid | Rotate 33 bits (CF, r/m32) right imm8 times. |
| REX.W + C1 /3 ib | RCR r/m64, imm8 | MI | Valid | N.E. | Rotate 65 bits (CF, r/m64) right imm8 times. Uses a 6 bit count. |
| DO /0 | ROL r/m8, 1 | M1 | Valid | Valid | Rotate 8 bits $\mathrm{r} / \mathrm{m} 8$ left once. |
| REX + DO /0 | ROL r/m8*, 1 | M1 | Valid | N.E. | Rotate 8 bits $/$ /m8 left once |
| D2 /0 | ROL r/m8, CL | MC | Valid | Valid | Rotate 8 bits r/m8 left CL times. |
| REX + D2 /0 | ROL r/m8*, CL | MC | Valid | N.E. | Rotate 8 bits r/m8 left CL times. |
| CO /0 ib | ROL r/m8, imm8 | MI | Valid | Valid | Rotate 8 bits $\mathrm{r} / \mathrm{m} 8$ left imm8 times. |


| Opcode** | Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REX + CO /O ib | ROL r/m8*, imm8 | MI | Valid | N.E. | Rotate 8 bits r/m8 left imm8 times. |
| D1 /0 | ROL r/m16, 1 | M1 | Valid | Valid | Rotate 16 bits r/m16 left once. |
| D3 /0 | ROL r/m16, CL | MC | Valid | Valid | Rotate 16 bits $\mathrm{r} / \mathrm{m} 16$ left CL times. |
| C1 /0 ib | ROL r/m16, imm8 | MI | Valid | Valid | Rotate 16 bits r/m16 left imm8 times. |
| D1 /0 | ROL r/m32, 1 | M1 | Valid | Valid | Rotate 32 bits r/m32 left once. |
| REX.W + D1 /0 | ROL r/m64, 1 | M1 | Valid | N.E. | Rotate 64 bits r/m64 left once. Uses a 6 bit count. |
| D3 /0 | ROL r/m32, CL | MC | Valid | Valid | Rotate 32 bits r/m32 left CL times. |
| REX.W + D3 /0 | ROL r/m64, CL | MC | Valid | N.E. | Rotate 64 bits r/m64 left CL times. Uses a 6 bit count. |
| C1 /0 ib | ROL r/m32, imm8 | MI | Valid | Valid | Rotate 32 bits r/m32 left imm8 times. |
| REX.W + C1 /0 ib | ROL r/m64, imm8 | MI | Valid | N.E. | Rotate 64 bits r/m64 left imm8 times. Uses a 6 bit count. |
| DO /1 | ROR r/m8, 1 | M1 | Valid | Valid | Rotate 8 bits r/m8 right once. |
| REX + DO /1 | ROR r/m8*, 1 | M1 | Valid | N.E. | Rotate 8 bits r/m8 right once. |
| D2 /1 | ROR r/m8, CL | MC | Valid | Valid | Rotate 8 bits r/m8 right CL times. |
| REX + D2 /1 | ROR r/m8*, CL | MC | Valid | N.E. | Rotate 8 bits r/m8 right CL times. |
| CO /1 ib | ROR r/m8, imm8 | MI | Valid | Valid | Rotate 8 bits r/m16 right imm8 times. |
| REX + CO /1 ib | ROR r/m8*, imm8 | MI | Valid | N.E. | Rotate 8 bits r/m16 right imm8 times. |
| D1 /1 | ROR r/m16, 1 | M1 | Valid | Valid | Rotate 16 bits r/m16 right once. |
| D3 /1 | ROR r/m16, CL | MC | Valid | Valid | Rotate 16 bits r/m16 right CL times. |
| C1 /1 ib | ROR r/m16, imm8 | MI | Valid | Valid | Rotate 16 bits r/m16 right imm8 times. |
| D1/1 | ROR r/m32, 1 | M1 | Valid | Valid | Rotate 32 bits r/m32 right once. |
| REX.W + D1 /1 | ROR r/m64, 1 | M1 | Valid | N.E. | Rotate 64 bits r/m64 right once. Uses a 6 bit count. |
| D3 /1 | ROR r/m32, CL | MC | Valid | Valid | Rotate 32 bits r/m32 right CL times. |
| REX.W + D3 /1 | ROR r/m64, CL | MC | Valid | N.E. | Rotate 64 bits r/m64 right CL times. Uses a 6 bit count. |
| C1 /1 ib | ROR r/m32, imm8 | MI | Valid | Valid | Rotate 32 bits r/m32 right imm8 times. |
| REX.W + C1 /1 ib | ROR r/m64, imm8 | MI | Valid | N.E. | Rotate 64 bits r/m64 right imm8 times. Uses a 6 bit count. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.
** See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M1 | ModRM:r/m (w) | 1 | NA | NA |
| MC | ModRM:r/m $(w)$ | CL | NA | NA |
| MI | ModRM:r/m $(w)$ | imm8 | NA | NA |

## Description

Shifts (rotates) the bits of the first operand (destination operand) the number of bit positions specified in the second operand (count operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the count operand is an unsigned integer that can be an immediate or a value in the CL register. In legacy and compatibility mode, the processor restricts the count to a number between 0 and 31 by masking all the bits in the count operand except the 5 least-significant bits.
The rotate left (ROL) and rotate through carry left (RCL) instructions shift all the bits toward more-significant bit positions, except for the most-significant bit, which is rotated to the least-significant bit location. The rotate right (ROR) and rotate through carry right (RCR) instructions shift all the bits toward less significant bit positions, except for the least-significant bit, which is rotated to the most-significant bit location.

The RCL and RCR instructions include the CF flag in the rotation. The RCL instruction shifts the CF flag into the least-significant bit and shifts the most-significant bit into the CF flag. The RCR instruction shifts the CF flag into the most-significant bit and shifts the least-significant bit into the CF flag. For the ROL and ROR instructions, the original value of the CF flag is not a part of the result, but the CF flag receives a copy of the bit that was shifted from one end to the other.
The OF flag is defined only for the 1-bit rotates; it is undefined in all other cases (except RCL and RCR instructions only: a zero-bit rotate does nothing, that is affects no flags). For left rotates, the OF flag is set to the exclusive OR of the CF bit (after the rotate) and the most-significant bit of the result. For right rotates, the OF flag is set to the exclusive OR of the two most-significant bits of the result.
In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Use of REX.W promotes the first operand to 64 bits and causes the count operand to become a 6-bit counter.

## IA-32 Architecture Compatibility

The 8086 does not mask the rotation count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the rotation count to 5 bits, resulting in a maximum count of 31 . This masking is done in all operating modes (including the virtual- 8086 mode) to reduce the maximum execution time of the instructions.

## Operation

```
(* RCL and RCR instructions *)
SIZE \(\leftarrow\) OperandSize;
CASE (determine count) OF
    SIZE \(\leftarrow 8: \quad\) tempCOUNT \(\leftarrow(\) COUNT AND 1FH) MOD 9;
```



```
    SIZE \(\leftarrow 32: \quad\) tempCOUNT \(\leftarrow\) COUNT AND 1FH;
    SIZE \(\leftarrow 64: \quad\) tempCOUNT \(\leftarrow\) COUNT AND 3FH;
ESAC;
(* RCL instruction operation *)
WHILE (tempCOUNT \(=0\) )
    DO
            tempCF \(\leftarrow\) MSB(DEST);
            DEST \(\leftarrow(\) DEST \(* 2)+\) CF;
            CF \(\leftarrow\) tempCF;
            tempCOUNT \(\leftarrow\) tempCOUNT - 1;
    OD;
ELIHW;
IF COUNT = 1
    THEN OF \(\leftarrow\) MSB(DEST) XOR CF;
    ELSE OF is undefined;
Fl ;
(* RCR instruction operation *)
IF COUNT = 1
```

    THEN OF \leftarrowMSB(DEST) XOR CF;
    ELSE OF is undefined;
    Fl;
WHILE (tempCOUNT = 0)
DO
tempCF }\leftarrow\textrm{LSB}(\textrm{SRC})
DEST \leftarrow (DEST / 2) + (CF * 2 SIZE);
CF}\leftarrow\mathrm{ tempCF;
tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
OD;
(* ROL and ROR instructions *)
IF OperandSize = 64
THEN COUNTMASK = 3FH;
ELSE COUNTMASK = 1FH;
FI;
(* ROL instruction operation *)
tempCOUNT \leftarrow (COUNT \& COUNTMASK) MOD SIZE
WHILE (tempCOUNT = 0)
DO
tempCF \leftarrowMSB(DEST);
DEST \leftarrow (DEST * 2) + tempCF;
tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
OD;
ELIHW;
CF}\leftarrowLSB(DEST)
IF (COUNT \& COUNTMASK) = 1
THEN OF \leftarrowMSB(DEST) XOR CF;
ELSE OF is undefined;
FI;
(* ROR instruction operation *)
tempCOUNT \leftarrow (COUNT \& COUNTMASK) MOD SIZE
WHILE (tempCOUNT = 0)
DO
tempCF \leftarrow LSB(SRC);
DEST }\leftarrow(\mathrm{ DEST / 2) + (tempCF * 2 SIZE );
tempCOUNT \leftarrow tempCOUNT - 1;
OD;
ELIHW;
CF \leftarrowMSB(DEST);
IF (COUNT \& COUNTMASK) = 1
THEN OF \leftarrowMSB(DEST) XOR MSB - 1(DEST);
ELSE OF is undefined;
FI;

```

Flags Affected
The CF flag contains the value of the bit shifted into it. The OF flag is affected only for single-bit rotates (see "Description" above); it is undefined for multi-bit rotates. The \(S F, Z F, A F\), and \(P F\) flags are not affected.

\section*{Protected Mode Exceptions}
```

\#GP(0) If the source operand is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the
current privilege level is 3.
\#UD If the LOCK prefix is used.

```

\section*{Real-Address Mode Exceptions}
\begin{tabular}{ll} 
\#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS & If a memory operand effective address is outside the SS segment limit. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#GP(0) & If the source operand is located in a nonwritable segment. \\
If the memory address is in a non-canonical form. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{RCPPS—Compute Reciprocals of Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \begin{tabular}{l}
64/32 bit \\
Mode \\
Support
\end{tabular} &  & Description \\
\hline OF 53 /r RCPPS xmm1, xmm2/m128 & RM & V/V & SSE & Computes the approximate reciprocals of the packed single-precision floating-point values in \(x m m 2 / m 128\) and stores the results in xmm1. \\
\hline VEX.128.0f.WIG 53 /r VRCPPS xmm1, xmm2/m128 & RM & V/V & AVX & Computes the approximate reciprocals of packed single-precision values in xmm2/mem and stores the results in xmm1. \\
\hline VEX.256.0f.WIG 53 /r VRCPPS ymm1, ymm2/m256 & RM & V/V & AVX & Computes the approximate reciprocals of packed single-precision values in ymm2/mem and stores the results in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the approximate reciprocals of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel \(\circledR^{\circledR} 64\) and IA- 32 Architectures Software Developer'S Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RCPPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0 , with the sign of the operand. (Input values greater than or equal to \(\left|1.11111111110100000000000 \mathrm{~B} * 2^{125}\right|\) are guaranteed to not produce tiny results; input values less than or equal to |1.00000000000110000000001B*2 \(2^{126} \mid\) are guaranteed to produce tiny results, which are in turn flushed to 0.0; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

Operation
RCPPS (128-bit Legacy SSE version)

DEST[63:32] \(\leftarrow\) APPROXIMATE(1/SRC[63:32])
DEST[95:64] \(\leftarrow\) APPROXIMATE(1/SRC[95:64])
DEST[127:96] < APPROXIMATE(1/SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VRCPPS (VEX. 128 encoded version)
DEST[31:0] ↔ APPROXIMATE(1/SRC[31:0])
DEST[63:32] \(\leftarrow\) APPROXIMATE(1/SRC[63:32])
DEST[95:64] \(\leftarrow\) APPROXIMATE(1/SRC[95:64])
DEST[127:96] \(\leftarrow\) APPROXIMATE(1/SRC[127:96])
DEST[VLMAX-1:128] \(\leftarrow 0\)
VRCPPS (VEX. 256 encoded version)
DEST[31:0] \(\leftarrow\) APPROXIMATE(1/SRC[31:0])
DEST[63:32] \(\leftarrow\) APPROXIMATE(1/SRC[63:32])
DEST[95:64] \(\leftarrow\) APPROXIMATE(1/SRC[95:64])
DEST[127:96] \& APPROXIMATE(1/SRC[127:96])
DEST[159:128] \& APPROXIMATE(1/SRC[159:128])
DEST[191:160] \(\leftarrow\) APPROXIMATE(1/SRC[191:160])
DEST[223:192] \& APPROXIMATE(1/SRC[223:192])
DEST[255:224] \(\leftarrow\) APPROXIMATE(1/SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
RCCPS:
__m128 _mm_rcp_ps(__m128 a)
RCPPS: __m256 _mm256_rcp_ps (__m256 a);

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv \(\neq 1111\) B.

\section*{RCPSS—Compute Reciprocal of Scalar Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & \[
\begin{aligned}
& \text { CPUID } \\
& \text { Feature } \\
& \text { Flag }
\end{aligned}
\] & Description \\
\hline F3 OF 53 /r RCPSS xmm1, xmm2/m32 & RM & V/V & SSE & Computes the approximate reciprocal of the scalar single-precision floating-point value in \(x m m 2 / m 32\) and stores the result in \(x m m 1\). \\
\hline VEX.NDS.LIG.F3.OF.WIG 53 /г VRCPSS xmm1, xmm2, xmm3/m32 & RVM & V/V & AVX & Computes the approximate reciprocal of the scalar single-precision floating-point value in xmm3/m32 and stores the result in xmm1. Also, upper single precision floating-point values (bits[127:32]) from xmm2 are copied to xmm1[127:32]. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes of an approximate reciprocal of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floatingpoint operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RCPSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). Tiny results are always flushed to 0.0 , with the sign of the operand. (Input values greater than or equal to \(\left|1.11111111110100000000000 \mathrm{~B} * 2^{125}\right|\) are guaranteed to not produce tiny results; input values less than or equal to \(\left|1.00000000000110000000001 B * 2^{126}\right|\) are guaranteed to produce tiny results, which are in turn flushed to 0.0 ; and input values in between this range may or may not produce tiny results, depending on the implementation.) When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX\(1: 32\) ) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}
```

RCPSS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow APPROXIMATE(1/SRC[31:0])
DEST[VLMAX-1:32] (Unmodified)
VRCPSS (VEX. }128\mathrm{ encoded version)
DEST[31:0] \& APPROXIMATE(1/SRC2[31:0])
DEST[127:32] < SRC1[127:32]
DEST[VLMAX-1:128] \leftarrow0

```

Intel C/C++ Compiler Intrinsic Equivalent
RCPSS:
__m128 _mm_rcp_ss(__m128 a)
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5.

\section*{RDFSBASE/RDGSBASE-Read FS/GS Segment Base}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64/32- } \\
& \text { bit } \\
& \text { Mode }
\end{aligned}
\] & CPUID Feature Flag & Description \\
\hline F3 OF AE /O RDFSBASE r32 & M & V/I & FSGSBASE & Load the 32-bit destination register with the FS base address. \\
\hline REX.W + F3 OF AE /O RDFSBASE r64 & M & V/I & FSGSBASE & Load the 64-bit destination register with the FS base address. \\
\hline F3 OF AE /1 RDGSBASE r32 & M & V/I & FSGSBASE & Load the 32-bit destination register with the GS base address. \\
\hline \[
\begin{aligned}
& \text { REX.W + F3 OF AE } / 1 \\
& \text { RDGSBASE r64 }
\end{aligned}
\] & M & V/I & FSGSBASE & Load the 64-bit destination register with the GS base address. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM: \(/ \mathrm{m}(\mathrm{w})\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the general-purpose register indicated by the modR/M:r/m field with the FS or GS segment base address.
The destination operand may be either a 32 -bit or a 64 -bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX.W prefix is used, the operand size is 32 bits; the upper 32 bits of the source base address (for FS or GS) are ignored and upper 32 bits of the destination register are cleared.

This instruction is supported only in 64-bit mode.

\section*{Operation}

DEST \(\leftarrow\) FS/GS segment base address;
Flags Affected
None

C/C++ Compiler Intrinsic Equivalent
RDFSBASE: unsigned int _readfsbase_u32(void );
RDFSBASE: unsigned __int64 _readfsbase_u64(void );
RDGSBASE: unsigned int _readgsbase_u32(void );
RDGSBASE: unsigned __int64 _readgsbase_u64(void );
Protected Mode Exceptions
\#UD The RDFSBASE and RDGSBASE instructions are not recognized in protected mode.
Real-Address Mode Exceptions
\#UD The RDFSBASE and RDGSBASE instructions are not recognized in real-address mode.

Virtual-8086 Mode Exceptions
\#UD
The RDFSBASE and RDGSBASE instructions are not recognized in virtual-8086 mode.

\section*{Compatibility Mode Exceptions}
\#UD The RDFSBASE and RDGSBASE instructions are not recognized in compatibility mode.

\section*{64-Bit Mode Exceptions}
\#UD
If the LOCK prefix is used.
If CR4.FSGSBASE[bit 16] \(=0\).
If CPUID.07H.OH:EBX.FSGSBASE[bit 0] \(=0\).

RDMSR-Read from Model Specific Register
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{ll} 
Op/ \\
En & 64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 32 & RDMSR & NP & Valid & Valid & Read MSR specified by ECX into EDX:EAX. \\
\hline
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Reads the contents of a 64-bit model specific register (MSR) specified in the ECX register into registers EDX:EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX: EAX in unimplemented bit locations are undefined.

This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \#GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.
The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Chapter 35, "Model-Specific Registers (MSRs)," in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.

The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

\section*{IA-32 Architecture Compatibility}

The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception \#UD.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel \(® 64\) and IA- 32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

Operation
EDX:EAX \(\leftarrow M S R[E C X] ;\)

Flags Affected
None.

\section*{Protected Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the current privilege level is not 0. \\
If the value in ECX specifies a reserved or unimplemented MSR address. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If the value in ECX specifies a reserved or unimplemented MSR address.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0)
The RDMSR instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

RDPMC-Read Performance-Monitoring Counters
\begin{tabular}{|llllll|}
\hline Opcode* \(^{*}\) & Instruction & \begin{tabular}{llll} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
OF 33
\end{tabular} & RDPMC
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

The EAX register is loaded with the low-order 32 bits. The EDX register is loaded with the supported high-order bits of the counter. The number of high-order bits loaded into EDX is implementation specific on processors that do no support architectural performance monitoring. The width of fixed-function and general-purpose performance counters on processors supporting architectural performance monitoring are reported by CPUID OAH leaf. See below for the treatment of the EDX register for "fast" reads.

The ECX register selects one of two type of performance counters, specifies the index relative to the base of each counter type, and selects "fast" read mode if supported. The two counter types are :
- General-purpose or special-purpose performance counters: The number of general-purpose counters is model specific if the processor does not support architectural performance monitoring, see Chapter 30 of Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B. Special-purpose counters are available only in selected processor members, see Section 30.13, 30.14 of Intel \(\circledR^{8} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is clear.
- Fixed-function performance counter. The number fixed-function performance counters is enumerated by CPUID OAH leaf. See Chapter 30 of Intel \(\circledR^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B. This counter type is selected if ECX[30] is set.
ECX[29:0] specifies the index. The width of general-purpose performance counters are 40-bits for processors that do not support architectural performance monitoring counters. The width of special-purpose performance counters are implementation specific. The width of fixed-function performance counters and general-purpose performance counters on processor supporting architectural performance monitoring are reported by CPUID OAH leaf.
Table 4-13 lists valid indices of the general-purpose and special-purpose performance counters according to the derived DisplayFamily_DisplayModel values of CPUID encoding for each processor family (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-M" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A).

Table 4-13. Valid General and Special Purpose Performance Counter Index Range for RDPMC
\begin{tabular}{|c|c|c|c|}
\hline Processor Family & DisplayFamily_DisplayModel/ Other Signatures & Valid PMC Index Range & General-purpose Counters \\
\hline P6 & 06H_01H, 06H_03H, 06H_05H,
06H_06H, 06H_07H, 06H_08H,
06H_OAH, 06H_OBH & 0,1 & 0, 1 \\
\hline Pentium \({ }^{\circledR} 4\), Intel \({ }^{\circledR}\) Xeon processors & OFH_00H, OFH_01H, OFH_02H & \(\geq 0\) and \(\leq 17\) & \(\geq 0\) and \(\leq 17\) \\
\hline Pentium 4, Intel Xeon processors & (OFH_03H, OFH_04H, OFH_06H) and (L3 is absent) & \(\geq 0\) and \(\leq 17\) & \(\geq 0\) and \(\leq 17\) \\
\hline Pentium M processors & 06H_09H, 06H_ODH & 0,1 & 0,1 \\
\hline 64-bit Intel Xeon processors with L3 & OFH_O3H, OFH_O4H) and ( L 3 is present) & \(\geq 0\) and \(\leq 25\) & \(\geq 0\) and \(\leq 17\) \\
\hline Intel \({ }^{\circledR}\) Core \(^{\text {Tm }}\) Solo and Intel \({ }^{\circledR}\) Core \({ }^{\text {Tm }}\) Duo processors, Dual-core Intel \({ }^{\circledR}\) Xeon \({ }^{\circledR}\) processor LV & 06H_OEH & 0, 1 & 0,1 \\
\hline
\end{tabular}

Table 4-13. Valid General and Special Purpose Performance Counter Index Range for RDPMC (Contd.)
\begin{tabular}{|c|c|c|c|}
\hline Processor Family & DisplayFamily_DisplayModel/ Other Signatures & Valid PMC Index Range & General-purpose Counters \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {T"M }} 2\) Duo processor, Intel Xeon processor 3000, 5100, 5300, 7300 Series - general-purpose PMC & 06H_OFH & 0,1 & 0,1 \\
\hline Intel Xeon processors 7100 series with L3 & (0FH_06H) and (L3 is present) & \(\geq 0\) and \(\leq 25\) & \(\geq 0\) and \(\leq 17\) \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {mT}} 2\) Duo processor family, Intel Xeon processor family - general-purpose PMC & 06H_17H & 0, 1 & 0, 1 \\
\hline Intel Xeon processors 7400 series & (06H_1DH) & \(\geq 0\) and \(\leq 9\) & 0,1 \\
\hline Intel \({ }^{\circledR}\) Atom \({ }^{\text {mm }}\) processor family & 06H_1CH & 0,1 & 0, 1 \\
\hline Intel \({ }^{\circledR}\) Core \({ }^{\text {TMi }} 7\) processor, Intel Xeon processors 5500 series & \[
\begin{aligned}
& 06 \mathrm{H} \_1 \mathrm{AH}, 06 \mathrm{H} \_1 \mathrm{EH}, 06 \mathrm{H} \_1 \mathrm{FH} \text {, } \\
& 06 \mathrm{H} \_2 \mathrm{EH}
\end{aligned}
\] & 0-3 & 0, 1, 2, 3 \\
\hline
\end{tabular}

The Pentium 4 and Intel Xeon processors also support "fast" (32-bit) and "slow" (40-bit) reads on the first 18 performance counters. Selected this option using ECX[31]. If bit 31 is set, RDPMC reads only the low 32 bits of the selected performance counter. If bit 31 is clear, all 40 bits are read. A 32-bit result is returned in EAX and EDX is set to 0 . A 32-bit read executes faster on Pentium 4 processors and Intel Xeon processors than a full 40-bit read.
On 64-bit Intel Xeon processors with L3, performance counters with indices 18-25 are 32-bit counters. EDX is cleared after executing RDPMC for these counters. On Intel Xeon processor 7100 series with L3, performance counters with indices 18-25 are also 32-bit counters.
In Intel Core 2 processor family, Intel Xeon processor 3000,5100, 5300 and 7400 series, the fixed-function performance counters are 40-bits wide; they can be accessed by RDMPC with ECX between from 4000_0000H and 4000_0002H.
On Intel Xeon processor 7400 series, there are eight 32-bit special-purpose counters addressable with indices 2-9, ECX[30]=0.
When in protected or virtual 8086 mode, the performance-monitoring counters enabled (PCE) flag in register CR4 restricts the use of the RDPMC instruction as follows. When the PCE flag is set, the RDPMC instruction can be executed at any privilege level; when the flag is clear, the instruction can only be executed at privilege level 0. (When in real-address mode, the RDPMC instruction is always enabled.)

The performance-monitoring counters can also be read with the RDMSR instruction, when executing at privilege level 0.
The performance-monitoring counters are event counters that can be programmed to count events such as the number of instructions decoded, number of interrupts received, or number of cache loads. Chapter 19, "Performance Monitoring Events," in the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 3B, lists the events that can be counted for various processors in the Intel 64 and IA-32 architecture families.
The RDPMC instruction is not a serializing instruction; that is, it does not imply that all the events caused by the preceding instructions have been completed or that events caused by subsequent instructions have not begun. If an exact event count is desired, software must insert a serializing instruction (such as the CPUID instruction) before and/or after the RDPMC instruction.
In the Pentium 4 and Intel Xeon processors, performing back-to-back fast reads are not guaranteed to be monotonic. To guarantee monotonicity on back-to-back reads, a serializing instruction must be placed between the two RDPMC instructions.

The RDPMC instruction can execute in 16-bit addressing mode or virtual-8086 mode; however, the full contents of the ECX register are used to select the counter, and the event count is stored in the full EAX and EDX registers. The RDPMC instruction was introduced into the IA-32 Architecture in the Pentium Pro processor and the Pentium processor with MMX technology. The earlier Pentium processors have performance-monitoring counters, but they must be read with the RDMSR instruction.

\section*{Operation}
(* Intel Core i7 processor family and Intel Xeon processor 3400, 5500 series*)
Most significant counter bit (MSCB) \(=47\)
IF ( \((\) CR4.PCE \(=1)\) or \((C P L=0)\) or \((C R O . P E=0))\)
THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
EAX \(\leftarrow I A 32 \_\)FIXED_CTR(ECX)[30:0]; EDX \(\leftarrow I A 32 \_F I X E D \_C T R(E C X)[M S C B: 32] ;\)
ELSE IF (ECX[30] = 0 and \(\operatorname{ECX}[29: 0]\) in valid general-purpose counter range)
EAX \(\leftarrow \operatorname{PMC}(E C X[30: 0])[31: 0] ;\)
EDX \(\leftarrow \mathrm{PMC}(E C X[30: 01)\) [MSCB:32];
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *) \#GP(0);

FI;
(* Intel Core 2 Duo processor family and Intel Xeon processor 3000, 5100, 5300, 7400 series*)
Most significant counter bit (MSCB) = 39
IF ((CR4.PCE \(=1)\) or \((C P L=0)\) or \((C R O . P E=0))\)
THEN IF (ECX[30] = 1 and ECX[29:0] in valid fixed-counter range)
EAX \(\leftarrow I A 32 \_\)FIXED_CTR(ECX)[30:0];
EDX \(\leftarrow I A 32 \_\)FIXED_CTR(ECX)[MSCB:32];
ELSE IF (ECX[30] = 0 and \(\operatorname{ECX}[29: 0]\) in valid general-purpose counter range)
EAX \(\leftarrow \operatorname{PMC}(E C X[30: 0)[31: 0] ;\)
EDX \(\leftarrow \mathrm{PMC}(E C X[30: 0])[M S C B: 32] ;\)
ELSE IF (ECX[30] = 0 and ECX[29:0] in valid special-purpose counter range)
EAX \(\leftarrow\) PMC(ECX[30:0) [31:0]; (* 32-bit read *)
ELSE (* ECX is not valid or CR4.PCE is 0 and CPL is 1, 2, or 3 and CRO.PE is 1 *) \#GP(O);
Fl;
(* P6 family processors and Pentium processor with MMX technology *)
IF ( \(\mathrm{ECX}=0\) or 1 ) and ( \((\mathrm{CR4} 4 . \mathrm{PCE}=1)\) or ( \((\mathrm{CPL}=0)\) or ( \((\mathrm{CRO} . \mathrm{PE}=0))\)
THEN
EAX \(\leftarrow \mathrm{PMC}(E C X)[31: 0] ;\)
EDX \(\leftarrow P M C(E C X)[39: 32] ;\)
ELSE (* ECX is not 0 or 1 or CR4.PCE is 0 and CPL is 1,2 , or 3 and CRO.PE is 1 *) \#GP(0);

FI;
(* Processors with CPUID family 15 *)
IF \(((\) CR4.PCE \(=1)\) or \((C P L=0)\) or \((C R O . P E=0))\)
THEN IF (ECX[30:0] = 0:17)
THEN IF ECX[31] = 0
THEN
EAX \(\leftarrow \operatorname{PMC}(E C X[30: 0])[31: 0]\); (* 40-bit read *)
EDX \(\leftarrow \operatorname{PMC}(E C X[30: 0)\) )[39:32];
ELSE (* ECX[31] = 1*)
THEN
EAX \(\leftarrow \operatorname{PMC}(E C X[30: 0])[31: 0] ;\) (* 32-bit read *)
\(\in D X \leftarrow 0\);
FI;
ELSE IF (*64-bit Intel Xeon processor with L3 *)
THEN IF (ECX[30:0] = 18:25 )
```

        EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
            EDX \leftarrow0;
        Fl;
    ELSE IF (*Intel Xeon processor 7100 series with L3 *)
        THEN IF (ECX[30:0] = 18:25 )
            EAX \leftarrowPMC(ECX[30:0])[31:0]; (* 32-bit read *)
            EDX \leftarrow0;
        Fl;
    ELSE (* Invalid PMC index in ECX[30:0], see Table 4-16. *)
        GP(0);
    FI;
    ELSE (* CR4.PCE = 0 and (CPL = 1, 2, or 3) and CRO.PE = 1 *)
\#GP(0);
Fl;
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (see Table 4-13).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If an invalid performance counter index is specified (see Table 4-13).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If the PCE flag in the CR4 register is clear.
If an invalid performance counter index is specified (see Table 4-13).
(Pentium 4 and Intel Xeon processors) If the value in ECX[30:0] is not within the valid range.
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
\#GP(0) If the current privilege level is not 0 and the PCE flag in the CR4 register is clear. If an invalid performance counter index is specified in ECX[30:0] (see Table 4-13).
\#UD If the LOCK prefix is used.

```

RDRAND—Read Random Number
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline OF C7 /6 & M & V/V & RDRAND & Read a 16-bit random number and store in the \\
\hline RDRAND 16 & & & & destination register. \\
\hline OF C7 /6 & M & V/V & RDRAND & Read a 32-bit random number and store in the \\
\hline RDRAND r32 & & & & destination register. \\
\hline REX.W + OF C7 /6 & M & V/I & RDRAND & Read a 64-bit random number and store in the \\
\hline RDRAND r64 & & & & destination register. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
\(M\) & ModRM:r/m (w) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads a hardware generated random value and store it in the destination register. The size of the random value is determined by the destination register size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction is executed. \(\mathrm{CF}=1\) indicates that the data in the destination is valid. Otherwise \(C F=0\) and the data in the destination operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software must check the state of \(C F=1\) for determining if a valid random value has been returned, otherwise it is expected to loop and retry execution of RDRAND (see Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, Section 7.3.17, "Random Number Generator Instructions").
This instruction is available at all privilege levels.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.B permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.
```

Operation
IF HW_RND_GEN.ready = 1
THEN
CASE of
osize is 64: DEST[63:0] \leftarrowHW_RND_GEN.data;
osize is 32: DEST[31:0] \leftarrowHW_RND_GEN.data;
osize is 16: DEST[15:0] \leftarrowHW_RND_GEN.data;
ESAC
CF}\leftarrow1
ELSE
CASE of
osize is 64: DEST[63:0] \leftarrow0;
osize is 32: DEST[31:0] \leftarrow0;
osize is 16: DEST[15:0] \leftarrow0;
ESAC
CF}\leftarrow0
FI
OF, SF, ZF, AF, PF \leftarrow0;

```

\section*{Flags Affected}

The CF flag is set according to the result (see the "Operation" section above). The OF, SF, ZF, AF, and PF flags are set to 0 .

Intel C/C++ Compiler Intrinsic Equivalent
RDRAND: int_rdrand16_step( unsigned short *);
RDRAND: int_rdrand32_step ( unsigned int *);
RDRAND: int_rdrand64_step( unsigned __int64 *);
Protected Mode Exceptions
\#UD If the LOCK prefix is used.
If the F 2 H or F 3 H prefix is used.
If CPUID.01H:ECX.RDRAND[bit 30] \(=0\).

\section*{Real-Address Mode Exceptions}

Same exceptions as in protected mode.
Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

RDSEED-Read Random SEED
\begin{tabular}{|lllll|}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 \\
bit Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
OF C7 /7 & M & V/V & RDSEED & \begin{tabular}{l} 
Read a 16-bit NIST SP800-90B \& C compliant random value and \\
store in the destination register.
\end{tabular} \\
OF C7 I7 & M & V/V & RDSEED & \begin{tabular}{l} 
Read a 32-bit NIST SP800-90B \& C compliant random value and \\
store in the destination register.
\end{tabular} \\
RDSEED r32 & MEX.W + 0F C7 /7 & M & V/I & RDSEED
\end{tabular} \begin{tabular}{l} 
Read a 64-bit NIST SP800-90B \& C compliant random value and \\
store in the destination register.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m \((w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads a hardware generated random value and store it in the destination register. The random value is generated from an Enhanced NRBG (Non Deterministic Random Bit Generator) that is compliant to NIST SP800-90B and NIST SP800-90C in the XOR construction mode. The size of the random value is determined by the destination register size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction is executed. \(\mathrm{CF}=1\) indicates that the data in the destination is valid. Otherwise \(\mathrm{CF}=0\) and the data in the destination operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software must check the state of \(\mathrm{CF}=1\) for determining if a valid random seed value has been returned, otherwise it is expected to loop and retry execution of RDSEED (see Section 1.2).
The RDSEED instruction is available at all privilege levels. The RDSEED instruction executes normally either inside or outside a transaction region.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.B permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit operands. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF HW_NRND_GEN.ready = 1
THEN
CASE of
osize is 64: DEST[63:0] \leftarrowHW_NRND_GEN.data;
osize is 32: DEST[31:0] \leftarrowHW_NRND_GEN.data;
osize is 16: DEST[15:0] \leftarrowHW_NRND_GEN.data;
ESAC;
CF}\leftarrow1
ELSE
CASE of
osize is 64: DEST[63:0] \leftarrow0;
osize is 32: DEST[31:0] \leftarrow0;
osize is 16: DEST[15:0] \leftarrow0;
ESAC;
CF}\leftarrow0
FI;

```
OF, SF, ZF, AF, PF \(\leftarrow 0\);

Flags Affected
The CF flag is set according to the result (see the "Operation" section above). The OF, SF, ZF, AF, and PF flags are set to 0 .

C/C++ Compiler Intrinsic Equivalent
RDSEED int _rdseed16_step( unsigned short * );
RDSEED int _rdseed32_step( unsigned int *);
RDSEED int _rdseed64_step( unsigned __int64 *);
Protected Mode Exceptions
\#UD If the LOCK prefix is used.
If the F2H or F3H prefix is used.
If CPUID. \((E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX}\). RDSEED[bit 18] \(=0\).

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.
If the F2H or F 3 H prefix is used.
If CPUID. \((E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX}\). RDSEED[bit 18] \(=0\).
Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#UD & If the LOCK prefix is used. \\
If the F2H or F3H prefix is used. \\
If CPUID. \((E A X=07 H, E C X=0 H): E B X . R D S E E D[\) bit 18\(]=0\).
\end{tabular}

Compatibility Mode Exceptions
\#UD If the LOCK prefix is used.
If the F 2 H or F 3 H prefix is used.
If CPUID. \((E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX} . \operatorname{RDSEED}[\) bit 18\(]=0\).

64-Bit Mode Exceptions
\#UD If the LOCK prefix is used.
If the F2H or F3H prefix is used.
If CPUID. \((E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX}\). RDSEED[bit 18] \(=0\).

RDTSC-Read Time-Stamp Counter
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & Op/ & 64-Bit & Compat/ & Description \\
OF 31 & RDTSC & NP & Vadid & Leg Mode & \\
Valid & Read time-stamp counter into EDX:EAX. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.)
The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 17 of the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3B, for specific details of the time stamp counter behavior.
When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSC instruction as follows. When the TSD flag is clear, the RDTSC instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0 . (When in real-address mode, the RDTSC instruction is always enabled.)
The time-stamp counter can also be read with the RDMSR instruction, when executing at privilege level 0.
The RDTSC instruction is not a serializing instruction. It does not necessarily wait until all previous instructions have been executed before reading the counter. Similarly, subsequent instructions may begin execution before the read operation is performed. If software requires RDTSC to be executed only after all previous instructions have completed locally, it can either use RDTSCP (if the processor supports that instruction) or execute the sequence LFENCE;RDTSC.
This instruction was introduced by the Pentium processor.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel \(® 64\) and IA- 32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}
```

IF (CR4.TSD = 0) or (CPL = 0) or (CRO.PE = 0)
THEN EDX:EAX \leftarrow TimeStampCounter;
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CRO.PE = 1 *)
\#GP(0);
FI;

```
Flags Affected

None.

\section*{Protected Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the TSD flag in register CR4 is set and the CPL is greater than 0. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set.
\#UD If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

\section*{RDTSCP-Read Time-Stamp Counter and Processor ID}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode \\
Malid
\end{tabular} & Description \\
OF 01 F9 & RDTSCP & NP & Valid & Valid & Read 64-bit time-stamp counter and 32-bit \\
& & & & IA32_TSC_AUX value into EDX:EAX and ECX. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the current value of the processor's time-stamp counter (a 64-bit MSR) into the EDX:EAX registers and also loads the IA32_TSC_AUX MSR (address C000_0103H) into the ECX register. The EDX register is loaded with the high-order 32 bits of the IA32_TSC MSR; the EAX register is loaded with the low-order 32 bits of the IA32_TSC MSR; and the ECX register is loaded with the low-order 32-bits of IA32_TSC_AUX MSR. On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX, RDX, and RCX are cleared.

The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever the processor is reset. See "Time Stamp Counter" in Chapter 17 of the Intel \({ }^{\circledR} 64\) and IA- 32 Architectures Software Developer's Manual, Volume 3B, for specific details of the time stamp counter behavior.

When in protected or virtual 8086 mode, the time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSCP instruction as follows. When the TSD flag is clear, the RDTSCP instruction can be executed at any privilege level; when the flag is set, the instruction can only be executed at privilege level 0 . (When in real-address mode, the RDTSCP instruction is always enabled.)
The RDTSCP instruction waits until all previous instructions have been executed before reading the counter. However, subsequent instructions may begin execution before the read operation is performed.

The presence of the RDTSCP instruction is indicated by CPUID leaf 80000001 H, EDX bit 27 . If the bit is set to 1 then RDTSCP is present on the processor.
See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

\section*{Operation}
```

IF $(C R 4 . T S D=0)$ or $(C P L=0)$ or $(C R O . P E=0)$
THEN
EDX:EAX $\leftarrow$ TimeStampCounter;
ECX $\leftarrow$ IA32_TSC_AUX[31:0];
ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3 ) and CRO.PE = 1 *)
\#GP(0);
FI;

```

Flags Affected
None.

Protected Mode Exceptions
\(\begin{array}{ll}\text { \#GP(0) } & \text { If the TSD flag in register CR4 is set and the CPL is greater than } 0 . \\ \text { \#UD } & \text { If the LOCK prefix is used. }\end{array}\)
If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).

\section*{Real-Address Mode Exceptions}
\begin{tabular}{ll} 
\#UD & If the LOCK prefix is used. \\
& If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).
\end{tabular}

Virtual-8086 Mode Exceptions
\#GP(0) If the TSD flag in register CR4 is set.
\#UD If the LOCK prefix is used.
If CPUID. \(80000001 \mathrm{H}:\) EDX.RDTSCP[bit 27] \(=0\).
Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

REP/REPE/REPZ/REPNE/REPNZ—Repeat String Operation Prefix
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline F3 6C & REP INS m8, DX & NP & Valid & Valid & Input (E)CX bytes from port DX into ES:[(E)DI]. \\
\hline F3 6C & REP INS m8, DX & NP & Valid & N.E. & Input RCX bytes from port DX into [RDI]. \\
\hline F3 6D & REP INS m16, DX & NP & Valid & Valid & Input (E)CX words from port DX into ES:[(E)DI.] \\
\hline F3 6D & REP INS m32, DX & NP & Valid & Valid & Input (E)CX doublewords from port DX into ES:[(E)DI]. \\
\hline F3 6D & REP INS r/m32, DX & NP & Valid & N.E. & Input RCX default size from port DX into [RDI]. \\
\hline F3 A4 & REP MOVS m8, m8 & NP & Valid & Valid & Move (E)CX bytes from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 REX.W A4 & REP MOVS \(m 8, m 8\) & NP & Valid & N.E. & Move RCX bytes from [RSI] to [RDI]. \\
\hline F3 A5 & REP MOVS m16, m16 & NP & Valid & Valid & Move (E)CX words from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 A5 & REP MOVS m32, m32 & NP & Valid & Valid & Move (E)CX doublewords from DS:[(E)SI] to ES:[(E)DI]. \\
\hline F3 REX.W A5 & REP MOVS m64, m64 & NP & Valid & N.E. & Move RCX quadwords from [RSI] to [RDI]. \\
\hline F3 6E & REP OUTS DX, r/m8 & NP & Valid & Valid & Output (E)CX bytes from DS:[(E)SI] to port DX. \\
\hline F3 REX.W 6E & REP OUTS DX, r/m8* & NP & Valid & N.E. & Output RCX bytes from [RSI] to port DX. \\
\hline F3 6F & REP OUTS DX, r/m16 & NP & Valid & Valid & Output (E)CX words from DS:[(E)SI] to port DX. \\
\hline F3 6F & REP OUTS DX, r/m32 & NP & Valid & Valid & Output (E)CX doublewords from DS:[(E)SI] to port DX. \\
\hline F3 REX.W 6F & REP OUTS DX, r/m32 & NP & Valid & N.E. & Output RCX default size from [RSI] to port DX. \\
\hline F3 AC & REP LODS AL & NP & Valid & Valid & Load (E)CX bytes from DS:[(E)SI] to AL. \\
\hline F3 REX.W AC & REP LODS AL & NP & Valid & N.E. & Load RCX bytes from [RSI] to AL. \\
\hline F3 AD & REP LODS AX & NP & Valid & Valid & Load (E)CX words from DS:[(E)SI] to AX. \\
\hline F3 AD & REP LODS EAX & NP & Valid & Valid & Load (E)CX doublewords from DS:[(E)SI] to EAX. \\
\hline F3 REX.W AD & REP LODS RAX & NP & Valid & N.E. & Load RCX quadwords from [RSI] to RAX. \\
\hline F3 AA & REP STOS m8 & NP & Valid & Valid & Fill (E)CX bytes at ES:[(E)DI] with AL. \\
\hline F3 REX.W AA & REP STOS m8 & NP & Valid & N.E. & Fill RCX bytes at [RDI] with AL. \\
\hline F3 AB & REP STOS m16 & NP & Valid & Valid & Fill (E)CX words at ES:[(E)DI] with AX. \\
\hline F3 AB & REP STOS m32 & NP & Valid & Valid & Fill (E)CX doublewords at ES:[(E)DI] with EAX. \\
\hline F3 REX.W AB & REP STOS m64 & NP & Valid & N.E. & Fill RCX quadwords at [RDI] with RAX. \\
\hline F3 A6 & REPE CMPS m8, m8 & NP & Valid & Valid & Find nonmatching bytes in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 REX.W A6 & REPE CMPS m8, m8 & NP & Valid & N.E. & Find non-matching bytes in [RDI] and [RSI]. \\
\hline F3 A7 & REPE CMPS m16, m16 & NP & Valid & Valid & Find nonmatching words in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 A7 & REPE CMPS m32, m32 & NP & Valid & Valid & Find nonmatching doublewords in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F3 REX.W A7 & REPE CMPS m64, m64 & NP & Valid & N.E. & Find non-matching quadwords in [RDI] and [RSI]. \\
\hline F3 AE & REPE SCAS m8 & NP & Valid & Valid & Find non-AL byte starting at ES:[(E)DI]. \\
\hline F3 REX.W AE & REPE SCAS m8 & NP & Valid & N.E. & Find non-AL byte starting at [RDI]. \\
\hline F3 AF & REPE SCAS m16 & NP & Valid & Valid & Find non-AX word starting at ES:[(E)DI]. \\
\hline F3 AF & REPE SCAS m32 & NP & Valid & Valid & Find non-EAX doubleword starting at ES:[(E)DI]. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline F3 REX.W AF & REPE SCAS m64 & NP & Valid & N.E. & Find non-RAX quadword starting at [RDI]. \\
\hline F2 A6 & REPNE CMPS m8, m8 & NP & Valid & Valid & Find matching bytes in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 REX.W A6 & REPNE CMPS m8, m8 & NP & Valid & N.E. & Find matching bytes in [RDI] and [RSI]. \\
\hline F2 A7 & REPNE CMPS m16, m16 & NP & Valid & Valid & Find matching words in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 A7 & REPNE CMPS m32, m32 & NP & Valid & Valid & Find matching doublewords in ES:[(E)DI] and DS:[(E)SI]. \\
\hline F2 REX.W A7 & REPNE CMPS m64, m64 & NP & Valid & N.E. & Find matching doublewords in [RDI] and [RSI]. \\
\hline F2 AE & REPNE SCAS m8 & NP & Valid & Valid & Find AL, starting at ES:[(E)DI]. \\
\hline F2 REX.W AE & REPNE SCAS m8 & NP & Valid & N.E. & Find \(A L\), starting at [RDI]. \\
\hline F2 AF & REPNE SCAS m16 & NP & Valid & Valid & Find \(A X\), starting at ES:[(E)DI]. \\
\hline F2 AF & REPNE SCAS m32 & NP & Valid & Valid & Find EAX, starting at ES:[(E)DI]. \\
\hline F2 REX.W AF & REPNE SCAS m64 & NP & Valid & N.E. & Find RAX, starting at [RDI]. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Repeats a string instruction the number of times specified in the count register or until the indicated condition of the ZF flag is no longer met. The REP (repeat), REPE (repeat while equal), REPNE (repeat while not equal), REPZ (repeat while zero), and REPNZ (repeat while not zero) mnemonics are prefixes that can be added to one of the string instructions. The REP prefix can be added to the INS, OUTS, MOVS, LODS, and STOS instructions, and the REPE, REPNE, REPZ, and REPNZ prefixes can be added to the CMPS and SCAS instructions. (The REPZ and REPNZ prefixes are synonymous forms of the REPE and REPNE prefixes, respectively.) The F3H prefix is defined for the following instructions and undefined for the rest:
- F3H as REP/REPE/REPZ for string and input/output instruction.
- F3H is a mandatory prefix for POPCNT, LZCNT, and ADOX.

The REP prefixes apply only to one string instruction at a time. To repeat a block of instructions, use the LOOP instruction or another looping construct. All of these repeat prefixes cause the associated instruction to be repeated until the count in register is decremented to 0 . See Table 4-14.

Table 4-14. Repeat Prefixes
\begin{tabular}{|l|l|l|}
\hline Repeat Prefix & Termination Condition \(\mathbf{1}^{*}\) & Termination Condition \(\mathbf{2}\) \\
\hline REP & RCX or \((E) C X=0\) & None \\
REPE/REPZ & RCX or \((E) C X=0\) & \(Z F=0\) \\
REPNE/REPNZ & RCX or \((E) C X=0\) & \(Z F=1\) \\
\hline
\end{tabular}

NOTES:
* Count register is CX, ECX or RCX by default, depending on attributes of the operating modes.

The REPE, REPNE, REPZ, and REPNZ prefixes also check the state of the ZF flag after each iteration and terminate the repeat loop if the ZF flag is not in the specified state. When both termination conditions are tested, the cause of a repeat termination can be determined either by testing the count register with a JECXZ instruction or by testing the ZF flag (with a JZ, JNZ, or JNE instruction).

When the REPE/REPZ and REPNE/REPNZ prefixes are used, the ZF flag does not require initialization because both the CMPS and SCAS instructions affect the ZF flag according to the results of the comparisons they make.

A repeating string operation can be suspended by an exception or interrupt. When this happens, the state of the registers is preserved to allow the string operation to be resumed upon a return from the exception or interrupt handler. The source and destination registers point to the next string elements to be operated on, the EIP register points to the string instruction, and the ECX register has the value it held following the last successful iteration of the instruction. This mechanism allows long string operations to proceed without affecting the interrupt response time of the system.
When a fault occurs during the execution of a CMPS or SCAS instruction that is prefixed with REPE or REPNE, the EFLAGS value is restored to the state prior to the execution of the instruction. Since the SCAS and CMPS instructions do not use EFLAGS as an input, the processor can resume the instruction after the page fault handler.
Use the REP INS and REP OUTS instructions with caution. Not all I/O ports can handle the rate at which these instructions execute. Note that a REP STOS instruction is the fastest way to initialize a large block of memory.

In 64-bit mode, the operand size of the count register is associated with the address size attribute. Thus the default count register is RCX; REX.W has no effect on the address size and the count register. In 64 -bit mode, if 67 H is used to override address size attribute, the count register is ECX and any implicit source/destination operand will use the corresponding 32-bit index register. See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF AddressSize = 16
THEN
Use CX for CountReg;
Implicit Source/Dest operand for memory use of SI/DI;
ELSE IF AddressSize = 64
THEN Use RCX for CountReg;
Implicit Source/Dest operand for memory use of RSI/RDI;
ELSE
Use ECX for CountReg;
Implicit Source/Dest operand for memory use of ESI/EDI;
FI;
WHILE CountReg = 0
DO
Service pending interrupts (if any);
Execute associated string instruction;
CountReg }\leftarrow(\mathrm{ CountReg-1);
IF CountReg = 0
THEN exit WHILE loop; Fl;
IF (Repeat prefix is REPZ or REPE) and (ZF = 0)
or (Repeat prefix is REPNZ or REPNE) and (ZF=1)
THEN exit WHILE loop; Fl;
OD;

```

Flags Affected
None; however, the CMPS and SCAS instructions do set the status flags in the EFLAGS register.

\section*{Exceptions (All Operating Modes)}

Exceptions may be generated by an instruction associated with the prefix.

\section*{64-Bit Mode Exceptions \\ \#GP(0) If the memory address is in a non-canonical form.}

RET-Return from Procedure
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
C3 & RET & NP & Valid & Valid & Near return to calling procedure. \\
CB & RET & NP & Valid & Valid & Far return to calling procedure. \\
C2 iw & RET imm16 & I & Valid & Valid & \begin{tabular}{l} 
Near return to calling procedure and pop \\
imm16 bytes from stack.
\end{tabular} \\
CA iw & RET imm16 & I & Valid & Valid & \begin{tabular}{l} 
Far return to calling procedure and pop imm16 \\
bytes from stack.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
I & imm16 & \(N A\) & \(N A\) & \(N A\) \\
\hline
\end{tabular}

\section*{Description}

Transfers program control to a return address located on the top of the stack. The address is usually placed on the stack by a CALL instruction, and the return is made to the instruction that follows the CALL instruction.

The optional source operand specifies the number of stack bytes to be released after the return address is popped; the default is none. This operand can be used to release parameters from the stack that were passed to the called procedure and are no longer needed. It must be used when the CALL instruction used to switch to a new procedure uses a call gate with a non-zero word count to access the new procedure. Here, the source operand for the RET instruction must specify the same number of bytes as is specified in the word count field of the call gate.
The RET instruction can be used to execute three different types of returns:
- Near return - A return to a calling procedure within the current code segment (the segment currently pointed to by the CS register), sometimes referred to as an intrasegment return.
- Far return - A return to a calling procedure located in a different segment than the current code segment, sometimes referred to as an intersegment return.
- Inter-privilege-level far return - A far return to a different privilege level than that of the currently executing program or procedure.
The inter-privilege-level return type can only be executed in protected mode. See the section titled "Calling Procedures Using Call and RET" in Chapter 6 of the Intel \(\circledR^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for detailed information on near, far, and inter-privilege-level returns.

When executing a near return, the processor pops the return instruction pointer (offset) from the top of the stack into the EIP register and begins program execution at the new instruction pointer. The CS register is unchanged.
When executing a far return, the processor pops the return instruction pointer from the top of the stack into the EIP register, then pops the segment selector from the top of the stack into the CS register. The processor then begins program execution in the new code segment at the new instruction pointer.
The mechanics of an inter-privilege-level far return are similar to an intersegment return, except that the processor examines the privilege levels and access rights of the code and stack segments being returned to determine if the control transfer is allowed to be made. The DS, ES, FS, and GS segment registers are cleared by the RET instruction during an inter-privilege-level return if they refer to segments that are not allowed to be accessed at the new privilege level. Since a stack switch also occurs on an inter-privilege level return, the ESP and SS registers are loaded from the stack.
If parameters are passed to the called procedure during an inter-privilege level call, the optional source operand must be used with the RET instruction to release the parameters on the return. Here, the parameters are released both from the called procedure's stack and the calling procedure's stack (that is, the stack being returned to).
In 64-bit mode, the default operation size of this instruction is the stack-address size, i.e. 64 bits. This applies to near returns, not far returns; the default operation size of far returns is 32 bits.

\section*{Operation}
```

(* Near return *)
If instruction = near return
THEN;
IF OperandSize $=32$
THEN
IF top 4 bytes of stack not within stack limits
THEN \#SS(0); FI;
EIP $\leftarrow$ Pop();
ELSE
IF OperandSize = 64
THEN
IF top 8 bytes of stack not within stack limits
THEN \#SS(0); FI;
RIP $\leftarrow$ Pop();
ELSE ( ${ }^{*}$ OperandSize $=16$ *)
IF top 2 bytes of stack not within stack limits
THEN \#SS(0); FI;
tempEIP $\leftarrow \operatorname{Pop}()$;
tempEIP $\leftarrow$ tempEIP AND 0000FFFFH;
IF tempEIP not within code segment limits
THEN \#GP(0); FI;
EIP $\leftarrow$ tempEIP;
FI;
Fl ;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize = 32
THEN
$\mathrm{ESP} \leftarrow \mathrm{ESP}+\mathrm{SRC} ;$
ELSE
IF StackAddressSize $=64$
THEN
$R S P \leftarrow R S P+S R C ;$
ELSE (* StackAddressSize = 16 *)
$\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{SRC}$;
Fl ;
Fl ;
Fl ;
Fl ;
(* Real-address mode or virtual-8086 mode *)
IF ((PE = 0$)$ or ( $\mathrm{PE}=1$ AND VM = 1)) and instruction = far return
THEN
IF OperandSize $=32$
THEN
IF top 8 bytes of stack not within stack limits
THEN \#SS(0); FI;
EIP $\leftarrow$ Pop();
CS $\leftarrow \operatorname{Pop}()$; (* 32-bit pop, high-order 16 bits discarded *)
ELSE (* OperandSize = 16 *)
IF top 4 bytes of stack not within stack limits
THEN \#SS(0); FI;

```
```

            tempEIP \leftarrow Pop();
            tempEIP \leftarrow tempEIP AND 0000FFFFH;
            IF tempEIP not within code segment limits
                    THEN #GP(0); Fl;
            EIP }\leftarrow\mathrm{ tempEIP;
                    CS}\leftarrowPop(); (* 16-bit pop *
        FI;
    IF instruction has immediate operand
        THEN (* Release parameters from stack *)
            SP}\leftarrowSP+(SRC AND FFFFH)
    FI;
    FI;
(* Protected mode, not virtual-8086 mode *)
IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 0) and instruction = far return
THEN
IF OperandSize = 32
THEN
IF second doubleword on stack is not within stack limits
THEN \#SS(0); Fl;
ELSE (* OperandSize = 16 *)
IF second word on stack is not within stack limits
THEN \#SS(0); Fl;
FI;
IF return code segment selector is NULL
THEN \#GP(0); FI;
IF return code segment selector addresses descriptor beyond descriptor table limit
THEN \#GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment selector RPL < CPL
THEN \#GP(selector); FI;
IF return code segment descriptor is conforming
and return code segment DPL > return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is non-conforming and return code
segment DPL = return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is not present
THEN \#NP(selector); FI:
IF return code segment selector RPL > CPL
THEN GOTO RETURN-OUTER-PRIVILEGE-LEVEL;
ELSE GOTO RETURN-TO-SAME-PRIVILEGE-LEVEL;
Fl;
FI;
RETURN-SAME-PRIVILEGE-LEVEL:
IF the return instruction pointer is not within the return code segment limit
THEN \#GP(0); FI;
IF OperandSize = 32
THEN
EIP }\leftarrow\mathrm{ Pop();
CS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded *)

```
```

ELSE (* OperandSize = 16 *)
EIP \leftarrow Pop();
EIP \leftarrow EIP AND 0000FFFFFH;
CS}\leftarrowPop(); (* 16-bit pop *)
FI;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize = 32
THEN
ESP \leftarrow ESP + SRC;
ELSE (* StackAddressSize = 16 *)
SP}\leftarrowSP+SRC
FI;
FI;
RETURN-OUTER-PRIVILEGE-LEVEL:
IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
THEN \#SS(0); Fl;
Read return segment selector;
IF stack segment selector is NULL
THEN \#GP(0); FI;
IF return stack segment selector index is not within its descriptor table limits
THEN \#GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL = RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL }=\mathrm{ RPL of the return code segment selector
THEN \#GP(selector); FI;
IF stack segment not present
THEN \#SS(StackSegmentSelector); FI;
IF the return instruction pointer is not within the return code segment limit
THEN \#GP(0); FI;
CPL}\leftarrow\mathrm{ ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32
THEN
EIP \leftarrowPop();
CS \leftarrowPop(); (* 32-bit pop, high-order 16 bits discarded; segment descriptor loaded *)
CS(RPL) \leftarrowCPL;
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize = 32
THEN
ESP \leftarrowESP + SRC;
ELSE (* StackAddressSize = 16 *)
SP}\leftarrow\textrm{SP}+\textrm{SRC}
Fl;
FI;
tempESP }\leftarrowP\operatorname{Pop();
tempSS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded; seg. descriptor loaded *)
ESP \leftarrow tempESP;
SS \leftarrowtempSS;
ELSE (* OperandSize = 16 *)
EIP \leftarrowPop();

```
```

        EIP \leftarrow EIP AND 0000FFFFFH;
        CS }\leftarrowPOp(); (* 16-bit pop; segment descriptor loaded *)
        CS(RPL) \leftarrowCPL;
        IF instruction has immediate operand
        THEN (* Release parameters from called procedure's stack *)
            IF StackAddressSize = 32
                THEN
                ESP}\leftarrowESP + SRC
                ELSE (* StackAddressSize = 16 *)
                SP}\leftarrowSP+SRC
            FI;
        FI;
        tempESP \leftarrow Pop();
        tempSS \leftarrow Pop(); (* 16-bit pop; segment descriptor loaded *)
        ESP \leftarrow tempESP;
        SS \leftarrowtempSS;
    FI;
    FOR each of segment register (ES, FS, GS, and DS)
        DO
            IF segment register points to data or non-conforming code segment
            and CPL > segment descriptor DPL (* DPL in hidden part of segment register *)
            THEN SegmentSelector \leftarrow 0; (* Segment selector invalid *)
        Fl;
    OD;
    IF instruction has immediate operand
        THEN (* Release parameters from calling procedure's stack *)
        IF StackAddressSize = 32
            THEN
            ESP \leftarrow ESP + SRC;
            ELSE (* StackAddressSize = 16 *)
            SP}\leftarrow\textrm{SP}+\textrm{SRC}
        Fl;
    Fl;
    (*IA-32e Mode *)
IF (PE = 1 and VM = 0 and IA32_EFER.LMA = 1) and instruction = far return
THEN
IF OperandSize = 32
THEN
IF second doubleword on stack is not within stack limits
THEN \#SS(0); Fl;
IF first or second doubleword on stack is not in canonical space
THEN \#SS(0); FI;
ELSE
IF OperandSize = 16
THEN
IF second word on stack is not within stack limits
THEN \#SS(0); FI;
IF first or second word on stack is not in canonical space
THEN \#SS(0); FI;
ELSE (* OperandSize = 64 *)
IF first or second quadword on stack is not in canonical space

```

THEN \#SS(0); FI;

\section*{FI}

FI;
If return code segment selector is NULL
THEN GP(0); Fl;
If return code segment selector addresses descriptor beyond descriptor table limit THEN GP(selector); FI;
IF return code segment selector addresses descriptor in non-canonical space
THEN GP(selector); FI;
Obtain descriptor to which return code segment selector points from descriptor table;
IF return code segment descriptor is not a code segment
THEN \#GP(selector); FI;
IF return code segment descriptor has L-bit = 1 and D-bit = 1 THEN \#GP(selector); Fl;
IF return code segment selector \(\mathrm{RPL}<\mathrm{CPL}\) THEN \#GP(selector); Fl;
If return code segment descriptor is conforming
and return code segment DPL > return code segment selector RPL
THEN \#GP(selector); Fl;
IF return code segment descriptor is non-conforming
and return code segment DPL \(\neq\) return code segment selector RPL
THEN \#GP(selector); FI;
IF return code segment descriptor is not present
THEN \#NP(selector); Fl:
If return code segment selector RPL > CPL
THEN GOTO IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL;
ELSE GOTO IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL;
Fl ;
FI;

IA-32E-MODE-RETURN-SAME-PRIVILEGE-LEVEL:
If the return instruction pointer is not within the return code segment limit
THEN \#GP(0); FI;
If the return instruction pointer is not within canonical address space
THEN \#GP(0); FI;
IF OperandSize = 32
THEN
EIP \(\leftarrow \operatorname{Pop}() ;\)
\(\mathrm{CS} \leftarrow \mathrm{Pop}()\); (* 32-bit pop, high-order 16 bits discarded *)
ELSE
IF OperandSize = 16
THEN
EIP \(\leftarrow \operatorname{Pop}() ;\)
EIP \(\leftarrow\) EIP AND 0000FFFFFH;
CS \(\leftarrow \operatorname{Pop}()\); (* 16-bit pop *)
ELSE (* OperandSize = 64 *)
RIP \(\leftarrow \operatorname{Pop}()\);
CS \(\leftarrow\) Pop(); (* 64-bit pop, high-order 48 bits discarded *)
FI;
Fl ;
IF instruction has immediate operand
THEN (* Release parameters from stack *)
IF StackAddressSize \(=32\)
THEN
```

        ESP}\leftarrowESP+SRC
    ELSE
IF StackAddressSize = 16
THEN
SP}\leftarrow\textrm{SP}+\textrm{SRC}
ELSE (* StackAddressSize = 64 *)
RSP }\leftarrowRSP + SRC
Fl;
FI;

```
FI;
```

IA-32E-MODE-RETURN-OUTER-PRIVILEGE-LEVEL:
IF top (16 + SRC) bytes of stack are not within stack limits (OperandSize = 32)
or top (8 + SRC) bytes of stack are not within stack limits (OperandSize = 16)
THEN \#SS(0); Fl;
IF top (16 + SRC) bytes of stack are not in canonical address space (OperandSize = 32)
or top (8 + SRC) bytes of stack are not in canonical address space (OperandSize = 16)
or top (32 + SRC) bytes of stack are not in canonical address space (OperandSize = 64)
THEN \#SS(0); FI;
Read return stack segment selector;
IF stack segment selector is NULL
THEN
IF new CS descriptor L-bit = 0
THEN \#GP(selector);
IF stack segment selector RPL = 3
THEN \#GP(selector);
Fl;
IF return stack segment descriptor is not within descriptor table limits
THEN \#GP(selector); FI;
IF return stack segment descriptor is in non-canonical address space
THEN \#GP(selector); FI;
Read segment descriptor pointed to by return segment selector;
IF stack segment selector RPL }\not=\mathrm{ RPL of the return code segment selector
or stack segment is not a writable data segment
or stack segment descriptor DPL = RPL of the return code segment selector
THEN \#GP(selector); FI;
IF stack segment not present
THEN \#SS(StackSegmentSelector); FI;
IF the return instruction pointer is not within the return code segment limit
THEN \#GP(0); FI:
If the return instruction pointer is not within canonical address space
THEN \#GP(0); FI;
CPL}\leftarrow\mathrm{ ReturnCodeSegmentSelector(RPL);
IF OperandSize = 32
THEN
EIP }\leftarrowPOp()
CS \leftarrow Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
CS(RPL)}\leftarrowCPL
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize = 32
THEN
ESP \leftarrow ESP + SRC;
ELSE

```

\section*{IF StackAddressSize = 16}

THEN
\(S P \leftarrow S P+S R C ;\)
ELSE (* StackAddressSize \(=64\) *)
\(R S P \leftarrow R S P+S R C ;\)
FI ;
\(\mathrm{Fl} ;\)
FI ;
tempESP \(\leftarrow \operatorname{Pop}()\);
tempSS \(\leftarrow\) Pop(); (* 32-bit pop, high-order 16 bits discarded, segment descriptor loaded *)
ESP \(\leftarrow\) tempESP;
SS \(\leftarrow\) tempSS;
ELSE
IF OperandSize = 16
THEN
EIP \(\leftarrow \operatorname{Pop}() ;\)
EIP \(\leftarrow\) EIP AND 0000FFFFH;
CS \(\leftarrow\) Pop(); (* 16-bit pop; segment descriptor loaded *)
\(\mathrm{CS}(\mathrm{RPL}) \leftarrow \mathrm{CPL} ;\)
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
IF StackAddressSize \(=32\)
THEN
ESP \(\leftarrow\) ESP + SRC;
ELSE
IF StackAddressSize = 16
THEN
\(\mathrm{SP} \leftarrow \mathrm{SP}+\mathrm{SRC} ;\)
ELSE (* StackAddressSize = 64 *)
RSP \(\leftarrow\) RSP + SRC;
FI;
FI;
\(\mathrm{Fl} ;\)
tempESP \(\leftarrow \operatorname{Pop}()\);
tempSS \(\leftarrow\) Pop(); (* 16-bit pop; segment descriptor loaded *)
ESP \(\leftarrow\) tempESP;
SS \(\leftarrow\) tempSS;
ELSE (* OperandSize = 64 *)
RIP \(\leftarrow \mathrm{Pop}() ;\)
CS \(\leftarrow\) Pop(); (* 64-bit pop; high-order 48 bits discarded; seg. descriptor loaded *)
\(\mathrm{CS}(\mathrm{RPL}) \leftarrow \mathrm{CPL} ;\)
IF instruction has immediate operand
THEN (* Release parameters from called procedure's stack *)
RSP \(\leftarrow\) RSP + SRC;
Fl ;
tempESP \(\leftarrow\) Pop();
tempSS \(\leftarrow\) Pop(); (* 64-bit pop; high-order 48 bits discarded; seg. desc. loaded *)
ESP \(\leftarrow\) tempESP;
SS \(\leftarrow\) tempSS;
Fl ;
Fl;
FOR each of segment register (ES, FS, GS, and DS)
DO
```

    IF segment register points to data or non-conforming code segment
    and CPL > segment descriptor DPL; (* DPL in hidden part of segment register *)
    THEN SegmentSelector }\leftarrow0\mathrm{ ; (* SegmentSelector invalid *)
        FI;
    OD;
    IF instruction has immediate operand
THEN (* Release parameters from calling procedure's stack *)
IF StackAddressSize = 32
THEN
ESP}\leftarrowESP + SRC
ELSE
IF StackAddressSize = 16
THEN
SP}\leftarrowSP+SRC
ELSE (* StackAddressSize = 64 *)
RSP}\leftarrowRSP + SRC
Fl;
FI;
FI;
Flags Affected
None.
Protected Mode Exceptions
\#GP(0) If the return code or stack segment selector NULL.
If the return instruction pointer is not within the return code segment limit
\#GP(selector) If the RPL of the return code segment selector is less then the CPL.
If the return code or stack segment selector index is not within its descriptor table limits.
If the return code segment descriptor does not indicate a code segment.
If the return code segment is non-conforming and the segment selector's DPL is not equal to
the RPL of the code segment's segment selector
If the return code segment is conforming and the segment selector's DPL greater than the RPL
of the code segment's segment selector
If the stack segment is not a writable data segment.
If the stack segment selector RPL is not equal to the RPL of the return code segment selector.
If the stack segment descriptor DPL is not equal to the RPL of the return code segment
selector.
\#SS(0) If the top bytes of stack are not within stack limits.
If the return stack segment is not present.
\#NP(selector) If the return code segment is not present.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If an unaligned memory access occurs when the CPL is 3 and alignment checking is enabled.
Real-Address Mode Exceptions
\#GP If the return instruction pointer is not within the return code segment limit
\#SS If the top bytes of stack are not within stack limits.

```

\section*{Virtual-8086 Mode Exceptions}
```

\#GP(0) If the return instruction pointer is not within the return code segment limit

```
\begin{tabular}{|c|c|}
\hline \#SS(0) & If the top bytes of stack are not within stack limits. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If an unaligned memory access occurs when alignment checking is enabled. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same as 64-bit mode exceptions.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \multirow[t]{5}{*}{\#GP(0)} & If the return instruction pointer is non-canonical. \\
\hline & If the return instruction pointer is not within the return code segment limit. \\
\hline & If the stack segment selector is NULL going back to compatibility mode. \\
\hline & If the stack segment selector is NULL going back to CPL3 64-bit mode. \\
\hline & If a NULL stack segment selector RPL is not equal to CPL going back to non-CPL3 64-bit mode. If the return code segment selector is NULL \\
\hline \multirow[t]{10}{*}{\#GP(selector)} & If the proposed segment descriptor for a code segment does not indicate it is a code segment. \\
\hline & If the proposed new code segment descriptor has both the D-bit and L-bit set. \\
\hline & If the DPL for a nonconforming-code segment is not equal to the RPL of the code segment selector. \\
\hline & If CPL is greater than the RPL of the code segment selector. \\
\hline & If the DPL of a conforming-code segment is greater than the return code segment selector RPL. \\
\hline & If a segment selector index is outside its descriptor table limits. \\
\hline & If a segment descriptor memory address is non-canonical. \\
\hline & If the stack segment is not a writable data segment. \\
\hline & If the stack segment descriptor DPL is not equal to the RPL of the return code segment selector. \\
\hline & If the stack segment selector RPL is not equal to the RPL of the return code segment selector. \\
\hline \multirow[t]{2}{*}{\#SS(0)} & If an attempt to pop a value off the stack violates the SS limit. \\
\hline & If an attempt to pop a value off the stack causes a non-canonical address to be referenced. \\
\hline \#NP(selector) & If the return code or stack segment is not present. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline
\end{tabular}

\section*{RORX - Rotate Right Logical Without Affecting Flags}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & \begin{tabular}{l}
Feature \\
Flag
\end{tabular} & Description \\
\hline VEX.LZ.F2.0F3A.WO FO / r ib RORX r32, r/m32, imm8 & RMI & V/V & BMI2 & Rotate 32-bit r/m32 right imm8 times without affecting arithmetic flags. \\
\hline VEX.LZ.f2.0f3A.W1 FO/r ib RORX r64, r/m64, imm8 & RMI & V/N.E. & BMI2 & Rotate 64-bit r/m64 right imm8 times without affecting arithmetic flags. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & Imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Rotates the bits of second operand right by the count value specified in imm8 without affecting arithmetic flags. The RORX instruction does not read or write the arithmetic flags.
This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64 -bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause \#UD.

\section*{Operation}

IF (OperandSize = 32)
\(\mathrm{y} \leftarrow \mathrm{imm8}\) AND 1FH;
DEST \(\leftarrow(S R C \gg y) \mid(S R C \ll(32-y)) ;\)
ELSEIF (OperandSize = 64)
\(\mathrm{y} \leftarrow \mathrm{imm8}\) AND 3FH;
DEST \(\leftarrow(S R C \gg y) \mid(S R C \ll(64-y)) ;\)
ENDIF
Flags Affected
None

Intel C/C++ Compiler Intrinsic Equivalent
Auto-generated from high-level language.

SIMD Floating-Point Exceptions
None

Other Exceptions
See Section 2.5.1, "Exception Conditions for VEX-Encoded GPR Instructions", Table 2-29; additionally \#UD If VEX. \(W=1\).

\section*{ROUNDPD - Round Packed Double Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*I Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 OF 3A 09 /r ib ROUNDPD xmm1, xmm2/m128, imm8 & RMI & V/V & SSE4_1 & Round packed double precision floating-point values in \(x m m 2 / m 128\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.128.66.0F3A.WIG \(09 / \mathrm{rib}\) VROUNDPD xmm1, xmm2/m128, imm8 & RMI & V/V & AVX & Round packed double-precision floating-point values in \(x m m 2 / m 128\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.256.66.0F3A.WIG \(09 / \mathrm{ib}\) VROUNDPD ymm1, ymm2/m256, imm8 & RMI & V/V & AVX & Round packed double-precision floating-point values in \(y m m 2 / m 256\) and place the result in \(y m m 1\). The rounding mode is determined by imm8. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM: \(/ \mathrm{m} / \mathrm{m}(r)\) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Round the 2 double-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-20. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-15 lists the encoded values for rounding-mode field).
The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.
128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.


Figure 4-20. Bit Control Fields of Immediate Byte for ROUNDxx Instruction

Table 4-15. Rounding Modes and Encoding of Rounding Control (RC) Field
\begin{tabular}{|l|l|l|}
\hline \begin{tabular}{l} 
Rounding \\
Mode
\end{tabular} & \begin{tabular}{l} 
RC Field \\
Setting
\end{tabular} & Description \\
\hline \begin{tabular}{l} 
Round to \\
nearest (even)
\end{tabular} & 00B & \begin{tabular}{l} 
Rounded result is the closest to the infinitely precise result. If two values are equally close, the result is \\
the even value (i.e., the integer value with the least-significant bit of zero).
\end{tabular} \\
\hline \begin{tabular}{l} 
Round down \\
(toward \(-\infty\) )
\end{tabular} & 01B & Rounded result is closest to but no greater than the infinitely precise result. \\
\hline \begin{tabular}{l} 
Round up \\
(toward \(+\infty\) )
\end{tabular} & 10B & Rounded result is closest to but no less than the infinitely precise result. \\
\hline \begin{tabular}{l} 
Round toward \\
zero (Truncate)
\end{tabular} & 11B & Rounded result is closest to but no greater in absolute value than the infinitely precise result. \\
\hline
\end{tabular}

\section*{Operation}
```

IF (imm[2] = '1)
THEN // rounding mode is determined by MXCSR.RC
DEST[63:0] < ConvertDPFPTolnteger_M(SRC[63:0]);
DEST[127:64] < ConvertDPFPTolnteger_M(SRC[127:64]);
ELSE // rounding mode is determined by IMM8.RC
DEST[63:0] < ConvertDPFPTolnteger_Imm(SRC[63:0]);
DEST[127:64] \& ConvertDPFPTolnteger_Imm(SRC[127:64]);
FI

```
ROUNDPD (128-bit Legacy SSE version)
DEST[63:0] < RoundTolnteger(SRC[63:0]], ROUND_CONTROL)
DEST[127:64] \& RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[VLMAX-1:128] (Unmodified)
VROUNDPD (VEX. 128 encoded version)
DEST[63:0] \& RoundTolnteger(SRC[63:0]], ROUND_CONTROL)
DEST[127:64] \& RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VROUNDPD (VEX. 256 encoded version)
DEST[63:0] \& RoundTolnteger(SRC[63:0], ROUND_CONTROL)
DEST[127:64] \& RoundTolnteger(SRC[127:64]], ROUND_CONTROL)
DEST[191:128] < RoundTolnteger(SRC[191:128]], ROUND_CONTROL)
DEST[255:192] < RoundTolnteger(SRC[255:192] ], ROUND_CONTROL)

Intel C/C++ Compiler Intrinsic Equivalent
_m128_mm_round_pd(_m128d s1, int iRoundMode);
__m128 _mm_floor_pd(__m128d s1);
__m128 _mm_ceil_pd(__m128d s1)
__m256 _mm256_round_pd(__m256d s1, int iRoundMode);
__m256 _mm256_floor_pd(__m256d s1);
__m256 _mm256_ceil_pd(__m256d s1)

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if SRC \(=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = '0; if imm[3] = \({ }^{`} 1\), then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDPD.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv \(\neq 1111 B\).

\section*{ROUNDPS - Round Packed Single Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 3A 08 \\
/rib \\
ROUNDPS xmm1, xmm2/m128, imm8
\end{tabular} & RMI & V/V & SSE4_1 & Round packed single precision floating-point values in \(x m m 2 / m 128\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. \\
\hline VEX.128.66.0F3A.WIG 08 / ז ib VROUNDPS xmm1, xmm2/m128, imm8 & RMI & V/V & AVX & Round packed single-precision floating-point values in \(x m m 2 / m 128\) and place the result in xmm1. The rounding mode is determined by imm8. \\
\hline VEX.256.66.0F3A.WIG \(08 /\ulcorner\) ib VROUNDPS ymm1, ymm2/m256, imm8 & RMI & V/V & AVX & Round packed single-precision floating-point values in \(y m m 2 / m 256\) and place the result in ymm1. The rounding mode is determined by imm8. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Round the 4 single-precision floating-point values in the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the results in the destination operand (first operand). The rounding process rounds each input floating-point value to an integer value and returns the integer result as a single-precision floating-point value.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-20. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-15 lists the encoded values for rounding-mode field).
The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.
128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

\section*{Operation}
```

IF (imm[2] = `1)
THEN // rounding mode is determined by MXCSR.RC
DEST[31:0] < ConvertSPFPToInteger_M(SRC[31:0]);
DEST[63:32] \& ConvertSPFPTolnteger_M(SRC[63:32]);
DEST[95:64] < ConvertSPFPTolnteger_M(SRC[95:64]);
DEST[127:96] < ConvertSPFPTolnteger_M(SRC[127:96]);
ELSE // rounding mode is determined by IMM8.RC
DEST[31:0] < ConvertSPFPTolnteger_Imm(SRC[31:0]);
DEST[63:32] < ConvertSPFPTolnteger_Imm(SRC[63:32]);
DEST[95:64] < ConvertSPFPTolnteger_Imm(SRC[95:64]);
DEST[127:96] < ConvertSPFPTolnteger_Imm(SRC[127:96]);
Fl;

```
ROUNDPS(128-bit Legacy SSE version)
DEST[31:0] \& RoundToInteger(SRC[31:0], ROUND_CONTROL)
DEST[63:32] \(\leftarrow\) RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] \(\leftarrow\) RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[VLMAX-1:128] (Unmodified)
VROUNDPS (VEX. 128 encoded version)
DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL)
DEST[63:32] < RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] \(\leftarrow\) RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] \(\leftarrow\) RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[VLMAX-1:128] \(\leftarrow 0\)
VROUNDPS (VEX. 256 encoded version)
DEST[31:0] \& RoundTolnteger(SRC[31:0], ROUND_CONTROL)
DEST[63:32] \(\leftarrow\) RoundTolnteger(SRC[63:32], ROUND_CONTROL)
DEST[95:64] < RoundTolnteger(SRC[95:64]], ROUND_CONTROL)
DEST[127:96] < RoundTolnteger(SRC[127:96]], ROUND_CONTROL)
DEST[159:128] < RoundTolnteger(SRC[159:128]], ROUND_CONTROL)
DEST[191:160] < RoundTolnteger(SRC[191:160]], ROUND_CONTROL)
DEST[223:192] \& RoundTolnteger(SRC[223:192] ], ROUND_CONTROL)
DEST[255:224] < RoundTolnteger(SRC[255:224] ], ROUND_CONTROL)
Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_round_ps(__m128 s1, int iRoundMode);
__m128 _mm_floor_ps(__m128 s1);
__m128 _mm_ceil_ps(__m128 s1)
__m256 _mm256_round_ps(__m256 s1, int iRoundMode);
__m256 _mm256_floor_ps(__m256 s1);
__m256 _mm256_ceil_ps(__m256 s1)

\section*{SIMD Floating-Point Exceptions}

Invalid (signaled only if SRC \(=\) SNaN)
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDPS.

\section*{Other Exceptions}

See Exceptions Type 2; additionally
\#UD If VEX.vvvv \(\neq 1111 \mathrm{~B}\).

\section*{ROUNDSD - Round Scalar Double Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Flag & Description \\
\hline 66 OF 3 A OB / \(/ \mathrm{ib}\) ROUNDSD xmm1, xmm2/m64, imm8 & RMI & V/V & SSE4_1 & Round the low packed double precision floating-point value in \(x m m 2 / m 64\) and place the result in \(x \mathrm{~mm} 1\). The rounding mode is determined by imm8. \\
\hline VEX.NDS.LIG.66.0F3A.WIG OB /г ib VROUNDSD \(x m m 1, x m m 2, x m m 3 / m 64\), imm8 & RVMI & V/V & AVX & Round the low packed double precision floating-point value in \(x m m 3 / m 64\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. Upper packed double precision floating-point value (bits[127:64]) from \(x m m 2\) is copied to \(x m m 1[127: 64]\). \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Round the DP FP value in the lower qword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a double-precision floating-point input to an integer value and returns the integer result as a double precision floating-point value in the lowest position. The upper double precision floating-point value in the destination is retained.
The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-20. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-15 lists the encoded values for rounding-mode field).
The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX\(1: 64)\) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}
```

IF (imm[2] = '1)
THEN // rounding mode is determined by MXCSR.RC
DEST[63:0] < ConvertDPFPTolnteger_M(SRC[63:0]);
ELSE // rounding mode is determined by IMM8.RC
DEST[63:0] < ConvertDPFPTolnteger_Imm(SRC[63:0]);
Fl;
DEST[127:63] remains unchanged ;
ROUNDSD (128-bit Legacy SSE version)
DEST[63:0] \leftarrow RoundTolnteger(SRC[63:0], ROUND_CONTROL)
DEST[VLMAX-1:64] (Unmodified)

```

VROUNDSD (VEX. 128 encoded version)
DEST[63:0] < RoundTolnteger(SRC2[63:0], ROUND_CONTROL)
DEST[127:64] \& SRC1[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
ROUNDSD: __m128d mm_round_sd(_m128d dst, __m128d s1, int iRoundMode);
__m128d mm_floor_sd(__m128d dst,__m128d s1);
__m128d mm_ceil_sd(__m128d dst,__m128d s1);
SIMD Floating-Point Exceptions
Invalid (signaled only if SRC \(=\mathrm{SNaN}\) )
Precision (signaled only if imm[3] = \({ }^{\prime} 0\); if imm[3] = \({ }^{\prime} 1\), then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDSD.
Other Exceptions
See Exceptions Type 3.

\section*{ROUNDSS - Round Scalar Single Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline 66 OF 3A OA /rib ROUNDSS xmm1, xmm2/m32, imm8 & RMI & V/V & SSE4_1 & Round the low packed single precision floating-point value in \(x m m 2 / m 32\) and place the result in xmm1. The rounding mode is determined by imm8. \\
\hline VEX.NDS.LIG.66.0F3A.WIG OA /г ib VROUNDSS xmm1, xmm2, xmm3/m32, imm8 & RVMI & V/V & AVX & Round the low packed single precision floating-point value in \(x m m 3 / m 32\) and place the result in \(x m m 1\). The rounding mode is determined by imm8. Also, upper packed single precision floating-point values (bits[127:32]) from \(x m m 2\) are copied to xmm1[127:32]. \\
\hline
\end{tabular}

\section*{Instruction Operand Encoding}
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg (w) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Round the single-precision floating-point value in the lowest dword of the source operand (second operand) using the rounding mode specified in the immediate operand (third operand) and place the result in the destination operand (first operand). The rounding process rounds a single-precision floating-point input to an integer value and returns the result as a single-precision floating-point value in the lowest position. The upper three single-precision floating-point values in the destination are retained.

The immediate operand specifies control fields for the rounding operation, three bit fields are defined and shown in Figure 4-20. Bit 3 of the immediate byte controls processor behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky rounding-mode value (Table 4-15 lists the encoded values for rounding-mode field).

The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an SNaN then it will be converted to a QNaN. If DAZ is set to ' 1 then denormals will be converted to zero before rounding.
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX\(1: 32\) ) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}
```

IF (imm[2] = '1)
THEN // rounding mode is determined by MXCSR.RC
DEST[31:0] < ConvertSPFPTolnteger_M(SRC[31:0]);
ELSE // rounding mode is determined by IMM8.RC
DEST[31:0] < ConvertSPFPTolnteger_Imm(SRC[31:0]);
Fl;
DEST[127:32] remains unchanged ;
ROUNDSS (128-bit Legacy SSE version)
DEST[31:0] < RoundTolnteger(SRC[31:0], ROUND_CONTROL)
DEST[VLMAX-1:32] (Unmodified)

```

VROUNDSS (VEX. 128 encoded version)
DEST[31:0] \(\leftarrow\) RoundTolnteger(SRC2[31:0], ROUND_CONTROL)
DEST[127:32] \(\leftarrow\) SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
ROUNDSS: __m128 mm_round_ss(__m128 dst, __m128 s1, int iRoundMode);
__m128 mm_floor_ss(__m128 dst, __m128 s1);
__m128 mm_ceil_ss(__m128 dst, __m128 s1);

SIMD Floating-Point Exceptions
Invalid (signaled only if SRC \(=\) SNaN)
Precision (signaled only if imm[3] = '0; if imm[3] = '1, then the Precision Mask in the MXSCSR is ignored and precision exception is not signaled.)
Note that Denormal is not signaled by ROUNDSS.

Other Exceptions
See Exceptions Type 3.

RSM—Resume from System Management Mode
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & Op/ & 64-Bit & Compat/ & Description \\
OF AA & En & Mode & \begin{tabular}{l} 
Leg Mode
\end{tabular} \\
& RSM & NP & Invalid & Valid & Resume operation of interrupted program. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Returns program control from system management mode (SMM) to the application program or operating-system procedure that was interrupted when the processor received an SMM interrupt. The processor's state is restored from the dump created upon entering SMM. If the processor detects invalid state information during state restoration, it enters the shutdown state. The following invalid information can cause a shutdown:
- Any reserved bit of CR4 is set to 1 .
- Any illegal combination of bits in CRO, such as ( \(\mathrm{PG}=1\) and \(\mathrm{PE}=0\) ) or ( \(\mathrm{NW}=1\) and \(\mathrm{CD}=0\) ).
- (Intel Pentium and Intel486 \({ }^{\text {TM }}\) processors only.) The value stored in the state dump base field is not a 32-KByte aligned address.
The contents of the model-specific registers are not affected by a return from SMM.
The SMM state map used by RSM supports resuming processor context for non-64-bit modes and 64-bit mode.
See Chapter 34, "System Management Mode," in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3C, for more information about SMM and the behavior of the RSM instruction.

\section*{Operation}

ReturnFromSMM;
IF (IA-32e mode supported) or (CPUID DisplayFamily_DisplayModel = 06H_OCH )
THEN
ProcessorState \(\leftarrow\) Restore(SMMDump(IA-32e SMM STATE MAP));
Else
ProcessorState \(\leftarrow\) Restore(SMMDump(Non-32-Bit-Mode SMM STATE MAP));
FI

Flags Affected
All.

\section*{Protected Mode Exceptions}
\#UD If an attempt is made to execute this instruction when the processor is not in SMM. If the LOCK prefix is used.

\section*{Real-Address Mode Exceptions}

Same exceptions as in protected mode.

\section*{Virtual-8086 Mode Exceptions}

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}

Same exceptions as in protected mode.

\section*{RSQRTPS—Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \mathrm{Op} / \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & \begin{tabular}{l}
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
\hline \begin{tabular}{l}
OF 52 /r \\
RSQRTPS xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE & Computes the approximate reciprocals of the square roots of the packed single-precision floating-point values in \(x m m 2 / m 128\) and stores the results in \(x m m 1\). \\
\hline VEX.128.0F.WIG 52 /г VRSQRTPS xmm1, xmm2/m128 & RM & V/V & AVX & Computes the approximate reciprocals of the square roots of packed single-precision values in \(x m m 2 / m e m\) and stores the results in \(x m m 1\). \\
\hline VEX.256.0F.WIG 52 /r VRSQRTPS ymm1, ymm2/m256 & RM & V/V & AVX & Computes the approximate reciprocals of the square roots of packed single-precision values in ymm2/mem and stores the results in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD computation of the approximate reciprocals of the square roots of the four packed single-precision floating-point values in the source operand (second operand) and stores the packed single-precision floatingpoint results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel \(\circledR^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

The relative error for this approximation is:
\[
\mid \text { Relative Error } \mid \leq 1.5 * 2^{-12}
\]

The RSQRTPS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than -0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

Note: In VEX-encoded versions, VEX.vVvv is reserved and must be 1111b, otherwise instructions will \#UD.
```

Operation
RSQRTPS (128-bit Legacy SSE version)
DEST[31:0] < APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] \leftarrow APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] \leftarrow APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] < APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[VLMAX-1:128] (Unmodified)
VRSQRTPS (VEX.128 encoded version)
DEST[31:0] < APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] \leftarrow APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] \leftarrow APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] \leftarrow APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[VLMAX-1:128] <0
VRSQRTPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < APPROXIMATE(1/SQRT(SRC[31:0]))
DEST[63:32] \leftarrow APPROXIMATE(1/SQRT(SRC1[63:32]))
DEST[95:64] \leftarrow APPROXIMATE(1/SQRT(SRC1[95:64]))
DEST[127:96] \leftarrow APPROXIMATE(1/SQRT(SRC2[127:96]))
DEST[159:128] \leftarrow APPROXIMATE(1/SQRT(SRC2[159:128]))
DEST[191:160] \leftarrow APPROXIMATE(1/SQRT(SRC2[191:160]))
DEST[223:192] \& APPROXIMATE(1/SQRT(SRC2[223:192]))
DEST[255:224] < APPROXIMATE(1/SQRT(SRC2[255:224]))
Intel C/C++ Compiler Intrinsic Equivalent
RSQRTPS: __m128 _mm_rsqrt_ps(__m128 a)
RSQRTPS: __m256 _mm256_rsqrt_ps (__m256 a);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv $\neq 1111 B$.

```

\section*{RSQRTSS—Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support &  & Description \\
\hline F3 0 F 52 /r RSQRTSS xmm1, xmm2/m32 & RM & V/V & SSE & Computes the approximate reciprocal of the square root of the low single-precision floating-point value in \(x m m 2 / m 32\) and stores the results in \(x m m 1\). \\
\hline VEX.NDS.LIG.F3.OF.WIG 52 /г VRSQRTSS xmm1, xmm2, xmm3/m32 & RVM & V/V & AVX & Computes the approximate reciprocal of the square root of the low single precision floating-point value in \(x m m 3 / m 32\) and stores the results in xmm1. Also, upper single precision floating-point values (bits[127:32]) from \(x m m 2\) are copied to \(x m m 1[127: 32]\). \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvVv (r) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Computes an approximate reciprocal of the square root of the low single-precision floating-point value in the source operand (second operand) stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.
The relative error for this approximation is:
|Relative Error \(\mid \leq 1.5 * 2^{-12}\)
The RSQRTSS instruction is not affected by the rounding control bits in the MXCSR register. When a source value is a 0.0 , an \(\infty\) of the sign of the source value is returned. A denormal source value is treated as a 0.0 (of the same sign). When a source value is a negative value (other than-0.0), a floating-point indefinite is returned. When a source value is an SNaN or QNaN , the SNaN is converted to a QNaN or the source QNaN is returned.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX\(1: 32\) ) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

\section*{Operation}
```

RSQRTSS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[VLMAX-1:32] (Unmodified)

```

VRSQRTSS (VEX. 128 encoded version)
DEST[31:0] < APPROXIMATE(1/SQRT(SRC2[31:0]))
DEST[127:32] < SRC1[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
RSQRTSS: _m128_mm_rsqrt_ss(_m128 a)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 5.

SAHF-Store AH into Flags
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
9E & SAHF & NP & Invalid* & Valid & Loads SF, ZF, AF, PF, and CF from AH into \\
& & & & & EFLAGS register.
\end{tabular}

NOTES:
* Valid in specific steppings. See Description section.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Loads the SF, ZF, AF, PF, and CF flags of the EFLAGS register with values from the corresponding bits in the \(A H\) register (bits \(7,6,4,2\), and 0 , respectively). Bits 1, 3, and 5 of register AH are ignored; the corresponding reserved bits (1, 3, and 5) in the EFLAGS register remain as shown in the "Operation" section below.
This instruction executes as described above in compatibility mode and legacy mode. It is valid in 64-bit mode only if CPUID. \(80000001 \mathrm{H}:\) ECX.LAHF-SAHF[bit 0] \(=1\).

Operation
IF IA-64 Mode
THEN
IF CPUID.80000001H.ECX[0] = 1;
THEN
RFLAGS(SF:ZF:0:AF:O:PF:1:CF) \(\leftarrow A H ;\)
ELSE
\#UD;
FI
ELSE
EFLAGS(SF:ZF:O:AF:O:PF:1:CF) \(\leftarrow A H ;\)
FI;

Flags Affected
The SF, ZF, AF, PF, and CF flags are loaded with values from the AH register. Bits 1,3 , and 5 of the EFLAGS register are unaffected, with the values remaining 1,0 , and 0 , respectively.

Protected Mode Exceptions
None.

Real-Address Mode Exceptions
None.

Virtual-8086 Mode Exceptions
None.

Compatibility Mode Exceptions
None.

64-Bit Mode Exceptions
\#UD If CPUID.80000001H.ECX[0] = 0 . If the LOCK prefix is used.

\section*{SAL/SAR/SHL/SHR—Shift}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode*** & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline DO /4 & SAL r/m8, 1 & M1 & Valid & Valid & Multiply r/m8 by 2, once. \\
\hline REX + DO /4 & SAL r/m8**, 1 & M1 & Valid & N.E. & Multiply r/m8 by 2, once. \\
\hline D2 /4 & SAL r/m8, CL & MC & Valid & Valid & Multiply r/m8 by 2, CL times. \\
\hline REX + D2 /4 & SAL r/m8**, CL & MC & Valid & N.E. & Multiply r/m8 by 2, CL times. \\
\hline CO /4 ib & SAL r/m8, imm8 & MI & Valid & Valid & Multiply r/m8 by \(2, i m m 8\) times. \\
\hline REX + CO /4 ib & SAL r/m8**, imm8 & MI & Valid & N.E. & Multiply r/m8 by \(2, i m m 8\) times. \\
\hline D1/4 & SAL r/m16, 1 & M1 & Valid & Valid & Multiply r/m16 by 2, once. \\
\hline D3 /4 & SAL r/m16, CL & MC & Valid & Valid & Multiply r/m16 by 2, CL times. \\
\hline C1 /4 ib & SAL r/m16, imm8 & MI & Valid & Valid & Multiply r/m16 by 2, imm8 times. \\
\hline D1 /4 & SAL r/m32, 1 & M1 & Valid & Valid & Multiply r/m32 by 2, once. \\
\hline REX.W + D1 /4 & SAL r/m64, 1 & M1 & Valid & N.E. & Multiply r/m64 by 2, once. \\
\hline D3 /4 & SAL r/m32, CL & MC & Valid & Valid & Multiply r/m32 by 2, CL times. \\
\hline REX.W + D3 /4 & SAL r/m64, CL & MC & Valid & N.E. & Multiply r/m64 by 2, CL times. \\
\hline C1 /4 ib & SAL r/m32, imm8 & MI & Valid & Valid & Multiply r/m32 by \(2, i m m 8\) times. \\
\hline REX.W + C1 /4 ib & SAL r/m64, imm8 & MI & Valid & N.E. & Multiply r/m64 by \(2, i m m 8\) times. \\
\hline DO \(/ 7\) & SAR r/m8, 1 & M1 & Valid & Valid & Signed divide* r/m8 by 2 , once. \\
\hline REX + DO /7 & SAR r/m8**, 1 & M1 & Valid & N.E. & Signed divide* \(\mathrm{r} / \mathrm{m} 8\) by 2 , once. \\
\hline D2 17 & SAR r/m8, CL & MC & Valid & Valid & Signed divide* \(/\) /m8 by 2, CL times. \\
\hline REX + D2 /7 & SAR r/m8**, CL & MC & Valid & N.E. & Signed divide* \(/\) /m8 by 2, CL times. \\
\hline CO \(/ 7 \mathrm{ib}\) & SAR r/m8, imm8 & MI & Valid & Valid & Signed divide* \(\mathrm{r} / \mathrm{m} 8\) by 2, imm8 time. \\
\hline REX + CO /7 ib & SAR r/m8**, imm8 & MI & Valid & N.E. & Signed divide* \(\mathrm{r} / \mathrm{m8}\) by 2, imm8 times. \\
\hline D1 17 & SAR r/m16,1 & M1 & Valid & Valid & Signed divide* r/m16 by 2, once. \\
\hline D3 17 & SAR r/m16, CL & MC & Valid & Valid & Signed divide* r/m16 by 2, CL times. \\
\hline C1 /7 ib & SAR r/m16, imm8 & MI & Valid & Valid & Signed divide* r/m16 by 2, imm8 times. \\
\hline D1 17 & SAR r/m32, 1 & M1 & Valid & Valid & Signed divide* \(/\) /m32 by 2, once. \\
\hline REX.W + D1 /7 & SAR r/m64, 1 & M1 & Valid & N.E. & Signed divide* r/m64 by 2, once. \\
\hline D3 17 & SAR r/m32, CL & MC & Valid & Valid & Signed divide* r/m32 by 2, CL times. \\
\hline REX.W + D3 /7 & SAR r/m64, CL & MC & Valid & N.E. & Signed divide* r/m64 by 2, CL times. \\
\hline C1 /7 ib & SAR r/m32, imm8 & MI & Valid & Valid & Signed divide* r/m32 by 2, imm8 times. \\
\hline REX.W + C1 /7 ib & SAR r/m64, imm8 & MI & Valid & N.E. & Signed divide* r/m64 by 2, imm8 times \\
\hline D \(/ 4\) & SHL r/m8, 1 & M1 & Valid & Valid & Multiply r/m8 by 2, once. \\
\hline REX + DO /4 & SHL r/m8**, 1 & M1 & Valid & N.E. & Multiply r/m8 by 2, once. \\
\hline D2 /4 & SHL r/m8, CL & MC & Valid & Valid & Multiply r/m8 by 2, CL times. \\
\hline REX + D2 /4 & SHL r/m8**, CL & MC & Valid & N.E. & Multiply r/m8 by 2, CL times. \\
\hline CO /4 ib & SHL r/m8, imm8 & MI & Valid & Valid & Multiply r/m8 by 2, imm8 times. \\
\hline REX + CO /4 ib & SHL r/m8**, imm8 & MI & Valid & N.E. & Multiply r/m8 by 2, imm8 times. \\
\hline D1 /4 & SHL r/m16,1 & M1 & Valid & Valid & Multiply r/m16 by 2 , once. \\
\hline D3 /4 & SHL r/m16, CL & MC & Valid & Valid & Multiply r/m16 by 2, CL times. \\
\hline C1/4 ib & SHL r/m16, imm8 & MI & Valid & Valid & Multiply r/m16 by 2, imm8 times. \\
\hline D1 /4 & SHL r/m32,1 & M1 & Valid & Valid & Multiply r/m32 by 2, once. \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline REX.W + D1 /4 & SHL r/m64,1 & M1 & Valid & N.E. & Multiply r/m64 by 2, once. \\
\hline D3 /4 & SHL r/m32, CL & MC & Valid & Valid & Multiply r/m32 by 2, CL times. \\
\hline REX.W + D3 /4 & SHL r/m64, CL & MC & Valid & N.E. & Multiply r/m64 by 2, CL times. \\
\hline C1 /4 ib & SHL r/m32, imm8 & MI & Valid & Valid & Multiply r/m32 by 2, imm8 times. \\
\hline REX.W + C1 /4 ib & SHL r/m64, imm8 & MI & Valid & N.E. & Multiply r/m64 by 2, imm8 times. \\
\hline D0 /5 & SHR r/m8,1 & M1 & Valid & Valid & Unsigned divide r/m8 by 2, once. \\
\hline REX + DO /5 & SHR r/m8**, 1 & M1 & Valid & N.E. & Unsigned divide r/m8 by 2, once. \\
\hline D2 \(/ 5\) & SHR r/m8, CL & MC & Valid & Valid & Unsigned divide r/m8 by 2, CL times. \\
\hline REX + D2 /5 & SHR r/m8**, CL & MC & Valid & N.E. & Unsigned divide r/m8 by 2, CL times. \\
\hline CO /5 ib & SHR r/m8, imm8 & MI & Valid & Valid & Unsigned divide \(\mathrm{r} / \mathrm{m} 8\) by \(2, \mathrm{imm8}\) times. \\
\hline REX + CO /5 ib & SHR r/m8**, imm8 & MI & Valid & N.E. & Unsigned divide \(\mathrm{r} / \mathrm{m} 8\) by \(2, \mathrm{imm8}\) times. \\
\hline D1/5 & SHR r/m16, 1 & M1 & Valid & Valid & Unsigned divide r/m16 by 2, once. \\
\hline D3 /5 & SHR r/m16, CL & MC & Valid & Valid & Unsigned divide r/m16 by 2, CL times \\
\hline C1 /5 ib & SHR r/m16, imm8 & MI & Valid & Valid & Unsigned divide r/m16 by 2, imm8 times. \\
\hline D1/5 & SHR r/m32, 1 & M1 & Valid & Valid & Unsigned divide r/m32 by 2, once. \\
\hline REX.W + D1 /5 & SHR r/m64, 1 & M1 & Valid & N.E. & Unsigned divide r/m64 by 2, once. \\
\hline D3 /5 & SHR r/m32, CL & MC & Valid & Valid & Unsigned divide r/m32 by 2, CL times. \\
\hline REX.W + D3 \(/ 5\) & SHR r/m64, CL & MC & Valid & N.E. & Unsigned divide r/m64 by 2, CL times. \\
\hline C1 /5 ib & SHR r/m32, imm8 & MI & Valid & Valid & Unsigned divide r/m32 by 2, imm8 times. \\
\hline REX.W + C1 /5 ib & SHR r/m64, imm8 & MI & Valid & N.E. & Unsigned divide r/m64 by 2, imm8 times. \\
\hline
\end{tabular}

NOTES:
* Not the same form of division as IDIV; rounding is toward negative infinity.
** In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).
***See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M1 & ModRM:r/m \((r, w)\) & 1 & \(N A\) & NA \\
MC & ModRM:r/m \((r, w)\) & CL & NA & NA \\
MI & ModRM:r/m \((r, w)\) & \(\mathrm{imm8}\) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits in the first operand (destination operand) to the left or right by the number of bits specified in the second operand (count operand). Bits shifted beyond the destination operand boundary are first shifted into the CF flag, then discarded. At the end of the shift operation, the CF flag contains the last bit shifted out of the destination operand.
The destination operand can be a register or a memory location. The count operand can be an immediate value or the CL register. The count is masked to 5 bits (or 6 bits if in 64 -bit mode and REX.W is used). The count range is limited to 0 to 31 (or 63 if 64-bit mode and REX.W is used). A special opcode encoding is provided for a count of 1.
The shift arithmetic left (SAL) and shift logical left (SHL) instructions perform the same operation; they shift the bits in the destination operand to the left (toward more significant bit locations). For each shift count, the most significant bit of the destination operand is shifted into the CF flag, and the least significant bit is cleared (see Figure 7-7 in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer’s Manual, Volume 1).

The shift arithmetic right (SAR) and shift logical right (SHR) instructions shift the bits of the destination operand to the right (toward less significant bit locations). For each shift count, the least significant bit of the destination operand is shifted into the CF flag, and the most significant bit is either set or cleared depending on the instruction type. The SHR instruction clears the most significant bit (see Figure 7-8 in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1); the SAR instruction sets or clears the most significant bit to correspond to the sign (most significant bit) of the original value in the destination operand. In effect, the SAR instruction fills the empty bit position's shifted value with the sign of the unshifted value (see Figure 7-9 in the Intel \(\circledR 64\) and IA-32 Architectures Software Developer's Manual, Volume 1).

The SAR and SHR instructions can be used to perform signed or unsigned division, respectively, of the destination operand by powers of 2 . For example, using the SAR instruction to shift a signed integer 1 bit to the right divides the value by 2 .

Using the SAR instruction to perform a division operation does not produce the same result as the IDIV instruction. The quotient from the IDIV instruction is rounded toward zero, whereas the "quotient" of the SAR instruction is rounded toward negative infinity. This difference is apparent only for negative numbers. For example, when the IDIV instruction is used to divide -9 by 4 , the result is -2 with a remainder of -1 . If the SAR instruction is used to shift -9 right by two bits, the result is -3 and the "remainder" is +3 ; however, the SAR instruction stores only the most significant bit of the remainder (in the CF flag).
The OF flag is affected only on 1-bit shifts. For left shifts, the OF flag is set to 0 if the most-significant bit of the result is the same as the CF flag (that is, the top two bits of the original operand were the same); otherwise, it is set to 1 . For the SAR instruction, the OF flag is cleared for all 1-bit shifts. For the SHR instruction, the OF flag is set to the most-significant bit of the original operand.

In 64-bit mode, the instruction's default operation size is 32 bits and the mask width for CL is 5 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64-bits and sets the mask width for CL to 6 bits. See the summary chart at the beginning of this section for encoding data and limits.

\section*{IA-32 Architecture Compatibility}

The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31 . This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.

\section*{Operation}
```

IF 64-Bit Mode and using REX.W
THEN
countMASK $\leftarrow 3$ FH;
ELSE
countMASK $\leftarrow 1 \mathrm{FH}$;
FI
tempCOUNT $\leftarrow$ (COUNT AND countMASK);
tempDEST $\leftarrow$ DEST;
WHILE (tempCOUNT $=0$ )
DO
IF instruction is SAL or SHL
THEN
$\mathrm{CF} \leftarrow \mathrm{MSB}(\mathrm{DEST}) ;$
ELSE (* Instruction is SAR or SHR *)
$\mathrm{CF} \leftarrow \operatorname{LSB}(D E S T) ;$
FI;
If instruction is SAL or SHL
THEN
DEST $\leftarrow$ DEST $* 2 ;$
ELSE
IF instruction is SAR

```
```

                THEN
                        DEST \leftarrow DEST / 2; (* Signed divide, rounding toward negative infinity *)
                ELSE (* Instruction is SHR *)
                    DEST \leftarrow DEST / 2 ; (* Unsigned divide *)
                FI;
    FI;
    tempCOUNT }\leftarrow\mathrm{ tempCOUNT - 1;
    OD;
(* Determine overflow for the various instructions *)
IF (COUNT and countMASK) = 1
THEN
IF instruction is SAL or SHL
THEN
OF}\leftarrowMSB(DEST) XOR CF
ELSE
IF instruction is SAR
THEN
OF}\leftarrow0
ELSE (* Instruction is SHR *)
OF}\leftarrowMSB(tempDEST)
Fl;
FI;
ELSE IF (COUNT AND countMASK) = 0
THEN
All flags unchanged;
ELSE (* COUNT not 1 or 0 *)
OF}\leftarrow\mathrm{ undefined;
FI;
Fl;

```

\section*{Flags Affected}

The CF flag contains the value of the last bit shifted out of the destination operand; it is undefined for SHL and SHR instructions where the count is greater than or equal to the size (in bits) of the destination operand. The OF flag is affected only for 1-bit shifts (see "Description" above); otherwise, it is undefined. The SF, ZF, and PF flags are set according to the result. If the count is 0 , the flags are not affected. For a non-zero count, the AF flag is undefined.

Protected Mode Exceptions
\begin{tabular}{|c|c|}
\hline \#GP(0) & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline Real-Address Mo & Exceptions \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

\section*{SARX/SHLX/SHRX - Shift Without Affecting Flags}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { 64/32 } \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] &  & Description \\
\hline VEX.NDS \({ }^{1}\).LZ.f3.0F38.W0 F7 /r SARX r32a, r/m32, r32b & RMV & V/V & BMI2 & Shift r/m32 arithmetically right with count specified in r32b. \\
\hline VEX.NDS \({ }^{1}\).LZ.66.0f38.W0 F7/r SHLX r32a, r/m32, r32b & RMV & V/V & BMI2 & Shift r/m32 logically left with count specified in r32b. \\
\hline VEX.NDS \({ }^{1}\).LZ.F2.OF38.W0 F7/r SHRX г32a, r/m32, r32b & RMV & V/V & BMI2 & Shift r/m32 logically right with count specified in r32b. \\
\hline VEX.NDS¹.LZ.f3.0F38.W1 F7/r SARX r64a, r/m64, r64b & RMV & V/N.E. & BMI2 & Shift r/m64 arithmetically right with count specified in r64b. \\
\hline VEX.NDS¹.LZ.66.0F38.W1 F7/r SHLX r64a, r/m64, r64b & RMV & V/N.E. & BMI2 & Shift r/m64 logically left with count specified in r64b. \\
\hline VEX.NDS \({ }^{1}\).LZ.f2.0F38.W1 F7/r SHRX r64a, r/m64, r64b & RMV & V/N.E. & BMI2 & Shift r/m64 logically right with count specified in r64b. \\
\hline
\end{tabular}

NOTES:
1. ModRM:r/m is used to encode the first source operand (second operand) and VEX.vVVv encodes the second source operand (third operand).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMV & ModRM:reg (w) & ModRM:r/m (r) & VEX.vvvv (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Shifts the bits of the first source operand (the second operand) to the left or right by a COUNT value specified in the second source operand (the third operand). The result is written to the destination operand (the first operand).
The shift arithmetic right (SARX) and shift logical right (SHRX) instructions shift the bits of the destination operand to the right (toward less significant bit locations), SARX keeps and propagates the most significant bit (sign bit) while shifting.
The logical shift left (SHLX) shifts the bits of the destination operand to the left (toward more significant bit locations).
This instruction is not supported in real mode and virtual-8086 mode. The operand size is always 32 bits if not in 64 -bit mode. In 64-bit mode operand size 64 requires VEX.W1. VEX.W1 is ignored in non-64-bit modes. An attempt to execute this instruction with VEX.L not equal to 0 will cause \#UD.
If the value specified in the first source operand exceeds OperandSize -1 , the COUNT value is masked.
SARX,SHRX, and SHLX instructions do not update flags.

\section*{Operation}

TEMP \(\leftarrow\) SRC1;
IF VEX.W1 and CS.L = 1
THEN
countMASK \(\leftarrow 3\) FH;
```

ELSE
countMASK \leftarrow1FH;
FI
COUNT }\leftarrow(SRC2 AND countMASK
DEST[OperandSize -1] = TEMP[OperandSize -1];
DO WHILE (COUNT = 0)
IF instruction is SHLX
THEN
DEST[] \leftarrow DEST *2;
ELSE IF instruction is SHRX
THEN
DEST[] \leftarrow DEST /2; //unsigned divide
ELSE //SARX
DEST[] \leftarrow DEST /2; // signed divide, round toward negative infinity
FI;
COUNT }\leftarrow\mathrm{ COUNT - 1;
OD

```

Flags Affected
None.

Intel C/C++ Compiler Intrinsic Equivalent
Auto-generated from high-level language.

SIMD Floating-Point Exceptions
None

Other Exceptions
See Section 2.5.1, "Exception Conditions for VEX-Encoded GPR Instructions", Table 2-29; additionally \#UD If VEX.W = 1.

\section*{SBB-Integer Subtraction with Borrow}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline 1C ib & SBB AL, imm8 & I & Valid & Valid & Subtract with borrow imm8 from AL. \\
\hline 1D iw & SBB AX, imm16 & 1 & Valid & Valid & Subtract with borrow imm 16 from AX. \\
\hline 1D id & SBB EAX, imm32 & 1 & Valid & Valid & Subtract with borrow imm32 from EAX. \\
\hline REX.W + 1D id & SBB RAX, imm32 & I & Valid & N.E. & Subtract with borrow sign-extended imm. 32 to 64-bits from RAX. \\
\hline \(80 / 3\) ib & SBB r/m8, imm8 & MI & Valid & Valid & Subtract with borrow imm8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline REX + \(80 / 3 \mathrm{ib}\) & SBB r/m8*, imm8 & MI & Valid & N.E. & Subtract with borrow imm8 from r/m8. \\
\hline 81 /3 iw & SBB r/m16, imm16 & MI & Valid & Valid & Subtract with borrow imm16 from r/m16. \\
\hline \(81 / 3\) id & SBB r/m32, imm32 & MI & Valid & Valid & Subtract with borrow imm32 from r/m32. \\
\hline REX.W + \(81 / 3 \mathrm{id}\) & SBB r/m64, imm32 & MI & Valid & N.E. & Subtract with borrow sign-extended imm32 to 64-bits from r/m64. \\
\hline \(83 / 3\) ib & SBB r/m16, imm8 & MI & Valid & Valid & Subtract with borrow sign-extended imm8 from r/m16. \\
\hline \(83 / 3\) ib & SBB r/m32, imm8 & MI & Valid & Valid & Subtract with borrow sign-extended imm8 from r/m32. \\
\hline REX.W + \(83 / 3 \mathrm{ib}\) & SBB r/m64, imm8 & MI & Valid & N.E. & Subtract with borrow sign-extended imm8 from r/m64. \\
\hline 18 /r & SBB r/m8, r8 & MR & Valid & Valid & Subtract with borrow r 8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline REX + \(18 / r\) & SBB r/m8*, r8 & MR & Valid & N.E. & Subtract with borrow r 8 from \(\mathrm{r} / \mathrm{m8}\). \\
\hline 19/r & SBB r/m16, r16 & MR & Valid & Valid & Subtract with borrow r16 from r/m16. \\
\hline 19/r & SBB r/m32, r32 & MR & Valid & Valid & Subtract with borrow r32 from r/m32. \\
\hline REX.W + \(19 / r\) & SBB r/m64, r64 & MR & Valid & N.E. & Subtract with borrow r64 from r/m64. \\
\hline 1A /r & SBB r8, r/m8 & RM & Valid & Valid & Subtract with borrow \(\mathrm{r} / \mathrm{m} 8\) from r 8 . \\
\hline REX + 1A/r & SBB r8*, r/m8* & RM & Valid & N.E. & Subtract with borrow \(\mathrm{r} / \mathrm{m8}\) from r 8 . \\
\hline 1B/r & SBB r16, r/m16 & RM & Valid & Valid & Subtract with borrow r/m16 from r16. \\
\hline 1B/r & SBB r32, r/m32 & RM & Valid & Valid & Subtract with borrow r/m32 from r32. \\
\hline REX.W + 1B/r & SBB r64, r/m64 & RM & Valid & N.E. & Subtract with borrow r/m64 from r64. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
I & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
MI & ModRM:r/m (w) & imm8/16/32 & NA & NA \\
MR & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Adds the source operand (second operand) and the carry (CF) flag, and subtracts the result from the destination operand (first operand). The result of the subtraction is stored in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, a register, or a memory location. (However, two memory operands cannot be used in one instruction.) The state of the CF flag represents a borrow from a previous subtraction.
When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SBB instruction does not distinguish between signed or unsigned operands. Instead, the processor evaluates the result for both data types and sets the OF and CF flags to indicate a borrow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.
The SBB instruction is usually executed as part of a multibyte or multiword subtraction in which a SUB instruction is followed by a SBB instruction.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

Operation
DEST \(\leftarrow(\) DEST \(-(S R C+C F)) ;\)

Intel C/C++ Compiler Intrinsic Equivalent
SBB: extern unsigned char _subborrow_u8(unsigned char c_in, unsigned char src1, unsigned char src2, unsigned char *diff_out);
SBB: extern unsigned char _subborrow_u16(unsigned char c_in, unsigned short src1, unsigned short src2, unsigned short
*diff_out);
SBB: extern unsigned char _subborrow_u32(unsigned char c_in, unsigned int src1, unsigned char int, unsigned int *diff_out);
SBB: extern unsigned char _subborrow_u64(unsigned char c_in, unsigned __int64 src1, unsigned __int64 src2, unsigned
__int64 *diff_out);

\section*{Flags Affected}

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

\section*{Protected Mode Exceptions}
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

\section*{Virtual-8086 Mode Exceptions}
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
```

\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

```

\section*{Compatibility Mode Exceptions}
```

Same exceptions as in protected mode.

```

\section*{64-Bit Mode Exceptions}
```

\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

```

\section*{SCAS/SCASB/SCASW/SCASD-Scan String}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit
Mode & Compat/ Leg Mode & Description \\
\hline AE & SCAS m8 & NP & Valid & Valid & Compare AL with byte at ES:(E)DI or RDI, then set status flags.* \\
\hline AF & SCAS m16 & NP & Valid & Valid & Compare AX with word at ES:(E)DI or RDI, then set status flags.* \\
\hline AF & SCAS m32 & NP & Valid & Valid & Compare EAX with doubleword at ES(E)DI or RDI then set status flags.* \\
\hline REX.W + AF & SCAS m64 & NP & Valid & N.E. & Compare RAX with quadword at RDI or EDI then set status flags. \\
\hline AE & SCASB & NP & Valid & Valid & Compare AL with byte at ES:(E)DI or RDI then set status flags.* \\
\hline AF & SCASW & NP & Valid & Valid & Compare AX with word at ES:(E)DI or RDI then set status flags.* \\
\hline AF & SCASD & NP & Valid & Valid & Compare EAX with doubleword at ES:(E)DI or RDI then set status flags.* \\
\hline REX.W + AF & SCASQ & NP & Valid & N.E. & Compare RAX with quadword at RDI or EDI then set status flags. \\
\hline
\end{tabular}

\section*{NOTES:}
* In 64-bit mode, only 64-bit (RDI) and 32-bit (EDI) address sizes are supported. In non-64-bit mode, only 32-bit (EDI) and 16-bit (DI) address sizes are supported.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

In non-64-bit modes and in default 64-bit mode: this instruction compares a byte, word, doubleword or quadword specified using a memory operand with the value in AL, AX, or EAX. It then sets status flags in EFLAGS recording the results. The memory operand address is read from ES:(E)DI register (depending on the address-size attribute of the instruction and the current operational mode). Note that ES cannot be overridden with a segment override prefix.
At the assembly-code level, two forms of this instruction are allowed. The explicit-operand form and the no-operands form. The explicit-operand form (specified using the SCAS mnemonic) allows a memory operand to be specified explicitly. The memory operand must be a symbol that indicates the size and location of the operand value. The register operand is then automatically selected to match the size of the memory operand (AL register for byte comparisons, AX for word comparisons, EAX for doubleword comparisons). The explicit-operand form is provided to allow documentation. Note that the documentation provided by this form can be misleading. That is, the memory operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword) but it does not have to specify the correct location. The location is always specified by ES:(E)DI.
The no-operands form of the instruction uses a short form of SCAS. Again, ES:(E)DI is assumed to be the memory operand and \(A L, A X\), or EAX is assumed to be the register operand. The size of operands is selected by the mnemonic: SCASB (byte comparison), SCASW (word comparison), or SCASD (doubleword comparison).
After the comparison, the (E)DI register is incremented or decremented automatically according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0 , the (E)DI register is incremented; if the DF flag is 1 , the (E)DI register is decremented. The register is incremented or decremented by 1 for byte operations, by 2 for word operations, and by 4 for doubleword operations.
SCAS, SCASB, SCASW, SCASD, and SCASQ can be preceded by the REP prefix for block comparisons of ECX bytes, words, doublewords, or quadwords. Often, however, these instructions will be used in a LOOP construct that takes
some action based on the setting of status flags. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

In 64-bit mode, the instruction's default address size is 64-bits, 32-bit address size is supported using the prefix 67 H . Using a REX prefix in the form of REX.W promotes operation on doubleword operand to 64 bits. The 64-bit nooperand mnemonic is SCASQ. Address of the memory operand is specified in either RDI or EDI, and
AL/AX/EAX/RAX may be used as the register operand. After a comparison, the destination register is incremented or decremented by the current operand size (depending on the value of the DF flag). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}

Non-64-bit Mode:
IF (Byte comparison) THEN
temp \(\leftarrow A L-S R C ;\)
SetStatusFlags(temp);
THEN IF DF = 0
THEN \((E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+1\);
ELSE \((E) D I \leftarrow(E) D I-1 ; F I ;\)
ELSE IF (Word comparison)
THEN
temp \(\leftarrow A X-S R C ;\)
SetStatusFlags(temp);
IF DF = 0
THEN \((E) \mathrm{DI} \leftarrow(E) \mathrm{DI}+2 ;\)
ELSE \((\mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}-2 ; \mathrm{FI} ;\)
FI;
ELSE IF (Doubleword comparison)
THEN
temp \(\leftarrow\) EAX - SRC;
SetStatusFlags(temp);
IF \(D F=0\)
THEN \((E) \mathrm{DI} \leftarrow(\mathrm{E}) \mathrm{DI}+4 ;\)
ELSE (E)DI \(\leftarrow(E) D I-4 ;\) FI;
FI ;
FI;

64-bit Mode:
IF (Byte cmparison)
THEN
temp \(\leftarrow A L-S R C ;\)
SetStatusFlags(temp);
THEN IF DF = 0
THEN \((\mathrm{R} \mid \mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{DI}+1\);
ELSE \((\) R|E)DI \(\leftarrow(\) R|E \() \mathrm{DI}-1 ; \mathrm{FI} ;\)
ELSE IF (Word comparison)
THEN
temp \(\leftarrow A X-S R C ;\)
SetStatusFlags(temp);
IF DF = 0
THEN \((R \mid E) D I \leftarrow(R \mid E) D I+2 ;\)
ELSE \((\mathrm{R} \mid \mathrm{E}) \mathrm{DI} \leftarrow(\mathrm{R} \mid \mathrm{E}) \mathrm{DI}-2 ; \mathrm{FI} ;\)
FI;
```

    ELSE IF (Doubleword comparison)
        THEN
            temp \leftarrow EAX - SRC;
            SetStatusFlags(temp);
            IF DF = 0
                    THEN (R|E)DI \leftarrow (R|E)DI + 4;
                    ELSE (R|E)DI }\leftarrow(R|E)DI-4; FI
    Fl;
    ELSE IF (Quadword comparison using REX.W )
        THEN
            temp \leftarrowRAX - SRC;
            SetStatusFlags(temp);
            IF DF = 0
                THEN (R|E)DI \leftarrow (R|E)DI + 8;
                ELSE (R|E)DI \leftarrow (R|E)DI - 8;
            FI;
    FI;
    F

```

Flags Affected
The \(O F, S F, Z F, A F, P F\), and \(C F\) flags are set according to the temporary result of the comparison.

Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the limit of the ES segment. \\
& If the ES register contains a NULL segment selector. \\
If an illegal memory operand effective address in the ES segment is given. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs.
\end{tabular} \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Compatibility Mode Exceptions
Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs.
\end{tabular}
\# \(\mathrm{AC}(0) \quad\) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

\section*{SETcc-Set Byte on Condition}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline OF 97 & SETA r/m8 & M & Valid & Valid & Set byte if above ( \(C F=0\) and \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 97 & SETA r/m8* & M & Valid & N.E. & Set byte if above ( \(C F=0\) and \(\mathrm{ZF}=0\) ). \\
\hline OF 93 & SETAE r/m8 & M & Valid & Valid & Set byte if above or equal ( \(C F=0\) ). \\
\hline REX + OF 93 & SETAE r/m8* & M & Valid & N.E. & Set byte if above or equal ( \(C F=0\) ). \\
\hline OF 92 & SETB r/m8 & M & Valid & Valid & Set byte if below ( \(C F=1\) ). \\
\hline REX + OF 92 & SETB r/m8* & M & Valid & N.E. & Set byte if below ( \(C F=1\) ). \\
\hline OF 96 & SETBE r/m8 & M & Valid & Valid & Set byte if below or equal ( \(C F=1\) or \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 96 & SETBE r/m8* & M & Valid & N.E. & Set byte if below or equal ( \(C F=1\) or \(\mathrm{ZF}=1\) ). \\
\hline OF 92 & SETC r/m8 & M & Valid & Valid & Set byte if carry ( \(\mathrm{C}=1\) ) . \\
\hline REX + OF 92 & SETC r/m8* & M & Valid & N.E. & Set byte if carry ( \(C\) =1). \\
\hline OF 94 & SETE r/m8 & M & Valid & Valid & Set byte if equal ( \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 94 & SETE r/m8* & M & Valid & N.E. & Set byte if equal ( \(\mathrm{ZF}=1\) ). \\
\hline OF 9F & SETG r/m8 & M & Valid & Valid & Set byte if greater ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline REX + OF 9F & SETG r/m8* & M & Valid & N.E. & Set byte if greater ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline OF 9D & SETGE r/m8 & M & Valid & Valid & Set byte if greater or equal (SF=OF). \\
\hline REX + OF 9D & SETGE r/m8* & M & Valid & N.E. & Set byte if greater or equal (SF=OF). \\
\hline OF 9C & SETL r/m8 & M & Valid & Valid & Set byte if less ( \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline REX + OF 9C & SETL r/m8* & M & Valid & N.E. & Set byte if less ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9E & SETLE r/m8 & M & Valid & Valid & Set byte if less or equal ( \(\mathrm{ZF}=1\) or \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline REX + OF 9E & SETLE r/m8* & M & Valid & N.E. & Set byte if less or equal ( \(\mathrm{ZF}=1\) or \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline OF 96 & SETNA r/m8 & M & Valid & Valid & Set byte if not above (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 96 & SETNA \(\mathrm{r} / \mathrm{m} 8^{*}\) & M & Valid & N.E. & Set byte if not above (CF=1 or \(\mathrm{ZF}=1\) ). \\
\hline OF 92 & SETNAE r/m8 & M & Valid & Valid & Set byte if not above or equal ( \(C\) = 1 ). \\
\hline REX + OF 92 & SETNAE r/m8* & M & Valid & N.E. & Set byte if not above or equal ( \(C\) F=1). \\
\hline OF 93 & SETNB r/m8 & M & Valid & Valid & Set byte if not below (CF=0). \\
\hline REX + OF 93 & SETNB \(\mathrm{r} / \mathrm{m} 8^{*}\) & M & Valid & N.E. & Set byte if not below ( \(C F=0\) ). \\
\hline OF 97 & SETNBE r/m8 & M & Valid & Valid & Set byte if not below or equal ( \(C F=0\) and \(Z F=0\) ). \\
\hline REX + OF 97 & SETNBE \(/\) /m8* & M & Valid & N.E. & Set byte if not below or equal ( \(C F=0\) and \(Z F=0\) ). \\
\hline OF 93 & SETNC \(\mathrm{r} / \mathrm{m} 8\) & M & Valid & Valid & Set byte if not carry ( \(C F=0\) ). \\
\hline REX + OF 93 & SETNC r/m8* & M & Valid & N.E. & Set byte if not carry ( \(C\) F=0). \\
\hline OF 95 & SETNE r/m8 & M & Valid & Valid & Set byte if not equal ( \(Z F=0\) ). \\
\hline REX + OF 95 & SETNE r/m8* & M & Valid & N.E. & Set byte if not equal ( \(2 F=0\) ). \\
\hline OF 9E & SETNG r/m8 & M & Valid & Valid & Set byte if not greater ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ) \\
\hline REX + OF 9E & SETNG \(\mathrm{r} / \mathrm{m} 8^{*}\) & M & Valid & N.E. & Set byte if not greater ( \(\mathrm{ZF}=1\) or \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9C & SETNGE r/m8 & M & Valid & Valid & Set byte if not greater or equal ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline REX + OF 9C & SETNGE r/m8* & M & Valid & N.E. & Set byte if not greater or equal ( \(\mathrm{SF} \neq \mathrm{OF}\) ). \\
\hline OF 9D & SETNL r/m8 & M & Valid & Valid & Set byte if not less (SF=OF). \\
\hline REX + OF 9D & SETNL r/m8* & M & Valid & N.E. & Set byte if not less (SF=OF). \\
\hline OF 9F & SETNLE r/m8 & M & Valid & Valid & Set byte if not less or equal ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=\mathrm{OF}\) ). \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline REX + OF 9F & SETNLE r/m8* & M & Valid & N.E. & Set byte if not less or equal ( \(\mathrm{ZF}=0\) and \(\mathrm{SF}=0 \mathrm{~F}\) ). \\
\hline OF 91 & SETNO r/m8 & M & Valid & Valid & Set byte if not overflow ( \(0 F=0\) ). \\
\hline REX + OF 91 & SETNO r/m8* & M & Valid & N.E. & Set byte if not overflow ( \(\mathrm{OF}=0\) ). \\
\hline OF 9B & SETNP r/m8 & M & Valid & Valid & Set byte if not parity (PF=0). \\
\hline REX + OF 9B & SETNP r/m8* & M & Valid & N.E. & Set byte if not parity ( \(\mathrm{PF}=0\) ). \\
\hline OF 99 & SETNS r/m8 & M & Valid & Valid & Set byte if not sign ( \(\mathrm{SF}=0\) ). \\
\hline REX + OF 99 & SETNS r/m8* & M & Valid & N.E. & Set byte if not sign ( \(\mathrm{SF}=0\) ). \\
\hline OF 95 & SETNZ r/m8 & M & Valid & Valid & Set byte if not zero ( \(\mathrm{ZF}=0\) ). \\
\hline REX + OF 95 & SETNZ r/m8* & M & Valid & N.E. & Set byte if not zero ( \(\mathrm{ZF}=0\) ). \\
\hline OF 90 & SETO r/m8 & M & Valid & Valid & Set byte if overflow ( \(O F=1\) ) \\
\hline REX + OF 90 & SETO r/m8* & M & Valid & N.E. & Set byte if overflow ( \(\mathrm{OF}=1\) ). \\
\hline OF 9A & SETP r/m8 & M & Valid & Valid & Set byte if parity ( \(\mathrm{PF}=1\) ). \\
\hline REX + OF 9A & SETP r/m8* & M & Valid & N.E. & Set byte if parity ( \(\mathrm{PF}=1\) ). \\
\hline OF 9A & SETPE r/m8 & M & Valid & Valid & Set byte if parity even ( \(\mathrm{PF}=1\) ). \\
\hline REX + OF 9A & SETPE r/m8* & M & Valid & N.E. & Set byte if parity even ( \(\mathrm{PF}=1\) ). \\
\hline OF 9B & SETPO r/m8 & M & Valid & Valid & Set byte if parity odd ( \(\mathrm{PF}=0\) ). \\
\hline REX + OF 9B & SETPO r/m8* & M & Valid & N.E. & Set byte if parity odd (PF=0). \\
\hline OF 98 & SETS r/m8 & M & Valid & Valid & Set byte if sign ( \(\mathrm{SF}=1\) ). \\
\hline REX + OF 98 & SETS r/m8* & M & Valid & N.E. & Set byte if sign ( \(\mathrm{SF}=1\) ). \\
\hline OF 94 & SETZ r/m8 & M & Valid & Valid & Set byte if zero ( \(\mathrm{ZF}=1\) ). \\
\hline REX + OF 94 & SETZ r/m8* & M & Valid & N.E. & Set byte if zero (ZF=1). \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: \(\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}\).

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Sets the destination operand to 0 or 1 depending on the settings of the status flags ( \(C F, S F, O F, Z F\), and \(P F\) ) in the EFLAGS register. The destination operand points to a byte register or a byte in memory. The condition code suffix (cc) indicates the condition being tested for.

The terms "above" and "below" are associated with the CF flag and refer to the relationship between two unsigned integer values. The terms "greater" and "less" are associated with the SF and OF flags and refer to the relationship between two signed integer values.

Many of the SETcc instruction opcodes have alternate mnemonics. For example, SETG (set byte if greater) and SETNLE (set if not less or equal) have the same opcode and test for the same condition: ZF equals 0 and SF equals OF. These alternate mnemonics are provided to make code more intelligible. Appendix B, "EFLAGS Condition Codes," in the InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, shows the alternate mnemonics for various test conditions.

Some languages represent a logical one as an integer with all bits set. This representation can be obtained by choosing the logically opposite condition for the SETcc instruction, then decrementing the result. For example, to test for overflow, use the SETNO instruction, then decrement the result.

In IA-64 mode, the operand size is fixed at 8 bits. Use of REX prefix enable uniform addressing to additional byte registers. Otherwise, this instruction's operation is the same as in legacy mode and compatibility mode.

\section*{Operation}

If condition
THEN DEST \(\leftarrow 1\);
ELSE DEST \(\leftarrow 0\);
FI;
Flags Affected
None.

Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If the destination is located in a non-writable segment. \\
& If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\#SS(0) & \begin{tabular}{l} 
If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) \\
\#UD \\
If a page fault occurs. \\
If the LOCK prefix is used.
\end{tabular} \\
\begin{tabular}{ll} 
Real-Address Mode Exceptions \\
\#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS & If a memory operand effective address is outside the SS segment limit. \\
\#UD & If the LOCK prefix is used.
\end{tabular}
\end{tabular}

Virtual-8086 Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) & If a page fault occurs. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{SFENCE-Store Fence}
\begin{tabular}{|llllll|}
\hline Opcode* \(^{*}\) & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF AE F8 & SFENCE & NP & Valid & Valid & Serializes store operations. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
\(N P\) & \(N A\) & \(N A\) & \(N A\) & \(N A\) \\
\hline
\end{tabular}

\section*{Description}

Performs a serializing operation on all store-to-memory instructions that were issued prior the SFENCE instruction. This serializing operation guarantees that every store instruction that precedes the SFENCE instruction in program order becomes globally visible before any store instruction that follows the SFENCE instruction. The SFENCE instruction is ordered with respect to store instructions, other SFENCE instructions, any LFENCE and MFENCE instructions, and any serializing instructions (such as the CPUID instruction). It is not ordered with respect to load instructions.

Weakly ordered memory types can be used to achieve higher processor performance through such techniques as out-of-order issue, write-combining, and write-collapsing. The degree to which a consumer of data recognizes or knows that the data is weakly ordered varies among applications and may be unknown to the producer of this data. The SFENCE instruction provides a performance-efficient way of ensuring store ordering between routines that produce weakly-ordered results and routines that consume this data.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.
Specification of the instruction's opcode above indicates a ModR/M byte of F8. For this instruction, the processor ignores the r/m field of the ModR/M byte. Thus, SFENCE is encoded by any opcode of the form OF AE Fx, where \(x\) is in the range \(8-\mathrm{F}\).

\section*{Operation}

Wait_On_Following_Stores_Until(preceding_stores_globally_visible);

Intel C/C++ Compiler Intrinsic Equivalent
void _mm_sfence(void)

Exceptions (All Operating Modes)
\#UD If CPUID.01H:EDX.SSE[bit 25] \(=0\).
If the LOCK prefix is used.

\section*{SGDT—Store Global Descriptor Table Register}
\begin{tabular}{|llllll|}
\hline Opcode* & Instruction & \begin{tabular}{llll} 
Op/ & 64-Bit & Compat/ & Description \\
En & Mode & Leg Mode & \\
\(0 F 01 / 0\) & SGDT \(m\) & M & Valid
\end{tabular} & Valid & Store GDTR to \(m\). \\
\hline
\end{tabular}

NOTES:
* See IA-32 Architecture Compatibility section below.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m \((w)\) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Stores the content of the global descriptor table register (GDTR) in the destination operand. The destination operand specifies a memory location.
In legacy or compatibility mode, the destination operand is a 6-byte memory location. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24 -bit base address is stored in bytes \(3-5\), and byte 6 is zerofilled. If the operand-size attribute is 32 bits, the 16 -bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes.
In IA-32e mode, the operand size is fixed at \(8+2\) bytes. The instruction stores an 8 -byte base and a 2-byte limit.
SGDT is useful only by operating-system software. However, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel \(® 64\) and IA- 32 Architectures Software Developer's Manual, Volume 2A, for information on loading the GDTR and IDTR.

\section*{IA-32 Architecture Compatibility}

The 16-bit form of the SGDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel \(386^{\text {TM }}\) processors fill these bits with 0s.

\section*{Operation}

IF instruction is SGDT
```

IF OperandSize = 16
THEN
DEST[0:15] \leftarrow GDTR(Limit);
DEST[16:39] \leftarrowGDTR(Base); (* 24 bits of base address stored *)
DEST[40:47] \leftarrow0;
ELSE IF (32-bit Operand Size)
DEST[0:15] \leftarrow GDTR(Limit);
DEST[16:47] \leftarrow GDTR(Base); (* Full 32-bit base address stored *)
FI;
ELSE (* 64-bit Operand Size *)
DEST[0:15] \leftarrow GDTR(Limit);
DEST[16:79] \leftarrow GDTR(Base); (* Full 64-bit base address stored *)
Fl;

```
Fl ;

Flags Affected
None.
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Protected Mode Exceptions} \\
\hline \#UD & If the destination operand is a register. \\
\hline & If the LOCK prefix is used. \\
\hline \#GP(0) & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline & If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#UD} & If the destination operand is a register. \\
\hline & If the LOCK prefix is used. \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \multirow[t]{2}{*}{\#UD} & If the destination operand is a register. \\
\hline & If the LOCK prefix is used. \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\hline \#UD & If the destination operand is a register. \\
\hline & If the LOCK prefix is used. \\
\hline \#GP(0) & If the memory address is in a non-canonical form. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline
\end{tabular}

SHLD—Double Precision Shift Left
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF A4/ \(/\) ib & SHLD r/m16, r16, imm8 & MRI & Valid & Valid & Shift r/m16 to left imm8 places while shifting bits from r16 in from the right. \\
\hline OF A5 / & SHLD r/m16, r16, CL & MRC & Valid & Valid & Shift \(r / m 16\) to left CL places while shifting bits from r16 in from the right. \\
\hline OF A4/rib & SHLD r/m32, r32, imm8 & MRI & Valid & Valid & Shift r/m32 to left imm8 places while shifting bits from r32 in from the right. \\
\hline REX.W + OF A4 /r ib & SHLD r/m64, r64, imm8 & MRI & Valid & N.E. & Shift r/m64 to left imm8 places while shifting bits from r64 in from the right. \\
\hline OF A5 / & SHLD r/m32, r32, CL & MRC & Valid & Valid & Shift r/m32 to left CL places while shifting bits from r32 in from the right. \\
\hline REX.W + OF A5 / & SHLD r/m64, r64, CL & MRC & Valid & N.E. & Shift r/m64 to left CL places while shifting bits from r64 in from the right. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MRI & ModRM:r/m (w) & ModRM:reg (r) & imm8 & NA \\
MRC & ModRM:r/m (w) & ModRM:reg (r) & CL & NA \\
\hline
\end{tabular}

\section*{Description}

The SHLD instruction is used for multi-precision shifts of 64 bits or more.
The instruction shifts the first operand (destination operand) to the left the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the right (starting with bit 0 of the destination operand).
The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or in the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode; only bits 0 through 4 of the count are used. This masks the count to a value between 0 and 31 . If a count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0 , flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.

\section*{Operation}
```

IF (In 64-Bit Mode and REX.W = 1)
THEN COUNT \leftarrowCOUNT MOD 64;
ELSE COUNT \leftarrow COUNT MOD 32;
FI
SIZE \leftarrowOperandSize;
IF COUNT = 0
THEN
No operation;
ELSE

```
```

    IF COUNT > SIZE
    THEN (* Bad parameters *)
        DEST is undefined;
        CF, OF, SF, ZF, AF, PF are undefined;
    ELSE (* Perform the shift *)
        CF \(\leftarrow\) BIT[DEST, SIZE - COUNT];
        (* Last bit shifted out on exit *)
        FOR \(\mathrm{i} \leftarrow\) SIZE - 1 DOWN TO COUNT
            DO
                \(\operatorname{Bit}(D E S T, i) \leftarrow \operatorname{Bit}(D E S T, i-C O U N T) ;\)
            OD;
        FOR \(\mathrm{i} \leftarrow\) COUNT - 1 DOWN TO 0
            DO
                    BIT[DEST, i\(] \leftarrow \mathrm{BIT}[\mathrm{SRC}, \mathrm{i}-\mathrm{COUNT}+\mathrm{SIZE]} ;\)
            OD;
    FI:
    ```
FI;

\section*{Flags Affected}

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the SF, \(Z F\), and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0 , the flags are not affected. If the count is greater than the operand size, the flags are undefined.

\section*{Protected Mode Exceptions}
\begin{tabular}{|c|c|}
\hline \#GP(0) & If the destination is located in a non-writable segment. \\
\hline & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . \\
\hline \#UD & If the LOCK prefix is used. \\
\hline Real-Address Mo & Exceptions \\
\hline \#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS & If a memory operand effective address is outside the SS segment limit. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline Virtual-8086 Mod & Exceptions \\
\hline \#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\hline \#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\hline \#PF(fault-code) & If a page fault occurs. \\
\hline \#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

Compatibility Mode Exceptions
Same exceptions as in protected mode.
```

64-Bit Mode Exceptions
\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
\#GP(0) If the memory address is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the
current privilege level is 3.
\#UD If the LOCK prefix is used.

```

SHRD—Double Precision Shift Right
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode* & Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF AC / ib & SHRD r/m16, r16, imm8 & MRI & Valid & Valid & Shift r/m16 to right imm8 places while shifting bits from r16 in from the left. \\
\hline OF AD /r & SHRD r/m16, r16, CL & MRC & Valid & Valid & Shift r/m16 to right CL places while shifting bits from r16 in from the left. \\
\hline OF AC/ \(/\) ib & SHRD r/m32, r32, imm8 & MRI & Valid & Valid & Shift r/m32 to right imm8 places while shifting bits from r32 in from the left. \\
\hline REX.W + OF AC/r ib & SHRD r/m64, r64, imm8 & MRI & Valid & N.E. & Shift r/m64 to right imm8 places while shifting bits from r64 in from the left. \\
\hline OF AD \(/\) r & SHRD r/m32, r32, CL & MRC & Valid & Valid & Shift r/m32 to right CL places while shifting bits from r32 in from the left. \\
\hline REX.W + OF AD /r & SHRD r/m64, r64, CL & MRC & Valid & N.E. & Shift r/m64 to right CL places while shifting bits from r64 in from the left. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MRI & ModRM:r/m (w) & ModRM:reg (r) & imm8 & NA \\
MRC & ModRM:r/m (w) & ModRM:reg (r) & CL & NA \\
\hline
\end{tabular}

\section*{Description}

The SHRD instruction is useful for multi-precision shifts of 64 bits or more.
The instruction shifts the first operand (destination operand) to the right the number of bits specified by the third operand (count operand). The second operand (source operand) provides bits to shift in from the left (starting with the most significant bit of the destination operand).
The destination operand can be a register or a memory location; the source operand is a register. The count operand is an unsigned integer that can be stored in an immediate byte or the CL register. If the count operand is CL, the shift count is the logical AND of CL and a count mask. In non-64-bit modes and default 64-bit mode, the width of the count mask is 5 bits. Only bits 0 through 4 of the count register are used (masking the count to a value between 0 and 31). If the count is greater than the operand size, the result is undefined.

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. If the count operand is 0 , flags are not affected.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits (upgrading the count mask to 6 bits). See the summary chart at the beginning of this section for encoding data and limits.
```

Operation
IF (In 64-Bit Mode and REX.W = 1)
THEN COUNT \leftarrowCOUNT MOD 64;
ELSE COUNT \leftarrow COUNT MOD 32;
FI
SIZE \leftarrow OperandSize;
IF COUNT = O
THEN
No operation;
ELSE

```
```

IF COUNT > SIZE
THEN (* Bad parameters *)
DEST is undefined;
CF, OF, SF, ZF, AF, PF are undefined;
ELSE (* Perform the shift *)
CF $\leftarrow$ BIT[DEST, COUNT - 1]; (* Last bit shifted out on exit *)
FOR $\mathrm{i} \leftarrow 0$ TO SIZE - 1 - COUNT
DO
BIT[DEST, i$] \leftarrow \operatorname{BIT}[D E S T, i+C O U N T] ;$
OD;
FOR $\mathrm{i} \leftarrow$ SIZE - COUNT TO SIZE - 1
DO
BIT[DEST, i$] \leftarrow \mathrm{BIT}[\mathrm{SRC}, \mathrm{i}+\mathrm{COUNT}-\mathrm{SIZE}] ;$
OD;
Fl;

```
Fl ;

\section*{Flags Affected}

If the count is 1 or greater, the CF flag is filled with the last bit shifted out of the destination operand and the \(\mathrm{SF}, \mathrm{ZF}\), and PF flags are set according to the value of the result. For a 1-bit shift, the OF flag is set if a sign change occurred; otherwise, it is cleared. For shifts greater than 1 bit, the OF flag is undefined. If a shift occurs, the AF flag is undefined. If the count operand is 0 , the flags are not affected. If the count is greater than the operand size, the flags are undefined.

\section*{Protected Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the destination is located in a non-writable segment. \\
& If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register contains a NULL segment selector.
\end{tabular}\(\quad\)\begin{tabular}{l} 
If a memory operand effective address is outside the SS segment limit. \\
\#SS(0) \\
\#PF(fault-code) \\
\#AC(0) \\
If a page fault occurs. \\
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular}

\section*{Real-Address Mode Exceptions}
\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.
\begin{tabular}{ll} 
64-Bit Mode Exceptions \\
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{SHUFPD-Shuffle Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode*/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF C6 / r ib \\
SHUFPD xmm1, xmm2/m128, imm8
\end{tabular} & RMI & V/V & SSE2 & Shuffle packed double-precision floatingpoint values selected by imm8 from xmm1 and \(x m m 2 / m 128\) to \(x m m 1\). \\
\hline VEX.NDS.128.66.0F.WIG C6 /r ib VSHUFPD xmm1, xmm2, xmm3/m128, imm8 & RVMI & V/V & AVX & Shuffle Packed double-precision floatingpoint values selected by imm8 from \(x\) mm2 and xmm3/mem. \\
\hline VEX.NDS.256.66.0F.WIG C6 /r ib VSHUFPD ymm1, ymm2, ymm3/m256, imm8 & RVMI & V/V & AVX & Shuffle Packed double-precision floatingpoint values selected by imm8 from ymm2 and \(y \mathrm{~mm} 3 / \mathrm{mem}\). \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:reg ( \(r, w)\) & ModRM:r/m (r) & imm8 & NA \\
RVMI & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & imm8 \\
\hline
\end{tabular}

\section*{Description}

Moves either of the two packed double-precision floating-point values from destination operand (first operand) into the low quadword of the destination operand; moves either of the two packed double-precision floating-point values from the source operand into to the high quadword of the destination operand (see Figure 4-21). The select operand (third operand) determines which values are moved to the destination operand.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 4-21. SHUFPD Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8 -bit immediate: bit 0 selects which value is moved from the destination operand to the result (where 0 selects the low quadword and 1 selects the high quadword) and bit 1 selects which value is moved from the source operand to the result. Bits 2 through 7 of the select operand are reserved and must be set to 0 .

\section*{Operation}
```

IF SELECT[0] = 0
THEN DEST[63:0] $\leftarrow$ DEST[63:0];
ELSE DEST[63:0] $\leftarrow$ DEST[127:64]; Fl;
IF SELECT[1] = 0
THEN DEST[127:64] $\leftarrow$ SRC[63:0];
ELSE DEST[127:64] $\leftarrow$ SRC[127:64]; FI;

```

\section*{SHUFPD (128-bit Legacy SSE version)}
```

IF IMMO[O] = 0

```
IF IMMO[O] = 0
    THEN DEST[63:0] \(\leftarrow\) SRC1[63:0]
    ELSE DEST[63:0] \(\leftarrow\) SRC1[127:64] FI;
IF IMMO[1] = 0
    THEN DEST[127:64] \& SRC2[63:0]
    ELSE DEST[127:64] \& SRC2[127:64] FI;
DEST[VLMAX-1:128] (Unmodified)
```

VSHUFPD (VEX. 128 encoded version)
IF IMMO[0] = 0
THEN DEST[63:0] $\leftarrow$ SRC1[63:0]
ELSE DEST[63:0] $\leftarrow$ SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] $\leftarrow$ SRC2[63:0]
ELSE DEST[127:64] < SRC2[127:64] FI;
DEST[VLMAX-1:128] $\leftarrow 0$
VSHUFPD (VEX. 256 encoded version)
IF IMMO[0] = 0
THEN DEST[63:0] $\leftarrow \operatorname{SRC1}$ [63:0]
ELSE DEST[63:0] $\leftarrow$ SRC1[127:64] FI;
IF IMMO[1] = 0
THEN DEST[127:64] $\leftarrow$ SRC2[63:0]
ELSE DEST[127:64] < SRC2[127:64] FI;
IF IMMO[2] = 0
THEN DEST[191:128] $\leftarrow$ SRC1[191:128]
ELSE DEST[191:128] $\leftarrow$ SRC1[255:192] FI;
IF IMMO[3] = 0
THEN DEST[255:192] < SRC2[191:128]
ELSE DEST[255:192] $\leqslant$ SRC2[255:192] FI;

Intel C/C++ Compiler Intrinsic Equivalent
SHUFPD: __m128d _mm_shuffle_pd(__m128d a, __m128d b, unsigned int imm8)
VSHUFPD: __m256d _mm256_shuffle_pd (__m256d a, __m256d b, const int select);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4.

## SHUFPS—Shuffle Packed Single-Precision Floating-Point Values

| Opcode*/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF C6 / $\stackrel{\text { ib }}{ }$ SHUFPS xmm1, xmm2/m128, imm8 | RMI | V/V | SSE | Shuffle packed single-precision floating-point values selected by imm8 from xmm1 and xmm1/m128 to xmm1. |
| VEX.NDS.128.0F.WIG C6 /r ib VSHUFPS xmm1, xmm2, xmm3/m128, imm8 | RVMI | V/V | AVX | Shuffle Packed single-precision floating-point values selected by imm8 from xmm2 and xmm3/mem. |
| VEX.NDS.256.0f.WIG C6/r ib VSHUFPS ymm1, ymm2, ymm3/m256, imm8 | RVMI | V/V | AVX | Shuffle Packed single-precision floating-point values selected by imm8 from ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (r,w) | ModRM:r/m (r) | imm8 | NA |
| RVMI | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | imm8 |

## Description

Moves two of the four packed single-precision floating-point values from the destination operand (first operand) into the low quadword of the destination operand; moves two of the four packed single-precision floating-point values from the source operand (second operand) into to the high quadword of the destination operand (see Figure 4-22). The select operand (third operand) determines which values are moved to the destination operand.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
determines which values are moved to the destination operand.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.


Figure 4-22. SHUFPS Shuffle Operation

The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. The select operand is an 8 -bit immediate: bits 0 and 1 select the value to be moved from the destination operand to the low doubleword of the result, bits 2 and 3 select the value to be moved from the destination operand to the second doubleword of the result, bits 4 and 5 select the value to be moved from the source operand to the third doubleword of the result, and bits 6 and 7 select the value to be moved from the source operand to the high doubleword of the result.

## Operation

CASE (SELECT[1:0]) OF
0: DEST[31:0] $\leftarrow$ DEST[31:0];
1: $\operatorname{DEST}[31: 0] \leftarrow \operatorname{DEST}[63: 32] ;$
2: $\operatorname{DEST}[31: 0] \leftarrow \operatorname{DEST}[95: 64] ;$
3: DEST[31:0] $\leftarrow$ DEST[127:96];
ESAC;
CASE (SELECT[3:2]) OF
0: DEST[63:32] $\leftarrow$ DEST[31:0];
1: DEST[63:32] $\leftarrow$ DEST[63:32];
2: DEST[63:32] $\leftarrow \operatorname{DEST}[95: 64] ;$
3: DEST[63:32] $\leftarrow \operatorname{DEST[127:96];~}$
ESAC;
CASE (SELECT[5:4]) OF
0: DEST[95:64] $\leftarrow$ SRC[31:0];
1: DEST[95:64] $\leftarrow$ SRC[63:32];
2: DEST[95:64] $\leftarrow$ SRC[95:64];
3: DEST[95:64] $\leftarrow$ SRC[127:96];
ESAC;
CASE (SELECT[7:6]) OF
0: DEST[127:96] $\leftarrow$ SRC[31:0];
1: $\operatorname{DEST}[127: 96] \leftarrow \operatorname{SRC}[63: 32] ;$
2: DEST[127:96] $\leftarrow$ SRC[95:64];
3: DEST[127:96] $\leftarrow$ SRC[127:96];
ESAC;

## SHUFPS (128-bit Legacy SSE version)

DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] \& Select4(SRC2[127:0], imm8[7:6]);
DEST[VLMAX-1:128] (Unmodified)

VSHUFPS (VEX. 128 encoded version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]); DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]); DEST[95:64] \& Select4(SRC2[127:0], imm8[5:4]); DEST[127:96] \& Select4(SRC2[127:0], imm8[7:6]); DEST[VLMAX-1:128] $\leftarrow 0$

## VSHUFPS (VEX. 256 encoded version)

DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] $\leftarrow$ Select4(SRC2[127:0], imm8[5:4]);
DEST[127:96] $\leftarrow$ Select4(SRC2[127:0], imm8[7:6]);
DEST[159:128] $\leftarrow$ Select4(SRC1[255:128], imm8[1:0]);
DEST[191:160] $\leftarrow$ Select4(SRC1[255:128], imm8[3:2]);
DEST[223:192] $\leftarrow$ Select4(SRC2[255:128], imm8[5:4]);
DEST[255:224] $\leftarrow$ Select4(SRC2[255:128], imm8[7:6]);

Intel C/C++ Compiler Intrinsic Equivalent
SHUFPS: __m128 _mm_shuffle_ps(__m128 a, __m128 b, unsigned int imm8)
VSHUFPS: __m256 _mm256_shuffle_ps (__m256 a, __m256 b, const int select);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

## SIDT—Store Interrupt Descriptor Table Register

| Opcode* $^{*}$ | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF $01 / 1$ | SIDT $m$ | M | Valid | Valid | Store IDTR to m. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (w) | NA | NA | NA |

## Description

Stores the content the interrupt descriptor table register (IDTR) in the destination operand. The destination operand specifies a 6-byte memory location.

In non-64-bit modes, if the operand-size attribute is 32 bits, the 16-bit limit field of the register is stored in the low 2 bytes of the memory location and the 32-bit base address is stored in the high 4 bytes. If the operand-size attribute is 16 bits, the limit is stored in the low 2 bytes and the 24-bit base address is stored in the third, fourth, and fifth byte, with the sixth byte filled with Os.

In 64-bit mode, the operand size fixed at $8+2$ bytes. The instruction stores 8 -byte base and 2 -byte limit values.
SIDT is only useful in operating-system software; however, it can be used in application programs without causing an exception to be generated. See "LGDT/LIDT—Load Global/Interrupt Descriptor Table Register" in Chapter 3, Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer’s Manual, Volume 2A, for information on loading the GDTR and IDTR.

## IA-32 Architecture Compatibility

The 16 -bit form of SIDT is compatible with the Intel 286 processor if the upper 8 bits are not referenced. The Intel 286 processor fills these bits with 1s; the Pentium 4, Intel Xeon, P6 processor family, Pentium, Intel486, and Intel386 processors fill these bits with 0s.

## Operation

IF instruction is SIDT
THEN
IF OperandSize $=16$
THEN
DEST[0:15] $\leftarrow \operatorname{IDTR}($ Limit);
DEST[16:39] $\leftarrow$ IDTR(Base); (* 24 bits of base address stored; *)
DEST[40:47] $\leftarrow 0$;
ELSE IF (32-bit Operand Size)
DEST[0:15] $\leftarrow \operatorname{IDTR}($ Limit);
DEST[16:47] $\leftarrow$ IDTR(Base); FI; (* Full 32-bit base address stored *)
ELSE (* 64-bit Operand Size *)
DEST[0:15] $\leftarrow \operatorname{IDTR}$ (Limit);
DEST[16:79] $\leftarrow$ IDTR(Base); (* Full 64-bit base address stored *)
Fl ;
Fl;

Flags Affected
None.

| Protected Mode Exceptions |  |
| :---: | :---: |
| \#GP(0) | If the destination is located in a non-writable segment. |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
|  | If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used. |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#UD | If the destination operand is a register. |
|  | If the LOCK prefix is used. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |

## SLDT—Store Local Descriptor Table Register

| Opcode* | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode |
| :--- | :--- | :--- | :--- | :--- |
| OF 00 /O | SLDT r/m16 | M | Valid | Valid | Stores segment selector from LDTR in r/m16..

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (w) | NA | NA | NA |

## Description

Stores the segment selector from the local descriptor table register (LDTR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the segment descriptor (located in the GDT) for the current LDT. This instruction can only be executed in protected mode.
Outside IA-32e mode, when the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared for the Pentium 4, Intel Xeon, and P6 family processors. They are undefined for Pentium, Intel486, and Intel386 processors. When the destination operand is a memory location, the segment selector is written to memory as a 16 -bit quantity, regardless of the operand size.

In compatibility mode, when the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the low-order 16 bits of the register. The high-order 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16 -bit quantity, regardless of the operand size.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). The behavior of SLDT with a 64-bit register is to zero-extend the 16 -bit selector and store it in the register. If the destination is memory and operand size is 64, SLDT will write the 16 -bit selector to memory as a 16-bit quantity, regardless of the operand size

## Operation

DEST $\leftarrow$ LDTR(SegmentSelector);

Flags Affected
None.

## Protected Mode Exceptions

\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# $A C(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#UD The SLDT instruction is not recognized in real-address mode.

If the LOCK prefix is used.

```
Virtual-8086 Mode Exceptions
#UD The SLDT instruction is not recognized in virtual-8086 mode.
    If the LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
```


## 64-Bit Mode Exceptions

```
\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the
    current privilege level is 3.
#UD If the LOCK prefix is used.
```


## SMSW-Store Machine Status Word

| Opcode* | Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF $01 / 4$ | SMSW r/m16 | M | Valid | Valid | Store machine status word to r/m16. |
| OF $01 / 4$ | SMSW r32/m16 | M | Valid | Valid | Store machine status word in low-order 16 bits of r32/m16; high-order 16 bits of r32 are undefined. |
| REX.W + OF $01 / 4$ | SMSW r64/m16 | M | Valid | Valid | Store machine status word in low-order 16 bits of r64/m16; high-order 16 bits of r32 are undefined. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m $(w)$ | NA | NA | NA |

## Description

Stores the machine status word (bits 0 through 15 of control register CRO) into the destination operand. The destination operand can be a general-purpose register or a memory location.
In non-64-bit modes, when the destination operand is a 32-bit register, the low-order 16 bits of register CRO are copied into the low-order 16 bits of the register and the high-order 16 bits are undefined. When the destination operand is a memory location, the low-order 16 bits of register CR0 are written to memory as a 16-bit quantity, regardless of the operand size.
In 64-bit mode, the behavior of the SMSW instruction is defined by the following examples:

- SMSW r16 operand size 16, store CRO[15:0] in r16
- SMSW r32 operand size 32, zero-extend CRO[31:0], and store in r32
- SMSW r64 operand size 64, zero-extend CR0[63:0], and store in r64
- SMSW m16 operand size 16, store CRO[15:0] in m16
- SMSW m16 operand size 32, store CRO[15:0] in m16 (not m32)
- SMSW m16 operands size 64, store CR0[15:0] in m16 (not m64)

SMSW is only useful in operating-system software. However, it is not a privileged instruction and can be used in application programs. The is provided for compatibility with the Intel 286 processor. Programs and procedures intended to run on the Pentium 4, Intel Xeon, P6 family, Pentium, Intel486, and Intel386 processors should use the MOV (control registers) instruction to load the machine status word.

See "Changes to Instruction Behavior in VMX Non-Root Operation" in Chapter 25 of the Intel $\circledR^{\circledR} 64$ and IA- 32 Architectures Software Developer's Manual, Volume 3C, for more information about the behavior of this instruction in VMX non-root operation.

## Operation

DEST $\leftarrow$ CRO[15:0];
(* Machine status word *)

## Flags Affected

None.

```
Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & \begin{tabular}{l} 
If the destination is located in a non-writable segment. \\
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment
\end{tabular} \\
selector.
\end{tabular}\(\quad\)\begin{tabular}{l} 
If a memory operand effective address is outside the SS segment limit. \\
\#SS(0) \\
\#PF(fault-code) \\
\#AC(0) page fault occurs. \\
\#UD
\end{tabular} \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3. \\
If the LOCK prefix is used.
\end{tabular}
Real-Address Mode Exceptions
#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#UD If the LOCK prefix is used.
```


## Virtual-8086 Mode Exceptions

```
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
#SS(0) If a memory operand effective address is outside the SS segment limit.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
#UD If the LOCK prefix is used.
```


## Compatibility Mode Exceptions

```
Same exceptions as in protected mode.
```


## 64-Bit Mode Exceptions

```
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}
```


## SQRTPD-Compute Square Roots of Packed Double-Precision Floating-Point Values

| Opcode*/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 51 /r SQRTPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Computes square roots of the packed doubleprecision floating-point values in $x m m 2 / m 128$ and stores the results in xmm1. |
| VEX.128.66.0F.WIG 51 /r VSQRTPD xmm1, xmm2/m128 | RM | V/V | AVX | Computes Square Roots of the packed doubleprecision floating-point values in $x m m 2 / m 128$ and stores the result in $x \mathrm{~mm} 1$. |
| VEX.256.66.0F.WIG 51/r VSQRTPD ymm1, ymm2/m256 | RM | V/V | AVX | Computes Square Roots of the packed doubleprecision floating-point values in ymm2/m256 and stores the result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Performs a SIMD computation of the square roots of the two packed double-precision floating-point values in the source operand (second operand) stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

```
SQRTPD (128-bit Legacy SSE version)
DEST[63:0] & SQRT(SRC[63:0])
DEST[127:64] < SQRT(SRC[127:64])
DEST[VLMAX-1:128] (Unmodified)
VSQRTPD (VEX. 128 encoded version)
DEST[63:0] \(\leftarrow\) SQRT(SRC[63:0])
DEST[127:64] < SQRT(SRC[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)
```

```
VSQRTPD (VEX. }256\mathrm{ encoded version)
DEST[63:0] < SQRT(SRC[63:0])
DEST[127:64] < SQRT(SRC[127:64])
DEST[191:128] < SQRT(SRC[191:128])
DEST[255:192] < SQRT(SRC[255:192])
Intel C/C++ Compiler Intrinsic Equivalent
SQRTPD: __m128d _mm_sqrt_pd (m128d a)
SQRTPD: __m256d _mm256_sqrt_pd (__m256d a);
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2; additionally
\#UD If VEX.vvvv \(\neq 1111 B\).
```


## SQRTPS—Compute Square Roots of Packed Single-Precision Floating-Point Values

| Opcode*/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 51 /r SQRTPS xmm1, xmm2/m128 | RM | V/V | SSE | Computes square roots of the packed singleprecision floating-point values in $x m m 2 / m 128$ and stores the results in xmm1. |
| VEX.128.0F.WIG 51 / VSQRTPS xmm1, xmm2/m128 | RM | V/V | AVX | Computes Square Roots of the packed singleprecision floating-point values in xmm2/m128 and stores the result in $x m m 1$. |
| VEX.256.0F.WIG 51/ז VSQRTPS ymm1, ymm2/m256 | RM | V/V | AVX | Computes Square Roots of the packed singleprecision floating-point values in ymm2/m256 and stores the result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |

## Description

Performs a SIMD computation of the square roots of the four packed single-precision floating-point values in the source operand (second operand) stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the source operand second source operand or a 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.

## Operation

```
SQRTPS (128-bit Legacy SSE version)
DEST[31:0] < SQRT(SRC[31:0])
DEST[63:32] < SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[VLMAX-1:128] (Unmodified)
VSQRTPS (VEX. }128\mathrm{ encoded version)
DEST[31:0] \leftarrow SQRT(SRC[31:0])
DEST[63:32] < SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[VLMAX-1:128] <0
```

```
VSQRTPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] & SQRT(SRC[31:0])
DEST[63:32] & SQRT(SRC[63:32])
DEST[95:64] < SQRT(SRC[95:64])
DEST[127:96] < SQRT(SRC[127:96])
DEST[159:128] < SQRT(SRC[159:128])
DEST[191:160] < SQRT(SRC[191:160])
DEST[223:192] < SQRT(SRC[223:192])
DEST[255:224] < SQRT(SRC[255:224])
Intel C/C++ Compiler Intrinsic Equivalent
SQRTPS: __m128_mm_sqrt_ps(__m128 a)
SQRTPS: __m256 _mm256_sqrt_ps (_m256 a);
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.
Other Exceptions
See Exceptions Type 2; additionally
#UD If VEX.vvvv # 1111B.
```


## SQRTSD—Compute Square Root of Scalar Double-Precision Floating-Point Value

| Opcode*/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 0 F 51 /r SQRTSD xmm1, xmm2/m64 | RM | V/V | SSE2 | Computes square root of the low doubleprecision floating-point value in $x m m 2 / m 64$ and stores the results in xmm1. |
| VEX.NDS.LIG.F2.0F.WIG 51/r VSQRTSD xmm1,xmm2, xmm3/m64 | RVM | V/V | AVX | Computes square root of the low doubleprecision floating point value in $x m m 3 / m 64$ and stores the results in xmm2. Also, upper double precision floating-point value (bits[127:64]) from $x m m 2$ are copied to xmm1[127:64]. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Computes the square root of the low double-precision floating-point value in the source operand (second operand) and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX$1: 64)$ of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

SQRTSD (128-bit Legacy SSE version)
DEST[63:0] < SQRT(SRC[63:0])
DEST[VLMAX-1:64] (Unmodified)
VSQRTSD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SQRT(SRC2[63:0])
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
SQRTSD: __m128d _mm_sqrt_sd (m128d a, m128d b)
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 3.

## SQRTSS—Compute Square Root of Scalar Single-Precision Floating-Point Value

| Opcode*I Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 51 /r SQRTSS xmm1, xmm2/m32 | RM | V/V | SSE | Computes square root of the low singleprecision floating-point value in xmm2/m32 and stores the results in xmm1. |
| VEX.NDS.LIG.F3.OF.WIG 51/r VSQRTSS xmm1, xmm2, xmm3/m32 | RVM | V/V | AVX | Computes square root of the low singleprecision floating-point value in $x \mathrm{~mm} 3 / \mathrm{m} 32$ and stores the results in $x m m 1$. Also, upper single precision floating-point values (bits[127:32]) from $x m m 2$ are copied to xmm1[127:32]. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Computes the square root of the low single-precision floating-point value in the source operand (second operand) and stores the single-precision floating-point result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The first source operand and the destination operand are the same. Bits (VLMAX$1: 32$ ) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## SQRTSS (128-bit Legacy SSE version)

DEST[31:0] $\leqslant$ SQRT(SRC2[31:0])
DEST[VLMAX-1:32] (Unmodified)
VSQRTSS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SQRT(SRC2[31:0])
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
Intel C/C++ Compiler Intrinsic Equivalent
SQRTSS: __m128 _mm_sqrt_ss(__m128 a)
SIMD Floating-Point Exceptions
Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 3.

## STAC-Set AC Flag in EFLAGS Register

| Opcode | Instruction | Op/ <br> En | 64-bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 01 CB | STAC | NP | Valid | Valid | Set the AC flag in the EFLAGS register. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Sets the AC flag bit in EFLAGS register. This may enable alignment checking of user-mode data accesses. This allows explicit supervisor-mode data accesses to user-mode pages even if the SMAP bit is set in the CR4 register.
This instruction's operation is the same in non-64-bit modes and 64-bit mode. Attempts to execute STAC when CPL > 0 cause \#UD.

Operation
EFLAGS.AC $\leftarrow 1$;

Flags Affected
AC set. Other flags are unaffected.

Protected Mode Exceptions
\#UD If the LOCK prefix is used.
If the CPL > 0 .
If CPUID. $(E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX} . \mathrm{SMAP}[$ bit 20] $=0$.

## Real-Address Mode Exceptions

\#UD If the LOCK prefix is used.
If CPUID. $(E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX} . \mathrm{SMAP}[$ bit 20] $=0$.
Virtual-8086 Mode Exceptions
\#UD The STAC instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions

```
#UD If the LOCK prefix is used.
    If the CPL > 0.
    If CPUID.(EAX=07H, ECX=0H):EBX.SMAP[bit 20] = 0.
```


## 64-Bit Mode Exceptions

\#UD If the LOCK prefix is used.
If the CPL $>0$.
If CPUID. $(E A X=07 \mathrm{H}, \mathrm{ECX}=0 \mathrm{H}): \mathrm{EBX} . \mathrm{SMAP}[$ bit 20] $=0$.

## STC-Set Carry Flag

| Opcode | Instruction | Op/ | 64-Bit | Compat/ | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F9 | En | Mode | Leg Mode |  |  |
| STC | NP | Valid | Valid | Set CF flag. |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Sets the CF flag in the EFLAGS register. Operation is the same in all modes.

Operation
$C F \leftarrow 1$;

Flags Affected
The CF flag is set. The OF, ZF, SF, AF, and PF flags are unaffected.

Exceptions (All Operating Modes)
\#UD If the LOCK prefix is used.

## STD-Set Direction Flag

| Opcode | Instruction | Op/ | 64-bit | Compat/ | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| FD | En | Mode | Leg Mode |  |  |
|  | STD | NP | Valid | Valid | Set DF flag. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Sets the DF flag in the EFLAGS register. When the DF flag is set to 1 , string operations decrement the index registers (ESI and/or EDI). Operation is the same in all modes.

Operation
$D F \leftarrow 1 ;$

Flags Affected
The DF flag is set. The CF, OF, ZF, SF, AF, and PF flags are unaffected.

Exceptions (All Operating Modes)
\#UD
If the LOCK prefix is used.

STI-Set Interrupt Flag

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid |
| :--- | :--- | :--- | :--- | :--- |
| FB | NP | Valid | Sescription interrupt flag; external, maskable |  |
| interrupts enabled at the end of the next |  |  |  |  |
| instruction. |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

If protected-mode virtual interrupts are not enabled, STI sets the interrupt flag (IF) in the EFLAGS register. After the IF flag is set, the processor begins responding to external, maskable interrupts after the next instruction is executed. The delayed effect of this instruction is provided to allow interrupts to be enabled just before returning from a procedure (or subroutine). For instance, if an STI instruction is followed by an RET instruction, the RET instruction is allowed to execute before external interrupts are recognized ${ }^{1}$. If the STI instruction is followed by a CLI instruction (which clears the IF flag), the effect of the STI instruction is negated.
The IF flag and the STI and CLI instructions do not prohibit the generation of exceptions and NMI interrupts. NMI interrupts (and SMIs) may be blocked for one macroinstruction following an STI.
When protected-mode virtual interrupts are enabled, CPL is 3, and IOPL is less than 3; STI sets the VIF flag in the EFLAGS register, leaving IF unaffected.
Table 4-16 indicates the action of the STI instruction depending on the processor's mode of operation and the CPL/IOPL settings of the running program or procedure.
Operation is the same in all modes.
Table 4-16. Decision Table for STI Results

| CRO.PE | EFLAGS.VM | EFLAGS.IOPL | CS.CPL | CR4.PVI | EFLAGS.VIP | CR4.VME | STI Result |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | X | X | X | $\mathrm{IF}=\mathbf{1}$ |
| 1 | 0 | $\geq$ CPL | X | X | X | X | $\mathrm{IF}=\mathbf{1}$ |
| 1 | 0 | $<$ CPL | 3 | 1 | X | X | VIF $=\mathbf{1}$ |
| 1 | 0 | $<$ CPL | $<3$ | X | X | X | GP fault |
| 1 | 0 | $<$ CPL | X | 0 | X | X | GP Fault |
| 1 | 0 | $<$ CPL | X | X | 1 | X | GP Fault |
| 1 | 1 | 3 | X | X | X | X | IF $=\mathbf{1}$ |
| 1 | 1 | $<3$ | X | X | 0 | 1 | VIF $=\mathbf{1}$ |
| 1 | 1 | $<3$ | X | X | 1 | X | GP Fault |
| 1 | 1 | $<3$ | X | X | X | 0 | GP Fault |

## NOTES:

$X=$ This setting has no impact.

1. The STI instruction delays recognition of interrupts only if it is executed with EFLAGS.IF $=0$. In a sequence of STI instructions, only the first instruction in the sequence is guaranteed to delay interrupts.
In the following instruction sequence, interrupts may be recognized before RET executes:
STI
STI
RET
```
Operation
IF PE = O (* Executing in real-address mode *)
    THEN
        IF \leftarrow 1; (* Set Interrupt Flag *)
    ELSE (* Executing in protected mode or virtual-8086 mode *)
        IF VM=0 (* Executing in protected mode*)
            THEN
                IF IOPL \geqCPL
                            THEN
                            IF \leftarrow 1; (* Set Interrupt Flag *)
                ELSE
                            IF (IOPL < CPL) and (CPL = 3) and (PVI = 1)
                            THEN
                            VIF \leftarrow 1; (* Set Virtual Interrupt Flag *)
                    ELSE
                                #GP(0);
                            Fl;
                Fl;
            ELSE (* Executing in Virtual-8086 mode *)
                IF IOPL = 3
                    THEN
                    IF}\leftarrow 1; (* Set Interrupt Flag *)
                ELSE
                        IF ((IOPL < 3) and (VIP = 0) and (VME = 1))
                            THEN
                            VIF \leftarrow 1; (* Set Virtual Interrupt Flag *)
                            ELSE
                            #GP(0); (* Trap to virtual-8086 monitor *)
                            Fl;
                    Fl;
        Fl;
Fl;
```

Flags Affected
The IF flag is set to 1 ; or the VIF flag is set to 1 . Other flags are unaffected.

## Protected Mode Exceptions

\#GP(0) If the CPL is greater (has less privilege) than the IOPL of the current program or procedure.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

STMXCSR-Store MXCSR Register State

| Opcode*I | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF AE 13 | M | V/V | SSE | Store contents of MXCSR register to m32. |
| STMXCSR m32 |  |  |  |  |
| VEX.LZ.OF.WIG AE 13 <br> VSTMXCSR $m 32$ |  | V/V | AVX | Store contents of MXCSR register to m32. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m (w) | NA | NA | NA |

## Description

Stores the contents of the MXCSR control and status register to the destination operand. The destination operand is a 32-bit memory location. The reserved bits in the MXCSR register are stored as 0s.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.
VEX.L must be 0, otherwise instructions will \#UD.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

Operation
m32 $\leftarrow$ MXCSR;

Intel C/C++ Compiler Intrinsic Equivalent
_mm_getcsr(void)

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 5; additionally
\#UD If VEX.L= 1,
If VEX.vvvv $\neq 1111 \mathrm{~B}$.

## STOS/STOSB/STOSW/STOSD/STOSQ—Store String

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AA | STOS m8 | NA | Valid | Valid | For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI. |
| $A B$ | STOS m16 | NA | Valid | Valid | For legacy mode, store AX at address ES:(E)DI; For 64-bit mode store AX at address RDI or EDI. |
| $A B$ | STOS m32 | NA | Valid | Valid | For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI. |
| REX.W + AB | STOS m64 | NA | Valid | N.E. | Store RAX at address RDI or EDI. |
| AA | STOSB | NA | Valid | Valid | For legacy mode, store AL at address ES:(E)DI; For 64-bit mode store AL at address RDI or EDI. |
| $A B$ | STOSW | NA | Valid | Valid | For legacy mode, store $A X$ at address ES:(E)DI; For 64-bit mode store $A X$ at address RDI or EDI. |
| $A B$ | STOSD | NA | Valid | Valid | For legacy mode, store EAX at address ES:(E)DI; For 64-bit mode store EAX at address RDI or EDI. |
| REX.W + AB | STOSQ | NA | Valid | N.E. | Store RAX at address RDI or EDI. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NA | NA | NA | NA | NA |

## Description

In non-64-bit and default 64-bit mode; stores a byte, word, or doubleword from the AL, AX, or EAX register (respectively) into the destination operand. The destination operand is a memory location, the address of which is read from either the ES:EDI or ES:DI register (depending on the address-size attribute of the instruction and the mode of operation). The ES segment cannot be overridden with a segment override prefix.
At the assembly-code level, two forms of the instruction are allowed: the "explicit-operands" form and the "nooperands" form. The explicit-operands form (specified with the STOS mnemonic) allows the destination operand to be specified explicitly. Here, the destination operand should be a symbol that indicates the size and location of the destination value. The source operand is then automatically selected to match the size of the destination operand (the AL register for byte operands, AX for word operands, EAX for doubleword operands). The explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the destination operand symbol must specify the correct type (size) of the operand (byte, word, or doubleword), but it does not have to specify the correct location. The location is always specified by the ES:(E)DI register. These must be loaded correctly before the store string instruction is executed.
The no-operands form provides "short forms" of the byte, word, doubleword, and quadword versions of the STOS instructions. Here also ES:(E)DI is assumed to be the destination operand and AL, AX, or EAX is assumed to be the source operand. The size of the destination and source operands is selected by the mnemonic: STOSB (byte read from register AL), STOSW (word from AX), STOSD (doubleword from EAX).
After the byte, word, or doubleword is transferred from the register to the memory location, the (E)DI register is incremented or decremented according to the setting of the DF flag in the EFLAGS register. If the DF flag is 0 , the register is incremented; if the DF flag is 1 , the register is decremented (the register is incremented or decremented by 1 for byte operations, by 2 for word operations, by 4 for doubleword operations).

## NOTE

To improve performance, more recent processors support modifications to the processor's operation during the string store operations initiated with STOS and STOSB. See Section 7.3.9.3 in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1 for additional information on fast-string operation.

In 64-bit mode, the default address size is 64 bits, 32 -bit address size is supported using the prefix 67 H . Using a REX prefix in the form of REX. W promotes operation on doubleword operand to 64 bits. The promoted no-operand mnemonic is STOSQ. STOSQ (and its explicit operands variant) store a quadword from the RAX register into the destination addressed by RDI or EDI. See the summary chart at the beginning of this section for encoding data and limits.
The STOS, STOSB, STOSW, STOSD, STOSQ instructions can be preceded by the REP prefix for block loads of ECX bytes, words, or doublewords. More often, however, these instructions are used within a LOOP construct because data needs to be moved into the AL, AX, or EAX register before it can be stored. See "REP/REPE/REPZ /REPNE/REPNZ—Repeat String Operation Prefix" in this chapter for a description of the REP prefix.

```
Operation
Non-64-bit Mode:
IF (Byte store)
    THEN
            DEST }\leftarrowAL
                    THEN IF DF = 0
                        THEN (E)DI \leftarrow (E)DI + 1;
                    ELSE (E)DI }\leftarrow(E)DI - 1;
                    FI;
        ELSE IF (Word store)
            THEN
                    DEST \leftarrowAX;
                            THEN IF DF = 0
                            THEN (E)DI }\leftarrow(E)DI + 2;
                            ELSE (E)DI \leftarrow (E)DI - 2;
                    FI;
            FI;
        ELSE IF (Doubleword store)
            THEN
            DEST \leftarrowEAX;
                THEN IF DF = 0
                        THEN (E)DI \leftarrow (E)DI + 4;
                        ELSE (E)DI \leftarrow (E)DI - 4;
                Fl;
        FI;
FI;
64-bit Mode:
```

```
IF (Byte store)
```

IF (Byte store)
THEN
THEN
DEST $\leftarrow A L ;$
DEST $\leftarrow A L ;$
THEN IF DF = 0
THEN IF DF = 0
THEN $(R \mid E) D I \leftarrow(R \mid E) D I+1 ;$
THEN $(R \mid E) D I \leftarrow(R \mid E) D I+1 ;$
ELSE $(R \mid E) D I \leftarrow(R \mid E) D I-1 ;$
ELSE $(R \mid E) D I \leftarrow(R \mid E) D I-1 ;$
FI;
FI;
ELSE IF (Word store)

```
    ELSE IF (Word store)
```

THEN
DEST $\leftarrow A X ;$
THEN IF DF $=0$
THEN $(R \mid E) D I \leftarrow(R \mid E) D I+2 ;$
ELSE $(R \mid E) D I \leftarrow(R \mid E) D I-2 ;$
FI;
FI;
ELSE IF (Doubleword store)
THEN
DEST $\leftarrow E A X ;$
THEN IF DF $=0$
THEN $(R \mid E) D I \leftarrow(R \mid E) D I+4 ;$
ELSE $(R \mid E) D I \leftarrow(R \mid E) D I-4 ;$
FI;
FI;
ELSE IF (Quadword store using REX.W )
THEN
DEST $\leftarrow$ RAX;
THEN IF DF $=0$
THEN $(R \mid E) D I \leftarrow(R \mid E) D I+8 ;$
ELSE $(R \mid E) D I \leftarrow(R \mid E) D I-8 ;$
Fl ;
Fl ;
Fl ;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If the destination is located in a non-writable segment.
If a memory operand effective address is outside the limit of the ES segment.
If the ES register contains a NULL segment selector.
\#PF(fault-code) If a page fault occurs.
\# $A C(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#GP If a memory operand effective address is outside the ES segment limit.
\#UD If the LOCK prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the ES segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

```
64-Bit Mode Exceptions
#GP(0) If the memory address is in a non-canonical form.
#PF(fault-code) If a page fault occurs.
#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the
    current privilege level is 3.
#UD If the LOCK prefix is used.
```


## STR-Store Task Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF $00 / 1$ | STR r/m16 | M | Valid | Valid | Stores segment selector from TR in $\mathrm{r} / \mathrm{m} 16$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (w) | NA | NA | NA |

## Description

Stores the segment selector from the task register (TR) in the destination operand. The destination operand can be a general-purpose register or a memory location. The segment selector stored with this instruction points to the task state segment (TSS) for the currently running task.
When the destination operand is a 32 -bit register, the 16 -bit segment selector is copied into the lower 16 bits of the register and the upper 16 bits of the register are cleared. When the destination operand is a memory location, the segment selector is written to memory as a 16-bit quantity, regardless of operand size.
In 64-bit mode, operation is the same. The size of the memory operand is fixed at 16 bits. In register stores, the 2byte TR is zero extended if stored to a 64-bit register.
The STR instruction is useful only in operating-system software. It can only be executed in protected mode.

## Operation

DEST $\leftarrow \operatorname{TR}$ (SegmentSelector);

Flags Affected
None.

## Protected Mode Exceptions

\#GP(0) If the destination is a memory operand that is located in a non-writable segment or if the effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# $A C(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .
\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#UD The STR instruction is not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD The STR instruction is not recognized in virtual-8086 mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :--- | :--- |
| \#SS(U) | If the stack address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If the LOCK prefix is used. |

SUB-Subtract

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2C ib | SUB AL, imm8 | I | Valid | Valid | Subtract imm8 from AL. |
| 2D iw | SUB AX, imm16 | I | Valid | Valid | Subtract imm16 from AX. |
| 2D id | SUB EAX, imm32 | 1 | Valid | Valid | Subtract imm32 from EAX. |
| REX.W + 2D id | SUB RAX, imm32 | I | Valid | N.E. | Subtract imm32 sign-extended to 64-bits from RAX. |
| $80 / 5 \mathrm{ib}$ | SUB r/m8, imm8 | MI | Valid | Valid | Subtract imm8 from r/m8. |
| REX + $80 / 5 \mathrm{ib}$ | SUB r/m8*, imm8 | MI | Valid | N.E. | Subtract imm8 from r/m8. |
| $81 / 5 \mathrm{iw}$ | SUB r/m16, imm16 | MI | Valid | Valid | Subtract imm16 from r/m16. |
| $81 / 5$ id | SUB r/m32, imm32 | MI | Valid | Valid | Subtract imm32 from r/m32. |
| REX.W + $81 / 5$ id | SUB r/m64, imm32 | MI | Valid | N.E. | Subtract imm32 sign-extended to 64-bits from r/m64. |
| $83 / 5 \mathrm{ib}$ | SUB r/m16, imm8 | MI | Valid | Valid | Subtract sign-extended imm8 from r/m16. |
| $83 / 5 \mathrm{ib}$ | SUB r/m32, imm8 | MI | Valid | Valid | Subtract sign-extended imm8 from r/m32. |
| REX.W + $83 / 5 \mathrm{ib}$ | SUB r/m64, imm8 | MI | Valid | N.E. | Subtract sign-extended imm8 from r/m64. |
| $28 / r$ | SUB r/m8, r8 | MR | Valid | Valid | Subtract r8 from $\mathrm{r} / \mathrm{m8}$. |
| REX + $28 / r$ | SUB r/m8*, r8* | MR | Valid | N.E. | Subtract r8 from $\mathrm{r} / \mathrm{m8}$. |
| $29 / r$ | SUB r/m16, r16 | MR | Valid | Valid | Subtract r16 from r/m16. |
| 29 /r | SUB r/m32, r32 | MR | Valid | Valid | Subtract r32 from r/m32. |
| REX.W + $29 / r$ | SUB r/m64, r64 | MR | Valid | N.E. | Subtract r64 from r/m64. |
| 2A/r | SUB r8, r/m8 | RM | Valid | Valid | Subtract $\mathrm{r} / \mathrm{m8} 8$ from r 8. |
| REX + 2A/r | SUB r8*, r/m8* | RM | Valid | N.E. | Subtract $\mathrm{r} / \mathrm{m8} 8$ from r 8. |
| $2 \mathrm{~B} / \mathrm{r}$ | SUB r16, r/m16 | RM | Valid | Valid | Subtract r/m16 from r16. |
| 2B/r | SUB r32, r/m32 | RM | Valid | Valid | Subtract r/m32 from r32. |
| REX.W + 2B/r | SUB r64, r/m64 | RM | Valid | N.E. | Subtract r/m64 from r64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| I | AL/AX/EAX/RAX | imm8/26/32 | NA | NA |
| MI | ModRM:r/m $(r, w)$ | imm8/26/32 | NA | NA |
| MR | ModRM:r/m $(r, w)$ | ModRM:reg $(r)$ | NA | NA |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Subtracts the second operand (source operand) from the first operand (destination operand) and stores the result in the destination operand. The destination operand can be a register or a memory location; the source operand can be an immediate, register, or memory location. (However, two memory operands cannot be used in one instruction.) When an immediate value is used as an operand, it is sign-extended to the length of the destination operand format.

The SUB instruction performs integer subtraction. It evaluates the result for both signed and unsigned integer operands and sets the OF and CF flags to indicate an overflow in the signed or unsigned result, respectively. The SF flag indicates the sign of the signed result.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

## Operation

DEST $\leftarrow($ DEST - SRC);

## Flags Affected

The OF, SF, ZF, AF, PF, and CF flags are set according to the result.

## Protected Mode Exceptions

| \#GP(0) | If the destination is located in a non-writable segment. |
| :---: | :---: |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Real-Address Mod | xceptions |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mo | Exceptions |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

SUBPD-Subtract Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 OF 5C /r <br> SUBPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Subtract packed double-precision floatingpoint values in $x m m 2 / m 128$ from $x m m 1$. |
| VEX.NDS.128.66.0F.WIG 5C / VSUBPD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed double-precision floatingpoint values in $x \mathrm{~mm} 3 / \mathrm{mem}$ from $x \mathrm{~mm} 2$ and stores result in $x m m 1$. |
| VEX.NDS.256.66.0F.WIG 5C /r VSUBPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Subtract packed double-precision floatingpoint values in ymm3/mem from ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a SIMD subtract of the two packed double-precision floating-point values in the source operand (second operand) from the two packed double-precision floating-point values in the destination operand (first operand), and stores the packed double-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 11-3 in the Intel ${ }^{8} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
SUBPD (128-bit Legacy SSE version)
DEST[63:0] < DEST[63:0] - SRC[63:0]
DEST[127:64] < DEST[127:64] - SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
VSUBPD (VEX.128 encoded version)
DEST[63:0] < SRC1[63:0] - SRC2[63:0]
DEST[127:64] < SRC1[127:64] - SRC2[127:64]
DEST[VLMAX-1:128] <0
```

VSUBPD (VEX. 256 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] - SRC2[127:64]
DEST[191:128] \& SRC1[191:128] - SRC2[191:128]
DEST[255:192] $\leftarrow$ SRC1[255:192] - SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
SUBPD: __m128d _mm_sub_pd (m128d a, m128d b)
VSUBPD: __m256d _mm256_sub_pd (__m256d a, __m256d b);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 2.

## SUBPS—Subtract Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 5C /r SUBPS xmm1 xmm2/m128 | RM | V/V | SSE | Subtract packed single-precision floating-point values in xmm2/mem from xmm1. |
| VEX.NDS.128.0F.WIG 5C / VSUBPS xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Subtract packed single-precision floating-point values in xmm3/mem from xmm2 and stores result in xmm1. |
| VEX.NDS.256.0F.WIG 5C /г VSUBPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Subtract packed single-precision floating-point values in ymm3/mem from ymm2 and stores result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r,w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m $(r)$ | NA |

## Description

Performs a SIMD subtract of the four packed single-precision floating-point values in the source operand (second operand) from the four packed single-precision floating-point values in the destination operand (first operand), and stores the packed single-precision floating-point results in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register. See Figure 10-5 in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a SIMD doubleprecision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.

VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
SUBPS (128-bit Legacy SSE version)
DEST[31:0] < SRC1[31:0] - SRC2[31:0]
DEST[63:32] & SRC1[63:32] - SRC2[63:32]
DEST[95:64] \leftarrow SRC1[95:64] - SRC2[95:64]
DEST[127:96] < SRC1[127:96] - SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)
```

```
VSUBPS (VEX. }128\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0] - SRC2[31:0]
DEST[63:32] < SRC1[63:32] - SRC2[63:32]
DEST[95:64] < SRC1[95:64] - SRC2[95:64]
DEST[127:96] < SRC1[127:96] - SRC2[127:96]
DEST[VLMAX-1:128] <0
```


## VSUBPS (VEX. 256 encoded version)

DEST[31:0] $\leftarrow$ SRC1[31:0] - SRC2[31:0]
DEST[63:32] \& SRC1[63:32] - SRC2[63:32]
DEST[95:64] \& SRC1[95:64] - SRC2[95:64]
DEST[127:96] < SRC1[127:96] - SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] - SRC2[159:128]
DEST[191:160] $\leftarrow$ SRC1[191:160] - SRC2[191:160]
DEST[223:192] ↔SRC1[223:192] - SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] - SRC2[255:224].

Intel C/C++ Compiler Intrinsic Equivalent
SUBPS: __m128 _mm_sub_ps(__m128 a, __m128 b)
VSUBPS: __m256 _mm256_sub_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

Other Exceptions
See Exceptions Type 2.

## SUBSD-Subtract Scalar Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| F2 OF 5C /г SUBSD xmm1, xmm2/m64 | RM | V/V | SSE2 | Subtracts the low double-precision floatingpoint values in xmm2/mem64 from xmm1. |
| VEX.NDS.LIG.F2.0F.WIG 5C / VSUBSD xmm1,xmm2, xmm3/m64 | RVM | V/V | AVX | Subtract the low double-precision floatingpoint value in $x m m 3 / m e m$ from $x m m 2$ and store the result in $x \mathrm{~mm} 1$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

Description
Subtracts the low double-precision floating-point value in the source operand (second operand) from the low double-precision floating-point value in the destination operand (first operand), and stores the double-precision floating-point result in the destination operand. The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Figure 11-4 in the Intel ${ }^{\circledR} 64$ and IA- 32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:64) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:64) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

## SUBSD (128-bit Legacy SSE version)

DEST[63:0] Һ DEST[63:0] - SRC[63:0]
DEST[VLMAX-1:64] (Unmodified)

## VSUBSD (VEX. 128 encoded version)

DEST[63:0] $\leftarrow$ SRC1[63:0] - SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
SUBSD: __m128d _mm_sub_sd (m128d a, m128d b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 3.

## SUBSS—Subtract Scalar Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF 5C /r <br> SUBSS xmm1, xmm2/m32 | RM | V/V | SSE | Subtract the lower single-precision floatingpoint values in $x m m 2 / m 32$ from $x m m 1$. |
| VEX.NDS.LIG.F3.OF.WIG 5C / VSUBSS $x m m 1, x m m 2, x m m 3 / m 32$ | RVM | V/V | AVX | Subtract the low single-precision floatingpoint value in $\mathrm{xmm} 3 / \mathrm{mem}$ from xmm 2 and store the result in xmm 1 . |


| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |
| RVM | ModRM:reg $(w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Subtracts the low single-precision floating-point value in the source operand (second operand) from the low singleprecision floating-point value in the destination operand (first operand), and stores the single-precision floatingpoint result in the destination operand. The source operand can be an XMM register or a 32-bit memory location. The destination operand is an XMM register. The three high-order doublewords of the destination operand remain unchanged. See Figure 10-6 in the Intel $®^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, for an illustration of a scalar single-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The destination and first source operand are the same. Bits (VLMAX-1:32) of the corresponding YMM destination register remain unchanged.
VEX. 128 encoded version: Bits (127:32) of the XMM register destination are copied from corresponding bits in the first source operand. Bits (VLMAX-1:128) of the destination YMM register are zeroed.

## Operation

SUBSS (128-bit Legacy SSE version)
DEST[31:0] < DEST[31:0] - SRC[31:0]
DEST[VLMAX-1:32] (Unmodified)
VSUBSS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] - SRC2[31:0]
DEST[127:32] $\leftarrow$ SRC1[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
SUBSS: __m128 _mm_sub_ss(__m128 a, __m128 b)

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal.

## Other Exceptions

See Exceptions Type 3.

SWAPGS—Swap GS Base Register

| Opcode | Instruction | Op/ <br> En <br> 64-Bit <br> Mode <br> NP <br> Valid | Compat/ <br> Leg Mode <br> Invalid | Description <br> Exchanges the current GS base register value <br> with the value contained in MSR address |
| :--- | :--- | :--- | :--- | :--- |
|  | SWAPGS |  |  |  |
| C0000102H. |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

SWAPGS exchanges the current GS base register value with the value contained in MSR address C0000102H (IA32_KERNEL_GS_BASE). The SWAPGS instruction is a privileged instruction intended for use by system software.

When using SYSCALL to implement system calls, there is no kernel stack at the OS entry point. Neither is there a straightforward method to obtain a pointer to kernel structures from which the kernel stack pointer could be read. Thus, the kernel cannot save general purpose registers or reference memory.

By design, SWAPGS does not require any general purpose registers or memory operands. No registers need to be saved before using the instruction. SWAPGS exchanges the CPL 0 data pointer from the IA32_KERNEL_GS_BASE MSR with the GS base register. The kernel can then use the GS prefix on normal memory references to access kernel data structures. Similarly, when the OS kernel is entered using an interrupt or exception (where the kernel stack is already set up), SWAPGS can be used to quickly get a pointer to the kernel data structures.
The IA32_KERNEL_GS_BASE MSR itself is only accessible using RDMSR/WRMSR instructions. Those instructions are only accessible at privilege level 0 . The WRMSR instruction ensures that the IA32_KERNEL_GS_BASE MSR contains a canonical address.

## Operation

```
IF CS.L\not= 1 (* Not in 64-Bit Mode *)
    THEN
        #UD; Fl;
IF CPL = = 0
    THEN #GP(0); Fl;
tmp \leftarrowGS.base;
GS.base \leftarrowIA32_KERNEL_GS_BASE;
IA32_KERNEL_GS_BASE \leftarrow tmp;
Flags Affected
None
Protected Mode Exceptions
```

```
#UD If Mode }==64\mathrm{ -Bit.
```

```
#UD If Mode }==64\mathrm{ -Bit.
```


## Real-Address Mode Exceptions

```
#UD If Mode }==64\mathrm{ -Bit.
```

\#UD If Mode }==64\mathrm{ -Bit.
Virtual-8086 Mode Exceptions
\#UD If Mode $\neq 64$-Bit.

```

Compatibility Mode Exceptions
\#UD If Mode \(\neq 64\)-Bit.

64-Bit Mode Exceptions
\#GP(0) If CPL \(\neq 0\).
If the LOCK prefix is used.

SYSCALL-Fast System Call
\begin{tabular}{|lllll}
\hline Opcode & Instruction & \begin{tabular}{llll} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} \\
OF 05 & SYSCALL & NP & Valid & Invalid
\end{tabular} \begin{tabular}{l} 
Fast call to privilege level 0 system \\
procedures.
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SYSCALL invokes an OS system-call handler at privilege level 0. It does so by loading RIP from the IA32_LSTAR MSR (after saving the address of the instruction following SYSCALL into RCX). (The WRMSR instruction ensures that the IA32_LSTAR MSR always contain a canonical address.)

SYSCALL also saves RFLAGS into R11 and then masks RFLAGS using the IA32_FMASK MSR (MSR address C 0000084 H ); specifically, the processor clears in RFLAGS every bit corresponding to a bit that is set in the IA32_FMASK MSR.
SYSCALL loads the CS and SS selectors with values derived from bits 47:32 of the IA32_STAR MSR. However, the CS and SS descriptor caches are not loaded from the descriptors (in GDT or LDT) referenced by those selectors. Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the responsibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values correspond to the fixed values loaded into the descriptor caches; the SYSCALL instruction does not ensure this correspondence.

The SYSCALL instruction does not save the stack pointer (RSP). If the OS system-call handler will change the stack pointer, it is the responsibility of software to save the previous value of the stack pointer. This might be done prior to executing SYSCALL, with software restoring the stack pointer with the instruction following SYSCALL (which will be executed after SYSRET). Alternatively, the OS system-call handler may save the stack pointer and restore it before executing SYSRET.

\section*{Operation}

IF (CS.L \(\neq 1\) ) or (IA32_EFER.LMA \(\neq 1\) ) or (IA32_EFER.SCE \(\neq 1\) )
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *) THEN \#UD;
Fl ;
\(\mathrm{RCX} \leftarrow \mathrm{RIP}\); (* Will contain address of next instruction *)
RIP \(\leftarrow\) IA32_LSTAR;
\(\mathrm{R} 11 \leftarrow\) RFLAGS;
RFLAGS \(\leftarrow\) RFLAGS AND NOT(IA32_FMASK);
CS.Selector \(\leftarrow\) IA32_STAR[47:32] AND FFFCH (* Operating system provides CS; RPL forced to 0 *)
(* Set rest of CS to a fixed value *)
CS.Base \(\leftarrow 0\); (* Flat segment *)
CS.Limit \(\leftarrow\) FFFFFFH; (* With 4-KByte granularity, implies a 4-GByte limit *)
CS.Type \(\leftarrow 11\); (* Execute/read code, accessed *)
CS.S \(\leftarrow 1\);
CS.DPL \(\leftarrow 0 ;\)
CS.P \(\leftarrow 1\);
CS.L \(\leftarrow 1 ; \quad\) (* Entry is to 64-bit mode *)
CS.D \(\leftarrow 0 ; \quad\) (* Required if CS.L = 1 *)
CS.G \(\leftarrow 1 ; \quad\) (* 4-KByte granularity *)
\(\mathrm{CPL} \leftarrow 0\);


SYSENTER-Fast System Call
\begin{tabular}{|llllll}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 34 & SYSENTER & NP & Valid & Valid & \begin{tabular}{l} 
Fast call to privilege level 0 system \\
procedures.
\end{tabular} \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Executes a fast call to a level 0 system procedure or routine. SYSENTER is a companion instruction to SYSEXIT. The instruction is optimized to provide the maximum performance for system calls from user code running at privilege level 3 to operating system or executive procedures running at privilege level 0.
When executed in IA-32e mode, the SYSENTER instruction transitions the logical processor to 64-bit mode; otherwise, the logical processor remains in protected mode.
Prior to executing the SYSENTER instruction, software must specify the privilege level 0 code segment and code entry point, and the privilege level 0 stack segment and stack pointer by writing values to the following MSRs:
- IA32_SYSENTER_CS (MSR address 174H) - The lower 16 bits of this MSR are the segment selector for the privilege level 0 code segment. This value is also used to determine the segment selector of the privilege level 0 stack segment (see the Operation section). This value cannot indicate a null selector.
- IA32_SYSENTER_EIP (MSR address 175H) - The value of this MSR is loaded into RIP (thus, this value references the first instruction of the selected operating procedure or routine). In protected mode, only bits 31:0 are loaded.
- IA32_SYSENTER_ESP (MSR address 176 H ) - The value of this MSR is loaded into RSP (thus, this value contains the stack pointer for the privilege level 0 stack). This value cannot represent a non-canonical address. In protected mode, only bits 31:0 are loaded.

These MSRs can be read from and written to using RDMSR/WRMSR. The WRMSR instruction ensures that the IA32_SYSENTER_EIP and IA32_SYSENTER_ESP MSRs always contain canonical addresses.

While SYSENTER loads the CS and SS selectors with values derived from the IA32_SYSENTER_CS MSR, the CS and SS descriptor caches are not loaded from the descriptors (in GDT or LDT) referenced by those selectors. Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the responsibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values correspond to the fixed values loaded into the descriptor caches; the SYSENTER instruction does not ensure this correspondence.
The SYSENTER instruction can be invoked from all operating modes except real-address mode.
The SYSENTER and SYSEXIT instructions are companion instructions, but they do not constitute a call/return pair. When executing a SYSENTER instruction, the processor does not save state information for the user code (e.g., the instruction pointer), and neither the SYSENTER nor the SYSEXIT instruction supports passing parameters on the stack.

To use the SYSENTER and SYSEXIT instructions as companion instructions for transitions between privilege level 3 code and privilege level 0 operating system procedures, the following conventions must be followed:
- The segment descriptors for the privilege level 0 code and stack segments and for the privilege level 3 code and stack segments must be contiguous in a descriptor table. This convention allows the processor to compute the segment selectors from the value entered in the SYSENTER_CS_MSR MSR.
- The fast system call "stub" routines executed by user code (typically in shared libraries or DLLs) must save the required return IP and processor state information if a return to the calling procedure is required. Likewise, the operating system or executive procedures called with SYSENTER instructions must have access to and use this saved return and state information when returning to the user code.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)

THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; FI;
Fl ;
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.

\section*{Operation}

IF CRO.PE \(=0\) OR IA32_SYSENTER_CS[15:2] = 0 THEN \#GP(0); FI;
```

RFLAGS.VM \leftarrow 0; (* Ensures protected mode execution *)
RFLAGS.IF \leftarrow0; (* Mask interrupts *)
IF in IA-32e mode
THEN
RSP \leftarrowIA32_SYSENTER_ESP;
RIP \leftarrowIA32_SYSENTER_EIP;
ELSE
ESP \leftarrowIA32_SYSENTER_ESP[31:0];
EIP \leftarrowIA32_SYSENTER_EIP[31:0];
FI;

```
CS.Selector \(\leftarrow\) IA32_SYSENTER_CS[15:0] AND FFFCH;
                                    (* Operating system provides CS; RPL forced to 0 *)
(* Set rest of CS to a fixed value *)
CS.Base \(\leftarrow 0\);
(* Flat segment *)
CS.Limit \(\leftarrow\) FFFFFFH;
(* With 4-KByte granularity, implies a 4-GByte limit *)
CS.Type \(\leftarrow 11\);
(* Execute/read code, accessed *)
CS.S \(\leftarrow 1\);
CS.DPL \(\leftarrow 0 ;\)
CS.P \(\leftarrow 1\);
IF in IA-32e mode
        THEN
            CS.L \(\leftarrow 1 ; \quad\) (* Entry is to 64-bit mode *)
            \(C S . D \leftarrow 0 ; \quad\) (* Required if CS.L = 1 *)
        ELSE
            CS.L \(\leftarrow 0\);
            CS.D \(\leftarrow 1 ; \quad\) (* 32-bit code segment*)
FI;
CS.G \(\leftarrow 1\);
(* 4-KByte granularity *)
CPL \(\leftarrow\); ;
SS.Selector \(\leftarrow\) CS.Selector + 8;
(* SS just above CS *)
(* Set rest of SS to a fixed value *)
SS.Base \(\leftarrow 0\);
(* Flat segment *)
SS.Limit \(\leftarrow\) FFFFFFH;
(* With 4-KByte granularity, implies a 4-GByte limit *)
SS.Type \(\leftarrow\) 3;
(* Read/write data, accessed *)

SS.S \(\leftarrow 1 ;\)
SS.DPL \(\leftarrow 0\);
SS.P \(\leftarrow 1\);
SS.B \(\leftarrow 1 ; \quad\) (* 32-bit stack segment*)
SS.G \(\leftarrow 1\);
(* 4-KByte granularity *)

Flags Affected
VM, IF (see Operation above)
Protected Mode Exceptions
\#GP(0) If IA32_SYSENTER_CS[15:2] \(=0\).
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#GP The SYSENTER instruction is not recognized in real-address mode.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions
Same exceptions as in protected mode.

SYSEXIT—Fast Return from Fast System Call
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline OF 35 & SYSEXIT & NP & Valid & Valid & Fast return to privilege level 3 user code. \\
\hline REX.W + OF 35 & SYSEXIT & NP & Valid & Valid & Fast return to 64-bit mode privilege level 3 user code. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Executes a fast return to privilege level 3 user code. SYSEXIT is a companion instruction to the SYSENTER instruction. The instruction is optimized to provide the maximum performance for returns from system procedures executing at protections levels 0 to user procedures executing at protection level 3 . It must be executed from code executing at privilege level 0.
With a 64-bit operand size, SYSEXIT remains in 64-bit mode; otherwise, it either enters compatibility mode (if the logical processor is in IA-32e mode) or remains in protected mode (if it is not).

Prior to executing SYSEXIT, software must specify the privilege level 3 code segment and code entry point, and the privilege level 3 stack segment and stack pointer by writing values into the following MSR and general-purpose registers:
- IA32_SYSENTER_CS (MSR address 174 H ) - Contains a 32 -bit value that is used to determine the segment selectors for the privilege level 3 code and stack segments (see the Operation section)
- RDX - The canonical address in this register is loaded into RIP (thus, this value references the first instruction to be executed in the user code). If the return is not to 64 -bit mode, only bits \(31: 0\) are loaded.
- ECX - The canonical address in this register is loaded into RSP (thus, this value contains the stack pointer for the privilege level 3 stack). If the return is not to 64-bit mode, only bits 31:0 are loaded.
The IA32_SYSENTER_CS MSR can be read from and written to using RDMSR and WRMSR.
While SYSEXIT loads the CS and SS selectors with values derived from the IA32_SYSENTER_CS MSR, the CS and SS descriptor caches are not loaded from the descriptors (in GDT or LDT) referenced by those selectors. Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the responsibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values correspond to the fixed values loaded into the descriptor caches; the SYSEXIT instruction does not ensure this correspondence.
The SYSEXIT instruction can be invoked from all operating modes except real-address mode and virtual-8086 mode.

The SYSENTER and SYSEXIT instructions were introduced into the IA-32 architecture in the Pentium II processor. The availability of these instructions on a processor is indicated with the SYSENTER/SYSEXIT present (SEP) feature flag returned to the EDX register by the CPUID instruction. An operating system that qualifies the SEP flag must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present. For example:

IF CPUID SEP bit is set
THEN IF (Family = 6) and (Model < 3) and (Stepping < 3)
THEN
SYSENTER/SYSEXIT_Not_Supported; FI;
ELSE
SYSENTER/SYSEXIT_Supported; FI;
FI ;
When the CPUID instruction is executed on the Pentium Pro processor (model 1), the processor returns a the SEP flag as set, but does not support the SYSENTER/SYSEXIT instructions.
```

Operation
IF IA32_SYSENTER_CS[15:2] = 0 OR CRO.PE = 0 OR CPL = 0 THEN \#GP(0); Fl;
IF operand size is 64-bit
THEN (* Return to 64-bit mode *)
RSP \leftarrowRCX;
RIP }\leftarrowRDX
ELSE (* Return to protected mode or compatibility mode *)
RSP \leftarrowECX;
RIP }\leftarrowEEX
Fl;
IF operand size is 64-bit (* Operating system provides CS; RPL forced to 3 *)
THEN CS.Selector \leftarrowIA32_SYSENTER_CS[15:0] + 32;
ELSE CS.Selector \leftarrowIA32_SYSENTER_CS[15:0] + 16;
Fl;
CS.Selector \leftarrow CS.Selector OR 3; (* RPL forced to 3 *)
(* Set rest of CS to a fixed value *)
CS.Base \leftarrow 0; (* Flat segment *)
CS.Limit \leftarrowFFFFFF; (* With 4-KByte granularity, implies a 4-GByte limit *)
CS.Type \leftarrow 11; (* Execute/read code, accessed *)
CS.S \leftarrow 1;
CS.DPL \leftarrow3;
CS.P \leftarrow 1;
IF operand size is 64-bit
THEN (* return to 64-bit mode *)
CS.L }\leftarrow1; (* 64-bit code segment *)
CS.D \leftarrow0; (* Required if CS.L = 1 *)
ELSE (* return to protected mode or compatibility mode *)
CS.L \leftarrow0;
CS.D \leftarrow 1;
(* 32-bit code segment*)
Fl;
CS.G \leftarrow 1; (* 4-KByte granularity *)
CPL}\leftarrow3
SS.Selector \leftarrow CS.Selector + 8; (* SS just above CS *)
(* Set rest of SS to a fixed value *)
SS.Base \leftarrow 0;
SS.Limit \leftarrowFFFFFFH
(* With 4-KByte granularity, implies a 4-GByte limit *)
SS.Type \leftarrow 3; (* Read/write data, accessed *)
SS.S \leftarrow1;
SS.DPL \leftarrow3;
SS.P}\leftarrow1
SS.B}\leftarrow 1; (* 32-bit stack segment*)
SS.G\leftarrow 1; (* 4-KByte granularity *)
Flags Affected
None.
Protected Mode Exceptions

| \#GP(0) | If IA32_SYSENTER_CS[15:2] $=0$. |
| :--- | :--- |
| \#UD | If CPL $\neq 0$. |
|  | If the LOCK prefix is used. |

```
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Real-Address Mode Exceptions} \\
\hline \#GP & The SYSEXIT instruction is not recognized in real-address mode. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline \multicolumn{2}{|l|}{Virtual-8086 Mode Exceptions} \\
\hline \#GP(0) & The SYSEXIT instruction is not recognized in virtual-8086 mode. \\
\hline \multicolumn{2}{|l|}{Compatibility Mode Exceptions} \\
\hline \multicolumn{2}{|l|}{Same exceptions as in protected mode.} \\
\hline \multicolumn{2}{|l|}{64-Bit Mode Exceptions} \\
\hline \multirow[t]{3}{*}{\#GP(0)} & If IA32_SYSENTER_CS \(=0\). \\
\hline & If CPL \(=0\). \\
\hline & If RCX or RDX contains a non-canonical address. \\
\hline \#UD & If the LOCK prefix is used. \\
\hline
\end{tabular}

\section*{SYSRET-Return From Fast System Call}
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64-Bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
Compat/ \\
Leg Mode
\end{tabular} & Description \\
OF 07 & SYSRET & NP & Valid & Invalid & \begin{tabular}{l} 
Return to compatibility mode from fast \\
system call
\end{tabular} \\
REX.W + OF 07 & SYSRET & NP & Valid & Invalid & Return to 64-bit mode from fast system call \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

SYSRET is a companion instruction to the SYSCALL instruction. It returns from an OS system-call handler to user code at privilege level 3. It does so by loading RIP from RCX and loading RFLAGS from R11. \({ }^{1}\) With a 64-bit operand size, SYSRET remains in 64-bit mode; otherwise, it enters compatibility mode and only the low 32 bits of the registers are loaded.

SYSRET loads the CS and SS selectors with values derived from bits 63:48 of the IA32_STAR MSR. However, the CS and SS descriptor caches are not loaded from the descriptors (in GDT or LDT) referenced by those selectors. Instead, the descriptor caches are loaded with fixed values. See the Operation section for details. It is the responsibility of OS software to ensure that the descriptors (in GDT or LDT) referenced by those selector values correspond to the fixed values loaded into the descriptor caches; the SYSRET instruction does not ensure this correspondence.
The SYSRET instruction does not modify the stack pointer (ESP or RSP). For that reason, it is necessary for software to switch to the user stack. The OS may load the user stack pointer (if it was saved after SYSCALL) before executing SYSRET; alternatively, user code may load the stack pointer (if it was saved before SYSCALL) after receiving control from SYSRET.

If the OS loads the stack pointer before executing SYSRET, it must ensure that the handler of any interrupt or exception delivered between restoring the stack pointer and successful execution of SYSRET is not invoked with the user stack. It can do so using approaches such as the following:
- External interrupts. The OS can prevent an external interrupt from being delivered by clearing EFLAGS.IF before loading the user stack pointer.
- Nonmaskable interrupts (NMIs). The OS can ensure that the NMI handler is invoked with the correct stack by using the interrupt stack table (IST) mechanism for gate 2 (NMI) in the IDT (see Section 6.14.5, "Interrupt Stack Table," in Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 3A).
- General-protection exceptions (\#GP). The SYSRET instruction generates \#GP(0) if the value of RCX is not canonical. The OS can address this possibility using one or more of the following approaches:
- Confirming that the value of RCX is canonical before executing SYSRET.
- Using paging to ensure that the SYSCALL instruction will never save a non-canonical value into RCX.
- Using the IST mechanism for gate 13 (\#GP) in the IDT.

\section*{Operation}

IF (CS.L \(\neq 1\) ) or (IA32_EFER.LMA \(\neq 1\) ) or (IA32_EFER.SCE \(\neq 1\) )
(* Not in 64-Bit Mode or SYSCALL/SYSRET not enabled in IA32_EFER *)
THEN \#UD; Fl;
IF (CPL \(\neq 0)\) OR (RCX is not canonical) THEN \#GP(0); FI;
1. Regardless of the value of R11, the RF and VM flags are always 0 in RFLAGS after execution of SYSRET. In addition, all reserved bits in RFLAGS retain the fixed values.
```

IF (operand size is 64-bit)
THEN (* Return to 64-Bit Mode *)
RIP }\leftarrow\textrm{RCX}
ELSE (* Return to Compatibility Mode *)
RIP \leftarrow ECX;
FI;
RFLAGS \leftarrow (R11 \& 3C7FD7H)| 2; (* Clear RF, VM, reserved bits; set bit 2 *)
IF (operand size is 64-bit)
THEN CS.Selector \leftarrow IA32_STAR[63:48]+16;
ELSE CS.Selector \leftarrowIA32_STAR[63:48];
FI;
CS.Selector \leftarrow CS.Selector OR 3; (* RPL forced to 3 *)
(* Set rest of CS to a fixed value *)
CS.Base \leftarrow0; (* Flat segment *)
CS.Limit \leftarrowFFFFFFH; (* With 4-KByte granularity, implies a 4-GByte limit *)
CS.Type \leftarrow 11; (* Execute/read code, accessed *)
CS.S \leftarrow1;
CS.DPL \leftarrow3;
CS.P \leftarrow 1;
IF (operand size is 64-bit)
THEN (* Return to 64-Bit Mode *)
CS.L \leftarrow 1; (* 64-bit code segment *)
CS.D }\leftarrow0; (* Required if CS.L = 1 *)
ELSE (* Return to Compatibility Mode *)
CS.L\leftarrow0;
(* Compatibility mode *)
CS.D }\leftarrow 1; (* 32-bit code segment *)
FI;
CS.G }\leftarrow 1; (* 4-KByte granularity *)
CPL}\leftarrow0
SS.Selector \leftarrow (IA32_STAR[63:48]+8) OR 3; (* RPL forced to 3 *)
(* Set rest of SS to a fixed value *)
SS.Base \leftarrow0; (* Flat segment *)
SS.Limit \leftarrowFFFFFH; (* With 4-KByte granularity, implies a 4-GByte limit *)
SS.Type \leftarrow 3; (* Read/write data, accessed *)
SS.S \leftarrow1;
SS.DPL \leftarrow3;
SS.P\leftarrow1;
SS.B\leftarrow1; (* 32-bit stack segment*)
SS.G\leftarrow \&;
(* 4-KByte granularity *)
Flags Affected
All.
Protected Mode Exceptions
\#UD
The SYSRET instruction is not recognized in protected mode.
Real-Address Mode Exceptions
\#UD The SYSRET instruction is not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD The SYSRET instruction is not recognized in virtual-8086 mode.

```

\section*{Compatibility Mode Exceptions}
\#UD The SYSRET instruction is not recognized in compatibility mode.
64-Bit Mode Exceptions
\#UD
If IA32_EFER.SCE \(=0\).
If the LOCK prefix is used.
\#GP(0) If CPL \(\neq 0\).
If RCX contains a non-canonical address.

\section*{TEST-Logical Compare}
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64-Bit } \\
& \text { Mode }
\end{aligned}
\] & Compat/ Leg Mode & Description \\
\hline A8 ib & TEST AL, imm8 & 1 & Valid & Valid & AND imm8 with AL; set SF, ZF, PF according to result. \\
\hline A9 iw & TEST AX, imm16 & 1 & Valid & Valid & AND imm16 with \(A X\); set \(S F, Z F, P F\) according to result. \\
\hline A9 id & TEST EAX, imm32 & 1 & Valid & Valid & AND imm32 with EAX; set SF, ZF, PF according to result. \\
\hline REX.W + A9 id & TEST RAX, imm32 & 1 & Valid & N.E. & AND imm32 sign-extended to 64-bits with RAX; set SF, ZF, PF according to result. \\
\hline F6 /0 ib & TEST r/m8, imm8 & MI & Valid & Valid & AND imm8 with \(\mathrm{r} / \mathrm{m8}\); set SF, ZF, PF according to result. \\
\hline REX + F6 /0 ib & TEST r/m8*, imm8 & MI & Valid & N.E. & AND imm8 with r/m8; set SF, ZF, PF according to result. \\
\hline F7 /0 iw & TEST r/m16, imm16 & MI & Valid & Valid & AND imm16 with \(\Gamma / m 16\); set SF, ZF, PF according to result. \\
\hline F7 10 id & TEST r/m32, imm32 & MI & Valid & Valid & AND imm32 with r/m32; set SF, ZF, PF according to result. \\
\hline REX.W + F7 /0 id & TEST r/m64, imm32 & MI & Valid & N.E. & AND imm32 sign-extended to 64-bits with r/m64; set SF, ZF, PF according to result. \\
\hline \(84 / r\) & TEST r/m8, \(\mathrm{r}^{\text {8 }}\) & MR & Valid & Valid & AND r8 with \(r / m 8\); set SF, ZF, PF according to result. \\
\hline REX + \(84 /\) / & TEST r/m8*, \(\mathbf{r 8}^{*}\) & MR & Valid & N.E. & AND r8 with r/m8; set SF, ZF, PF according to result. \\
\hline \(85 / r\) & TEST r/m16, r16 & MR & Valid & Valid & AND r16 with r/m16; set SF, ZF, PF according to result. \\
\hline \(85 / r\) & TEST r/m32, r32 & MR & Valid & Valid & AND r32 with r/m32; set SF, ZF, PF according to result. \\
\hline REX.W + 85 /r & TEST r/m64, r64 & MR & Valid & N.E. & AND r64 with r/m64; set SF, ZF, PF according to result. \\
\hline
\end{tabular}

NOTES:
* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
I & AL/AX/EAX/RAX & imm8/16/32 & NA & NA \\
MI & ModRM: \(: / \mathrm{m}(r)\) & imm8/16/32 & NA & NA \\
MR & ModRM:r/m (r) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Computes the bit-wise logical AND of first operand (source 1 operand) and the second operand (source 2 operand) and sets the SF, ZF, and PF status flags according to the result. The result is then discarded.
In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.
```

Operation
TEMP \leftarrow SRC1 AND SRC2;
SF \leftarrowMSB(TEMP);
IF TEMP = 0
THEN ZF }\leftarrow1
ELSE ZF}\leftarrow0
FI:
PF \leftarrow BitwiseXNOR(TEMP[0:7]);
CF}\leftarrow0
OF}\leftarrow0
(* AF is undefined *)

```

\section*{Flags Affected}

The OF and CF flags are set to 0 . The SF, ZF, and PF flags are set according to the result (see the "Operation" section above). The state of the AF flag is undefined.

Protected Mode Exceptions
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
& If the DS, ES, FS, or GS register contains a NULL segment selector. \\
\#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) & \begin{tabular}{l} 
If a page fault occurs. \\
\#AC(0)
\end{tabular} \\
\begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

Real-Address Mode Exceptions
\begin{tabular}{ll} 
\#GP & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS & If a memory operand effective address is outside the SS segment limit. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Virtual-8086 Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. \\
\#SS(0) & If a memory operand effective address is outside the SS segment limit. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & If alignment checking is enabled and an unaligned memory reference is made. \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular} \\
\#UD & If the LOCK prefix is used.
\end{tabular}

\section*{TZCNT - Count the Number of Trailing Zero Bits}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \hline 64 / 32 \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & \[
\begin{aligned}
& \hline \text { CPUID } \\
& \text { Feature } \\
& \text { Flag }
\end{aligned}
\] & Description \\
\hline F3 OF BC/r & RM & V/V & BMI1 & Count the number of trailing zero bits in r/m16, return result in r16. \\
\hline \multicolumn{5}{|l|}{TZCNT r16, r/m16} \\
\hline F3 OF BC/r & RM & V/V & BMI1 & Count the number of trailing zero bits in r/m32, return result in r32. \\
\hline TZCNT r32, r/m32 & & & & \\
\hline \begin{tabular}{l}
REX.W + F3 OF BC /r \\
TZCNT r64, r/m64
\end{tabular} & RM & V/N.E. & BMI1 & Count the number of trailing zero bits in r/m64, return result in r64. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (w) & ModRM: \(/ \mathrm{m} / \mathrm{m})\) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

TZCNT counts the number of trailing least significant zero bits in source operand (second operand) and returns the result in destination operand (first operand). TZCNT is an extension of the BSF instruction. The key difference between TZCNT and BSF instruction is that TZCNT provides operand size as output when source operand is zero while in the case of BSF instruction, if source operand is zero, the content of destination operand are undefined. On processors that do not support TZCNT, the instruction byte encoding is executed as BSF.

\section*{Operation}
temp \(\leftarrow 0\)
DEST \(\leftarrow 0\)
DO WHILE ( (temp < OperandSize) and (SRC[ temp] = 0) )
temp \(\leftarrow\) temp +1
DEST \(\leftarrow\) DEST +1
OD
IF DEST = OperandSize
\(\mathrm{CF} \leftarrow 1\)
ELSE
\(\mathrm{CF} \leftarrow 0\)
FI

IF DEST \(=0\)
ZF \(\leftarrow 1\)
ELSE
ZF \(\leftarrow 0\)
FI

\section*{Flags Affected}

ZF is set to 1 in case of zero output (least significant bit of the source is set), and to 0 otherwise, CF is set to 1 if the input was zero and cleared otherwise. OF, SF, PF and AF flags are undefined.

Intel C/C++ Compiler Intrinsic Equivalent
```

TZCNT: unsigned __int32 _tzcnt_u32(unsigned _int32 src);
TZCNT: unsigned __int64_tzcnt_u64(unsigned __int64 src);

```

\section*{Protected Mode Exceptions}
\#GP(0) For an illegal memory operand effective address in the CS, DS, ES, FS or GS segments. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.
```

\#SS(0) For an illegal address in the SS segment.

```
\#PF (fault-code) For a page fault.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 .

\section*{Real-Address Mode Exceptions}
\#GP(0) If any part of the operand lies outside of the effective address space from 0 to OFFFFH. \#SS(0) For an illegal address in the SS segment.

\section*{Virtual 8086 Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If any part of the operand lies outside of the effective address space from 0 to 0FFFFH. \\
\#SS(0) & For an illegal address in the SS segment. \\
\#PF (fault-code) & For a page fault. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular}
\end{tabular}

\section*{Compatibility Mode Exceptions}

Same exceptions as in Protected Mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#GP(0) & If the memory address is in a non-canonical form. \\
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#PF (fault-code) & For a page fault. \\
\#AC(0) & \begin{tabular}{l} 
If alignment checking is enabled and an unaligned memory reference is made while the \\
current privilege level is 3.
\end{tabular}
\end{tabular}

\section*{UCOMISD—Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & 64/32 bit Mode Support & CPUID
Feature Flag & Description \\
\hline \begin{tabular}{l}
66 OF 2E /r \\
UCOMISD xmm1, xmm2/m64
\end{tabular} & RM & V/V & SSE2 & Compares (unordered) the low doubleprecision floating-point values in xmm1 and \(x m m 2 / m 64\) and set the EFLAGS accordingly. \\
\hline VEX.LIG.66.0F.WIG 2E /r VUCOMISD xmm1, xmm2/m64 & RM & V/V & AVX & Compare low double precision floating-point values in xmm1 and xmm2/mem64 and set the EFLAGS flags accordingly. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r) & ModRM:г/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an unordered compare of the double-precision floating-point values in the low quadwords of source operand 1 (first operand) and source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a \(\mathrm{NaN}(\mathrm{QNaN}\) or SNaN ). The sign of zero is ignored for comparisons, so that -0.0 is equal to +0.0 .

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 64 bit memory location.
The UCOMISD instruction differs from the COMISD instruction in that it signals a SIMD floating-point invalid operation exception (\#I) only when a source operand is an SNaN. The COMISD instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN.

The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vVVv is reserved and must be 1111b, otherwise instructions will \#UD.
```

Operation
RESULT \leftarrow UnorderedCompare(SRC1[63:0] < > SRC2[63:0]) {
(* Set EFLAGS *)
CASE (RESULT) OF
UNORDERED: ZF, PF,CF}\leftarrow111
GREATER_THAN: ZF, PF,CF}\leftarrow000
LESS_THAN: ZF,PF,CF}\leftarrow001
EQUAL: ZF,PF,CF}\leftarrow100
ESAC;
OF,AF,SF}\leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_ucomieq_sd(__m128d a, __m128d b)
int _mm_ucomilt_sd(__m128d a,__m128d b)
int _mm_ucomile_sd(__m128d a,__m128d b)
int _mm_ucomigt_sd(__m128d a,__m128d b)
int _mm_ucomige_sd(__m128d a,__m128d b)
int _mm_ucomineq_sd(__m128d a,__m128d b)

```

\section*{SIMD Floating-Point Exceptions}

Invalid (if SNaN operands), Denormal.
Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv \(\neq 1111 \mathrm{~B}\).

\section*{UCOMISS—Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & CPUID Feature Flag & Description \\
\hline OF \(2 \mathrm{E} / \mathrm{r}\) UCOMISS xmm1, xmm2/m32 & RM & V/V & SSE & Compare lower single-precision floating-point value in xmm1 register with lower singleprecision floating-point value in xmm2/mem and set the status flags accordingly. \\
\hline VEX.LIG.OF.WIG \(2 E / r\) VUCOMISS xmm1, xmm2/m32 & RM & V/V & AVX & Compare low single precision floating-point values in xmm1 and \(x m m 2 / m e m 32\) and set the EFLAGS flags accordingly. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r) & ModRM: \(/\) /m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an unordered compare of the single-precision floating-point values in the low doublewords of the source operand 1 (first operand) and the source operand 2 (second operand), and sets the ZF, PF, and CF flags in the EFLAGS register according to the result (unordered, greater than, less than, or equal). The OF, SF and AF flags in the EFLAGS register are set to 0 . The unordered result is returned if either source operand is a \(\mathrm{NaN}(\mathrm{QNaN}\) or SNaN ). The sign of zero is ignored for comparisons, so that -0.0 is equal to +0.0 .

Source operand 1 is an XMM register; source operand 2 can be an XMM register or a 32 bit memory location.
The UCOMISS instruction differs from the COMISS instruction in that it signals a SIMD floating-point invalid operation exception (\#I) only when a source operand is an SNaN. The COMISS instruction signals an invalid operation exception if a source operand is either a QNaN or an SNaN .
The EFLAGS register is not updated if an unmasked SIMD floating-point exception is generated.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111 b , otherwise instructions will \#UD.
```

Operation
RESULT \leftarrow UnorderedCompare(SRC1[31:0] <> SRC2[31:0]) {
(* Set EFLAGS *)
CASE (RESULT) OF
UNORDERED: ZF,PF,CF \leftarrow 111;
GREATER_THAN: ZF,PF,CF }\leftarrow000
LESS_THAN: ZF,PF,CF }\leftarrow001
EQUAL: ZF,PF,CF}\leftarrow100
ESAC;
OF,AF,SF}\leftarrow0
Intel C/C++ Compiler Intrinsic Equivalent
int _mm_ucomieq_ss(__m128 a,__m128 b)
int _mm_ucomilt_ss(__m128 a,__m128 b)
int _mm_ucomile_ss(__m128 a,__m128 b)
int _mm_ucomigt_ss(__m128 a,__m128 b)
int _mm_ucomige_ss(__m128 a,__m128 b)

```

INSTRUCTION SET REFERENCE, N-Z
int _mm_ucomineq_ss(__m128 a, __m128 b)
SIMD Floating-Point Exceptions
Invalid (if SNaN operands), Denormal.

Other Exceptions
See Exceptions Type 3; additionally
\#UD If VEX.vvvv \(\neq 1111\).

UD2-Undefined Instruction
\begin{tabular}{|llllll|}
\hline Opcode & Instruction & Op/ & \begin{tabular}{l} 
64-Bit \\
En
\end{tabular} & Compat/ & Description \\
OF OB & & NP & Valid & Valid & Raise invalid opcode exception. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
NP & NA & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Generates an invalid opcode exception. This instruction is provided for software testing to explicitly generate an invalid opcode exception. The opcode for this instruction is reserved for this purpose.

Other than raising the invalid opcode exception, this instruction has no effect on processor state or memory.
Even though it is the execution of the UD2 instruction that causes the invalid opcode exception, the instruction pointer saved by delivery of the exception references the UD2 instruction (and not the following instruction).

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

\section*{Operation}
\#UD (* Generates invalid opcode exception *);

Flags Affected
None.

Exceptions (All Operating Modes)
\#UD Raises an invalid opcode exception in all operating modes.

\section*{UNPCKHPD—Unpack and Interleave High Packed Double-Precision Floating-Point Values}
\begin{tabular}{|llll}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Description \\
66 0F \(15 / r\) \\
UNPCKHPD xmm1, xmm2/m128
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (r,w) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the high double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-23.


Figure 4-23. UNPCKHPD Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
```

Operation
UNPCKHPD (128-bit Legacy SSE version)
DEST[63:0] < SRC1[127:64]
DEST[127:64] < SRC2[127:64]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKHPD (VEX. }128\mathrm{ encoded version)
DEST[63:0] < SRC1[127:64]
DEST[127:64] < SRC2[127:64]
DEST[VLMAX-1:128] \leftarrow0
VUNPCKHPD (VEX. }256\mathrm{ encoded version)
DEST[63:0] < SRC1[127:64]
DEST[127:64] < SRC2[127:64]
DEST[191:128]<SRC1[255:192]
DEST[255:192]<SRC2[255:192]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD: __m128d _mm_unpackhi_pd(__m128d a, __m128d b)
UNPCKHPD: __m256d _mm256_unpackhi_pd(__m256d a, __m256d b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

```

\section*{UNPCKHPS—Unpack and Interleave High Packed Single-Precision Floating-Point Values}
\begin{tabular}{|llll}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Description \\
OF \(15 / r\) \\
UNPCKHPS \(x m m 1, x m m 2 / m 128\) \\
RM
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg ( \(r, w)\) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the high-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-24. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-24. UNPCKHPS Instruction High Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
```

Operation
UNPCKHPS (128-bit Legacy SSE version)
DEST[31:0] < SRC1[95:64]
DEST[63:32] < SRC2[95:64]
DEST[95:64] \leftarrow SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKHPS (VEX.128 encoded version)
DEST[31:0] < SRC1[95:64]
DEST[63:32] < SRC2[95:64]
DEST[95:64] < SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[VLMAX-1:128] <0
VUNPCKHPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[95:64]
DEST[63:32] \& SRC2[95:64]
DEST[95:64] < SRC1[127:96]
DEST[127:96] < SRC2[127:96]
DEST[159:128] < SRC1[223:192]
DEST[191:160] < SRC2[223:192]
DEST[223:192] < SRC1[255:224]
DEST[255:224] < SRC2[255:224]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPS: __m128 _mm_unpackhi_ps(__m128 a, __m128 b)
UNPCKHPS: __m256 _mm256_unpackhi_ps (__m256 a, __m256 b);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

```

\section*{UNPCKLPD—Unpack and Interleave Low Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32 bit Mode Support & \[
\begin{aligned}
& \text { CPUID } \\
& \text { Feature } \\
& \text { Flag }
\end{aligned}
\] & Description \\
\hline \begin{tabular}{l}
66 0F 14 /г \\
UNPCKLPD xmm1, xmm2/m128
\end{tabular} & RM & V/V & SSE2 & Unpacks and Interleaves double-precision floating-point values from low quadwords of \(x m m 1\) and \(x m m 2 / m 128\). \\
\hline VEX.NDS.128.66.0F.WIG 14 /г VUNPCKLPD xmm1,xmm2, xmm3/m128 & RVM & V/V & AVX & Unpacks and Interleaves double precision floating-point values low high quadwords of \(x m m 2\) and \(x m m 3 / m 128\). \\
\hline VEX.NDS.256.66.0F.WIG 14 /г VUNPCKLPD ymm1,ymm2, ymm3/m256 & RVM & V/V & AVX & Unpacks and Interleaves double precision floating-point values low high quadwords of ymm2 and ymm3/m256. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg ( \(\Gamma, w)\) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg (w) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-25. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-25. UNPCKLPD Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16-byte boundary and normal segment checking will still be enforced.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: T second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.

VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
```

Operation
UNPCKLPD (128-bit Legacy SSE version)
DEST[63:0] < SRC1[63:0]
DEST[127:64] < SRC2[63:0]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKLPD (VEX. }128\mathrm{ encoded version)
DEST[63:0] < SRC1[63:0]
DEST[127:64] < SRC2[63:0]
DEST[VLMAX-1:128]}\leftarrow
VUNPCKLPD (VEX. }256\mathrm{ encoded version)
DEST[63:0] \leftarrow SRC1[63:0]
DEST[127:64] < SRC2[63:0]
DEST[191:128] < SRC1[191:128]
DEST[255:192] < SRC2[191:128]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKHPD: __m128d _mm_unpacklo_pd(__m128d a, __m128d b)
UNPCKLPD: __m256d _mm256_unpacklo_pd(__m256d a,__m256d b)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

```

\section*{UNPCKLPS—Unpack and Interleave Low Packed Single-Precision Floating-Point Values}
\begin{tabular}{|llll}
\hline \begin{tabular}{l} 
Opcodel \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32 bit \\
Mode \\
Support
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular}
\end{tabular} \begin{tabular}{l} 
Description \\
OF 14/r \\
UNPCKLPS xmm1, xmm2/m128
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg ( \(5, w)\) & ModRM:r/m (r) & NA & NA \\
RVM & ModRM:reg \((w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs an interleaved unpack of the low-order single-precision floating-point values from the source operand (second operand) and the destination operand (first operand). See Figure 4-26. The source operand can be an XMM register or a 128-bit memory location; the destination operand is an XMM register.


Figure 4-26. UNPCKLPS Instruction Low Unpack and Interleave Operation

When unpacking from a memory operand, an implementation may fetch only the appropriate 64 bits; however, alignment to 16 -byte boundary and normal segment checking will still be enforced.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: The first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
```

Operation
UNPCKLPS (128-bit Legacy SSE version)
DEST[31:0] \leftarrow SRC1[31:0]
DEST[63:32] \leftarrow SRC2[31:0]
DEST[95:64] \& SRC1[63:32]
DEST[127:96] < SRC2[63:32]
DEST[VLMAX-1:128] (Unmodified)
VUNPCKLPS (VEX.128 encoded version)
DEST[31:0] < SRC1[31:0]
DEST[63:32] < SRC2[31:0]
DEST[95:64] < SRC1[63:32]
DEST[127:96] \& SRC2[63:32]
DEST[VLMAX-1:128] <0
UNPCKLPS (VEX. }256\mathrm{ encoded version)
DEST[31:0] < SRC1[31:0]
DEST[63:32] \leftarrow SRC2[31:0]
DEST[95:64] \& SRC1[63:32]
DEST[127:96] < SRC2[63:32]
DEST[159:128] < SRC1[159:128]
DEST[191:160] < SRC2[159:128]
DEST[223:192] < SRC1[191:160]
DEST[255:224] < SRC2[191:160]
Intel C/C++ Compiler Intrinsic Equivalent
UNPCKLPS: __m128 _mm_unpacklo_ps(__m128 a,__m128 b)
UNPCKLPS: __m256 _mm256_unpacklo_ps (__m256 a,__m256 b);
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 4.

```

VBROADCAST-Broadcast Floating-Point Data
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32-bit Mode & Feature Flag & Description \\
\hline VEX.128.66.0F38.WO 18 /r VBROADCASTSS \(x m m 1\), m32 & RM & V/V & AVX & Broadcast single-precision floating-point element in mem to four locations in xmm1. \\
\hline VEX.256.66.OF38.W0 18 /г VBROADCASTSS ymm1, m32 & RM & V/V & AVX & Broadcast single-precision floating-point element in mem to eight locations in ymm1. \\
\hline VEX.256.66.0F38.WO 19 /r VBROADCASTSD ymm1, m64 & RM & V/V & AVX & Broadcast double-precision floating-point element in mem to four locations in ymm1. \\
\hline VEX.256.66.0F38.WO 1A /r VBROADCASTF128 ymm1, m128 & RM & V/V & AVX & Broadcast 128 bits of floating-point data in mem to low and high 128-bits in ymm1. \\
\hline VEX.128.66.0F38.W0 18/г VBROADCASTSS xmm1, xmm2 & RM & V/V & AVX2 & Broadcast the low single-precision floatingpoint element in the source operand to four locations in xmm1. \\
\hline VEX.256.66.0F38.W0 18 /r VBROADCASTSS ymm1, xmm2 & RM & V/V & AVX2 & Broadcast low single-precision floating-point element in the source operand to eight locations in ymm1. \\
\hline VEX.256.66.0F38.WO 19 /r VBROADCASTSD ymm1, xmm2 & RM & V/V & AVX2 & Broadcast low double-precision floating-point element in the source operand to four locations in ymm1. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Load floating point values from the source operand (second operand) and broadcast to all elements of the destination operand (first operand).

VBROADCASTSD and VBROADCASTF128 are only supported as 256-bit wide versions. VBROADCASTSS is supported in both 128 -bit and 256 -bit wide versions.
Memory and register source operand syntax support of 256-bit instructions depend on the processor's enumeration of the following conditions with respect to CPUID.1:ECX.AVX[bit 28] and CPUID.(EAX=07H,
ECX=0H):EBX.AVX2[bit 5]:
- If CPUID.1:ECX.AVX \(=1\) and CPUID. \((E A X=07 H, E C X=0 H): E B X . A V X 2=0\) : the destination operand is a YMM register. The source operand support can be either a 32 -bit, 64 -bit, or 128 -bit memory location. Register source encodings are reserved and will \#UD.
- If CPUID.1:ECX.AVX \(=1\) and CPUID. \((E A X=07 H, E C X=0 H): E B X . A V X 2=1\) : the destination operand is a YMM register. The source operand support can be a register or memory location.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD. An attempt to execute VBROADCASTSD or VBROADCASTF128 encoded with VEX.L= 0 will cause an \#UD exception. Attempts to execute any VBROADCAST* instruction with VEX.W = 1 will cause \#UD.


Figure 4-27. VBROADCASTSS Operation (VEX. 256 encoded version)


Figure 4-28. VBROADCASTSS Operation (128-bit version)


Figure 4-29. VBROADCASTSD Operation


Figure 4-30. VBROADCASTF128 Operation

Operation
```

VBROADCASTSS (128 bit version)

```
temp \(\leftarrow\) SRC[31:0]
DEST[31:0] \& temp
DEST[63:32] \& temp
DEST[95:64] \(\leftarrow\) temp
DEST[127:96] \& temp
DEST[VLMAX-1:128] \(<0\)
VBROADCASTSS (VEX. 256 encoded version)
temp \(\leftarrow\) SRC[31:0]
DEST[31:0] \& temp
DEST[63:32] \(\leftarrow\) temp
DEST[95:64] \(\leftarrow\) temp
DEST[127:96] \& temp
DEST[159:128] \& temp
DEST[191:160] \(\leftarrow\) temp
DEST[223:192] \(\leftarrow\) temp
DEST[255:224] \(\leftarrow\) temp
VBROADCASTSD (VEX. 256 encoded version)
temp \(\leftarrow\) SRC[63:0]
DEST[63:0] \& temp
DEST[127:64] \(<\) temp
DEST[191:128] \(\leftarrow\) temp
DEST[255:192] \(\leftarrow\) temp
VBROADCASTF128
temp \(\leftarrow\) SRC[127:0]
DEST[127:0] \& temp
DEST[VLMAX-1:128] < temp

Intel C/C++ Compiler Intrinsic Equivalent
\begin{tabular}{ll} 
VBROADCASTSS: & _m128_mm_broadcast_ss(float *a); \\
VBROADCASTSS: & -m256_mm256_broadcast_ss(float *a); \\
VBROADCASTSD: & _m256d_mm256_broadcast_sd(double *a);
\end{tabular}

VBROADCASTF128: __m256 _mm256_broadcast_ps(__m128 * a);
VBROADCASTF128: __m256d _mm256_broadcast_pd(__m128d * a);
Flags Affected
None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD
If VEX.L \(=0\) for VBROADCASTSD, If VEX.L = 0 for VBROADCASTF128, If VEX.W = 1 .

\section*{VCVTPH2PS—Convert 16-bit FP Values to Single-Precision FP Values}
\begin{tabular}{|lllll|}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32- \\
bit \\
Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.256.66.0F38.W0 \(13 /\ulcorner\) & RM & V/V & F16C & \begin{tabular}{l} 
Convert eight packed half precision (16-bit) \\
floating-point values in \(x m m 2 / m 128\) to packed \\
single-precision floating-point value in ymm1.
\end{tabular} \\
VCVTPH2PS ymm1, xmm2/m128 & & & & \begin{tabular}{l} 
Convert four packed half precision (16-bit)
\end{tabular} \\
VEX.128.66.0F38.W0 \(13 /\ulcorner\) & RM & V/V & F16C & \begin{tabular}{l} 
floating-point values in \(x m m 2 / m 64\) to packed \\
single-precision floating-point value in \(x m m 1\).
\end{tabular} \\
VCVTPH2PS \(x m m 1, x m m 2 / m 64\) & & & &
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RM & ModRM:reg (w) & ModRM:r/m (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Converts four/eight packed half precision (16-bits) floating-point values in the low-order 64/128 bits of an XMM/YMM register or 64/128-bit memory location to four/eight packed single-precision floating-point values and writes the converted values into the destination XMM/YMM register.
If case of a denormal operand, the correct normal result is returned. MXCSR.DAZ is ignored and is treated as if it 0 . No denormal exception is reported on MXCSR.

128 -bit version: The source operand is a XMM register or 64-bit memory location. The destination operand is a XMM register. The upper bits (VLMAX-1:128) of the corresponding destination YMM register are zeroed.

256-bit version: The source operand is a XMM register or 128-bit memory location. The destination operand is a YMM register.

The diagram below illustrates how data is converted from four packed half precision (in 64 bits) to four single precision (in 128 bits) FP values.
Note: VEX.vvvv is reserved (must be 1111b).


Figure 4-31. VCVTPH2PS (128-bit Version)
```

Operation
vCvt_h2s(SRC1[15:0])
{
RETURN Cvt_Half_Precision_To_Single_Precision(SRC1[15:0]);
}

```
```

VCVTPH2PS (VEX. }256\mathrm{ encoded version)
DEST[31:0] <vCvt_h2s(SRC1[15:0]);
DEST[63:32] <vCvt_h2s(SRC1[31:16]);
DEST[95:64] <vCvt_h2s(SRC1[47:32]);
DEST[127:96] <vCvt_h2s(SRC1[63:48]);
DEST[159:128] <vCvt_h2s(SRC1[79:64]);
DEST[191:160] \leftarrowvCvt_h2s(SRC1[95:80]);
DEST[223:192] \leftarrowvCvt_h2s(SRC1[111:96]);
DEST[255:224] <vCvt_h2s(SRC1[127:112]);

```
VCVTPH2PS (VEX. 128 encoded version)
DEST[31:0] <vCvt_h2s(SRC1[15:0]);
DEST[63:32] <vCvt_h2s(SRC1[31:16]);
DEST[95:64] <vCvt_h2s(SRC1[47:32]);
DEST[127:96] <vCvt_h2s(SRC1[63:48]);
DEST[VLMAX-1:128] \(\leftarrow 0\)

Flags Affected
None

Intel C/C++ Compiler Intrinsic Equivalent
__m128 _mm_cvtph_ps ( __m128i m1);
__m256 _mm256_cvtph_ps ( __m128i m1)

SIMD Floating-Point Exceptions
Invalid

Other Exceptions
Exceptions Type 11 (do not report \#AC); additionally \#UD If VEX.W=1.

\section*{VCVTPS2PH—Convert Single-Precision FP value to 16 -bit FP value}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & \begin{tabular}{l}
64/32bit \\
Mode
\end{tabular} & Feature Flag & Description \\
\hline VEX.256.66.0F3A.WO 1D /г ib VCVTPS2PH xmm1/m128, ymm2, imm8 & MR & V/V & F16C & Convert eight packed single-precision floating-point value in ymm2 to packed half-precision (16-bit) floating-point value in \(x \mathrm{~mm} 1 / \mathrm{mem}\). Imm8 provides rounding controls. \\
\hline VEX.128.66.0F3A.W0.1D / r ib VCVTPS2PH xmm1/m64, xmm2, imm8 & MR & V/V & F16C & Convert four packed single-precision float-ing-point value in \(x m m 2\) to packed halfprecision (16-bit) floating-point value in xmm1/mem. Imm8 provides rounding controls. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MR & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Convert four or eight packed single-precision floating values in first source operand to four or eight packed halfprecision (16-bit) floating-point values. The rounding mode is specified using the immediate field (imm8).

Underflow results (i.e. tiny results) are converted to denormals. MXCSR.FTZ is ignored. If a source element is denormal relative to input format with MXCSR.DAZ not set, DM masked and at least one of PM or UM unmasked; a SIMD exception will be raised with DE, UE and PE set.

128-bit version: The source operand is a XMM register. The destination operand is a XMM register or 64-bit memory location. The upper-bits vector register zeroing behavior of VEX prefix encoding still applies if the destination operand is a xmm register. So the upper bits ( \(255: 64\) ) of corresponding YMM register are zeroed.

256-bit version: The source operand is a YMM register. The destination operand is a XMM register or 128-bit memory location. The upper-bits vector register zeroing behavior of VEX prefix encoding still applies if the destination operand is a xmm register. So the upper bits ( \(255: 128\) ) of the corresponding YMM register are zeroed.
Note: VEX.vvvv is reserved (must be 1111b).
The diagram below illustrates how data is converted from four packed single precision (in 128 bits) to four half precision (in 64 bits) FP values.


Figure 4-32. VCVTPS2PH (128-bit Version)

The immediate byte defines several bit fields that controls rounding operation. The effect and encoding of RC field are listed in Table 4-17.

Table 4-17. Immediate Byte Encoding for 16-bit Floating-Point Conversion Instructions
\begin{tabular}{|l|l|l|l|}
\hline Bits & Field Name/value & Description & \multirow{2}{*}{ Comment } \\
\hline \multirow{4}{*}{ Imm[1:0] } & RC=00B & Round to nearest even & If Imm[2] = 0 \\
\cline { 2 - 3 } & RC=01B & Round down & \\
\cline { 2 - 3 } & RC=10B & Round up & \\
\cline { 2 - 3 } & RC=11B & Truncate & \\
\hline \multirow{3}{*}{\(\operatorname{Imm}[2]\)} & MS1=0 & Use imm[1:0] for rounding & \\
\cline { 2 - 3 } & MS1=1 & Use MXCSR.RC for rounding & \\
\hline Imm[7:3] & Ignored & Ignored by processor & \\
\hline
\end{tabular}

\section*{Operation}
vCvt_s2h(SRC1[31:0])
\{
IF Imm[2] = 0
THEN // using Imm[1:0] for rounding control, see Table 4-17
RETURN Cvt_Single_Precision_To_Half_Precision_FP_Imm(SRC1[31:0]);
ELSE // using MXCSR.RC for rounding control
RETURN Cvt_Single_Precision_To_Half_Precision_FP_Mxcsr(SRC1[31:0]);
Fl ;
\}

VCVTPS2PH (VEX. 256 encoded version)
DEST[15:0] \(\leftarrow ~ v C v t \_s 2 h(S R C 1[31: 0]) ; ~ ;\)
DEST[31:16] \(\leftarrow ~ v C v t \_s 2 h(S R C 1[63: 32]) ; ~ ;\)
DEST[47:32] \(\leftarrow v C v t \_s 2 h(S R C 1[95: 64]) ;\)
DEST[63:48] \(\leftarrow v C v t \_s 2 h(S R C 1[127: 96]) ;\)
DEST[79:64] \(\leftarrow v C v t \_s 2 h(S R C 1[159: 128]) ; ~ ;\)
DEST[95:80] \(\leftarrow v C v t \_s 2 h(S R C 1[191: 160]) ;\)
DEST[111:96] \(\leftarrow v C v t \_s 2 h(S R C 1[223: 192]) ;\)
DEST[127:112] \(\leftarrow v C v t \_s 2 h(S R C 1[255: 224]) ;\)
DEST[255:128] \(\leftarrow 0\); // if DEST is a register

VCVTPS2PH (VEX. 128 encoded version)
DEST[15:0] \(\leftarrow v C v t \_s 2 h(S R C 1[31: 0]) ;\)
DEST[31:16] \(\leftarrow ~ v C v t \_s 2 h(S R C 1[63: 32]) ; ~ ;\)
DEST[47:32] \(\leftarrow ~ v C v t \_s 2 h(S R C 1[95: 64]) ;\)
DEST[63:48] \(\leftarrow v C v t \_s 2 h(S R C 1[127: 96]) ;\)
DEST[VLMAX-1:64] \(\leftarrow 0\); // if DEST is a register

Flags Affected
None

Intel C/C++ Compiler Intrinsic Equivalent
__m128i _mm_cvtps_ph ( __m128 m1, const int imm);
__m128i _mm256_cvtps_ph(__m256 m1, const int imm);

SIMD Floating-Point Exceptions
Invalid, Underflow, Overflow, Precision, Denormal (if MXCSR.DAZ=0);

Other Exceptions
Exceptions Type 11 (do not report \#AC); additionally
\#UD If VEX.W=1.

VERR/VERW-Verify a Segment for Reading or Writing
\begin{tabular}{|c|c|c|c|c|c|}
\hline Opcode & Instruction & \[
\begin{aligned}
& \hline \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & 64-Bit Mode & Compat/ Leg Mode & Description \\
\hline OF \(00 / 4\) & VERR r/m16 & M & Valid & Valid & Set \(Z F=1\) if segment specified with \(r / m 16\) can be read. \\
\hline OF \(00 / 5\) & VERW r/m16 & M & Valid & Valid & Set \(Z F=1\) if segment specified with \(r / m 16\) can be written. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
M & ModRM:r/m (r) & NA & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Verifies whether the code or data segment specified with the source operand is readable (VERR) or writable (VERW) from the current privilege level (CPL). The source operand is a 16-bit register or a memory location that contains the segment selector for the segment to be verified. If the segment is accessible and readable (VERR) or writable (VERW), the ZF flag is set; otherwise, the ZF flag is cleared. Code segments are never verified as writable. This check cannot be performed on system segments.

To set the ZF flag, the following conditions must be met:
- The segment selector is not NULL.
- The selector must denote a descriptor within the bounds of the descriptor table (GDT or LDT).
- The selector must denote the descriptor of a code or data segment (not that of a system segment or gate).
- For the VERR instruction, the segment must be readable.
- For the VERW instruction, the segment must be a writable data segment.
- If the segment is not a conforming code segment, the segment's DPL must be greater than or equal to (have less or the same privilege as) both the CPL and the segment selector's RPL.

The validation performed is the same as is performed when a segment selector is loaded into the DS, ES, FS, or GS register, and the indicated access (read or write) is performed. The segment selector's value cannot result in a protection exception, enabling the software to anticipate possible segment access problems.

This instruction's operation is the same in non-64-bit modes and 64-bit mode. The operand size is fixed at 16 bits.

\section*{Operation}
```

IF SRC(Offset) > (GDTR(Limit) or (LDTR(Limit))
THEN ZF \leftarrow 0; Fl;
Read segment descriptor;
IF SegmentDescriptor(DescriptorType) = 0 (* System segment *)
or (SegmentDescriptor(Type) = conforming code segment)
and (CPL > DPL) or (RPL > DPL)
THEN
ZF}\leftarrow0
ELSE
IF ((Instruction = VERR) and (Segment readable))
or ((Instruction = VERW) and (Segment writable))
THEN
ZF}\leftarrow1
FI;
FI;

```

\section*{Flags Affected}

The ZF flag is set to 1 if the segment is accessible and readable (VERR) or writable (VERW); otherwise, it is set to 0.

\section*{Protected Mode Exceptions}

The only exceptions generated for these instructions are those related to illegal addressing of the source operand.
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.

If the DS, ES, FS, or GS register is used to access memory and it contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used.

Real-Address Mode Exceptions
\#UD The VERR and VERW instructions are not recognized in real-address mode.
If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#UD
The VERR and VERW instructions are not recognized in virtual-8086 mode. If the LOCK prefix is used.

\section*{Compatibility Mode Exceptions}

Same exceptions as in protected mode.

\section*{64-Bit Mode Exceptions}
\begin{tabular}{ll} 
\#SS(0) & If a memory address referencing the SS segment is in a non-canonical form. \\
\#GP(0) & If the memory address is in a non-canonical form. \\
\#PF(fault-code) & If a page fault occurs. \\
\#AC(0) & If alignment checking is enabled and an unaligned memory reference is made while the \\
\#UD & current privilege level is 3.
\end{tabular}

VEXTRACTF128 - Extract Packed Floating-Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \hline \text { Op/ } \\
& \text { En }
\end{aligned}
\] & 64/32-bit Mode &  & Description \\
\hline VEX.256.66.0F3A.WO 19 /r ib VEXTRACTF128 xmm1/m128, ymm2, imm8 & MR & V/V & AVX & Extract 128 bits of packed floating-point values from ymm2 and store results in xmm1/mem. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
MR & ModRM:r/m (w) & ModRM:reg (r) & NA & NA \\
\hline
\end{tabular}

\section*{Description}

Extracts 128-bits of packed floating-point values from the source operand (second operand) at an 128-bit offset from imm8[0] into the destination operand (first operand). The destination may be either an XMM register or an 128-bit memory location.
VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
The high 7 bits of the immediate are ignored.
If VEXTRACTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded with VEX.L= 0 will cause an \#UD exception.

\section*{Operation}

\section*{VEXTRACTF128 (memory destination form)}

CASE (imm8[0]) OF
0: DEST[127:0] \(\leftarrow \operatorname{SRC1}[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC}[255: 128]\)
ESAC.

VEXTRACTF128 (register destination form)
CASE (imm8[0]) OF
0: DEST[127:0] \(\leftarrow \operatorname{SRC1}[127: 0]\)
1: DEST[127:0] \(\leftarrow\) SRC1[255:128]
ESAC.
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
VEXTRACTF128: __m128 _mm256_extractf128_ps (__m256 a, int offset);
VEXTRACTF128: __m128d _mm256_extractf128_pd (__m256d a, int offset);
VEXTRACTF128: __m128i_mm256_extractf128_si256(__m256i a, int offset);

\section*{SIMD Floating-Point Exceptions}

None

Other Exceptions
See Exceptions Type 6; additionally
```

\#UD
If VEX.L= 0
If VEX.W=1.

```

\section*{VEXTRACTI128 - Extract packed Integer Values}
\(\left.\begin{array}{lllll}\begin{array}{l}\text { Opcode/ } \\ \text { Instruction }\end{array} & \begin{array}{l}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64/32-bit } \\ \text { Mode }\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Feature }\end{array} & \text { Description } \\ \text { Flag }\end{array}\right] \quad\) Extract 128 bits of integer data from ymm2 and

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
RMI & ModRM:r/m (w) & ModRM:reg (r) & Imm8 & NA \\
\hline
\end{tabular}

\section*{Description}

Extracts 128-bits of packed integer values from the source operand (second operand) at a 128-bit offset from imm8[0] into the destination operand (first operand). The destination may be either an XMM register or a 128-bit memory location.
VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
The high 7 bits of the immediate are ignored.
An attempt to execute VEXTRACTI128 encoded with VEX.L= 0 will cause an \#UD exception.

\section*{Operation}

\section*{VEXTRACTI128 (memory destination form)}

CASE (imm8[0]) OF
\(0:\) DEST[127:0] \(\leftarrow \operatorname{SRC} 1[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC1}[255: 128]\)
ESAC.

\section*{VEXTRACTI128 (register destination form)}

CASE (imm8[0]) OF
\(0: \operatorname{DEST}[127: 0] \leqslant \operatorname{SRC} 1[127: 0]\)
1: DEST[127:0] \(\leftarrow \operatorname{SRC} 1[255: 128]\)
ESAC.
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
VEXTRACTI128: __m128i _mm256_extracti128_si256(__m256i a, int offset);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 6; additionally
\#UD \begin{tabular}{ll} 
IF VEX. \(L=0\), \\
& If VEX. \(W=1\).
\end{tabular}

\section*{VFMADD132PD/VFMADD213PD/VFMADD231PD - Fused Multiply-Add of Packed DoublePrecision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \begin{tabular}{l}
64/32- \\
bit Mode
\end{tabular} & CPUID Feature Flag & Description \\
\hline VEX.DDS.128.66.0F38.W1 98 / VFMADD132PD xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed double-precision floating-point values from xmm0 and \(x m m 2 / m e m\), add to \(x m m 1\) and put result in \(x m m 0\). \\
\hline VEX.DDS.128.66.0F38.W1 A8/r VFMADD213PD xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed double-precision floating-point values from \(x m m 0\) and \(x m m 1\), add to \(x m m 2 / m e m\) and put result in \(x m m 0\). \\
\hline VEX.DDS.128.66.0F38.W1 B8 /r VFMADD231PD xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed double-precision floating-point values from xmm1 and \(x m m 2 / m e m\), add to \(x m m 0\) and put result in \(x m m 0\). \\
\hline VEX.DDS.256.66.0F38.W1 98 /г VFMADD132PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymmo. \\
\hline VEX.DDS.256.66.0F38.W1 A8/r VFMADD213PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymm0. \\
\hline VEX.DDS.256.66.0F38.W1 B8 / / VFMADD231PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymm0. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & VEX.vvvv \((r)\) & ModRM: \(\mathbf{r} / \mathrm{m}(r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a set of SIMD multiply-add computation on packed double-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.
VFMADD132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMADD213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand, adds the infinite precision intermediate result to the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMADD231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128 -bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1.

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).
```

VFMADD132PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =2
ELSEIF (VEX.256)
MAXVL = 4
FI
For i = 0 to MAXVL-1 {
n = 64*;;
DEST[n+63:n] < RoundFPControl_MXCSR(DEST[n+63:n]*SRC3[n+63:n] + SRC2[n+63:n])
}
IF (VEX.128) THEN
DEST[VLMAX-1:128] \leftarrow0
FI

```
VFMADD213PD DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL = 2
ELSEIF (VEX.256)
    MAXVL \(=4\)
FI
For \(\mathrm{i}=0\) to MAXVL-1 \{
    n = 64*;
    DEST[n+63:n] \& RoundFPControl_MXCSR(SRC2[n+63:n]*DEST[n+63:n] + SRC3[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] \(\leftarrow 0\)
FI
VFMADD231PD DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL = 2
ELSEIF (VEX.256)
    MAXVL = 4
FI
For \(\mathrm{i}=0\) to MAXVL-1 \{
    n = 64*;
    DEST[n+63:n] \(\leftarrow\) RoundFPControl_MXCSR(SRC2[n+63:n]*SRC3[n+63:n] + DEST[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] \(\leftarrow 0\)

FI

Intel C/C++ Compiler Intrinsic Equivalent
VFMADD132PD:_m128d_mm_fmadd_pd (_m128d a, __m128d b, __m128d c);
VFMADD213PD:__m128d_mm_fmadd_pd (_m128da,__m128d b,_m128d c);
VFMADD231PD: __m128d_mm_fmadd_pd (_m128d a, __m128d b, _m128d c);
VFMADD132PD: __m256d_mm256_fmadd_pd (_m256d a, _m256d b, _m256d c);
VFMADD213PD: __m256d_mm256_fmadd_pd (_m256d a, __m256d b, _m256d c);
VFMADD231PD: __m256d_mm256_fmadd_pd (_m256d a,_m256d b, __m256d c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal
Other Exceptions
See Exceptions Type 2

\section*{VFMADD132PS/VFMADD213PS/VFMADD231PS - Fused Multiply-Add of Packed SinglePrecision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64/32 } \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] &  & Description \\
\hline VEX.DDS.128.66.0F38.W0 98 /г VFMADD132PS \(x m m 0, x m m 1, x m m 2 / m 128\) & A & V/V & FMA & Multiply packed single-precision floating-point values from \(x m m 0\) and \(x m m 2 / m e m\), add to \(x m m 1\) and put result in \(x \mathrm{mmO}\). \\
\hline VEX.DDS.128.66.0F38.WO A8 /r VFMADD213PS \(x m m 0, x m m 1, x m m 2 / m 128\) & A & V/V & FMA & Multiply packed single-precision floating-point values from \(x m m 0\) and \(x m m 1\), add to \(x m m 2 / m e m\) and put result in \(x \mathrm{mmO}\). \\
\hline VEX.DDS.128.66.0F38.WO B8 /r VFMADD231PS \(x m m 0, x m m 1, x m m 2 / m 128\) & A & V/V & FMA & Multiply packed single-precision floating-point values from \(x m m 1\) and \(x m m 2 / m e m\), add to \(x m m 0\) and put result in \(x \mathrm{mmO}\). \\
\hline VEX.DDS.256.66.0F38.WO 98 /r VFMADD132PS ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add to ymm1 and put result in ymmo. \\
\hline VEX.DDS.256.66.0F38.WO A8 /r VFMADD213PS ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed single-precision floating-point values from ymm0 and ymm1, add to ymm2/mem and put result in ymmo. \\
\hline VEX.DDS.256.66.0F38.WO B8 /г VFMADD231PS ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add to ymm0 and put result in ymmo. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a set of SIMD multiply-add computation on packed single-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.
VFMADD132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VFMADD213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand, adds the infinite precision intermediate result to the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting the four or eight packed single-precision floating-point values to the destination operand (first source operand).
VFMADD231PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the infinite precision intermediate result to the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the "Intel \(® 64\) and IA-32 Architectures Software Developer's Manual, Volume 1".

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).
```

VFMADD132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =4
ELSEIF (VEX.256)
MAXVL = 8
FI
For i = 0 to MAXVL-1 {
n = 32*;
DEST[n+31:n] < RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] + SRC2[n+31:n])
}
IF (VEX.128) THEN
DEST[VLMAX-1:128] }\leftarrow
FI

```
VFMADD213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =4
ELSEIF (VEX.256)
    MAXVL = 8
FI
For \(\mathrm{i}=0\) to MAXVL-1 \{
    n = 32*;
    DEST[n+31:n] \(\leftarrow\) RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] + SRC3[n+31:n])
\}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] \(\leftarrow 0\)
Fl
VFMADD231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL = 4
ELSEIF (VEX.256)
    MAXVL = 8
FI
For \(\mathrm{i}=0\) to MAXVL-1 \{
    \(n=32 *\);
    DEST[n+31:n] \(\leftarrow\) RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] + DEST[n+31:n])
\}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] \(\leftarrow 0\)
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFMADD132PS: __m128 _mm_fmadd_ps (__m128 a, __m128 b, __m128 c);
VFMADD213PS: __m128 _mm_fmadd_ps (__m128 a, __m128 b, __m128 c);
VFMADD231PS: __m128 _mm_fmadd_ps (__m128 a, __m128 b, __m128 c);
VFMADD132PS: __m256 _mm256_fmadd_ps (__m256 a, __m256 b, __m256 c);
VFMADD213PS: __m256 _mm256_fmadd_ps (__m256 a, __m256 b, __m256 c);
VFMADD231PS: __m256 _mm256_fmadd_ps (__m256 a, __m256 b, __m256 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

VFMADD132SD/VFMADD213SD/VFMADD231SD - Fused Multiply-Add of Scalar DoublePrecision Floating-Point Values
\begin{tabular}{|lllll|}
\hline \begin{tabular}{l} 
Opcode/ \\
Instruction
\end{tabular} & \begin{tabular}{l} 
Op/ \\
En
\end{tabular} & \begin{tabular}{l} 
64/32- \\
bit Mode
\end{tabular} & \begin{tabular}{l} 
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
VEX.DDS.LIG.128.66.0F38.W1 \(99 /\ulcorner\)
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & VEX.vvvv \((r)\) & ModRM:r/m \((r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD multiply-add computation on the low packed double-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.
VFMADD132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFMADD213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand, adds the infinite precision intermediate result to the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFMADD231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 64-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFMADD132SD DEST, SRC2, SRC3
DEST[63:0] \(\leftarrow\) RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] + SRC2[63:0])
DEST[127:64] < DEST[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

VFMADD213SD DEST, SRC2, SRC3
DEST[63:0] \(\leftarrow\) RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] + SRC3[63:0])
DEST[127:64] \(\leftarrow\) DEST[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VFMADD231SD DEST, SRC2, SRC3
DEST[63:0] < RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] + DEST[63:0])
DEST[127:64] \& DEST[127:64]
DEST[VLMAX-1:128] \(\leftarrow 0\)

Intel C/C++ Compiler Intrinsic Equivalent
VFMADD132SD: __m128d _mm_fmadd_sd (__m128d a, __m128d b, __m128d c);
VFMADD213SD: __m128d _mm_fmadd_sd (__m128d a, __m128d b, __m128d c);
VFMADD231SD: __m128d _mm_fmadd_sd (__m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

VFMADD132SS/VFMADD213SS/VFMADD231SS - Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64/32 } \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & \begin{tabular}{l}
Feature \\
Flag
\end{tabular} & Description \\
\hline VEX.DDS.LIG.128.66.0F38.W0 \(99 /\) / VFMADD132SS \(x m m 0, x m m 1, x m m 2 / m 32\) & A & V/V & FMA & Multiply scalar single-precision floating-point value from \(x m m 0\) and \(x m m 2 / m e m\), add to \(x m m 1\) and put result in xmmO. \\
\hline VEX.DDS.LIG.128.66.0F38.WO A9/r VFMADD213SS xmm0, xmm1, xmm2/m32 & A & V/V & FMA & Multiply scalar single-precision floating-point value from \(x m m 0\) and \(x m m 1\), add to \(x m m 2 / m e m\) and put result in xmm0. \\
\hline VEX.DDS.LIG.128.66.0F38.W0 B9 /г VFMADD231SS \(x m m 0, x m m 1, x m m 2 / m 32\) & A & V/V & FMA & Multiply scalar single-precision floating-point value from \(x m m 1\) and \(x m m 2 / m e m\), add to \(x m m 0\) and put result in \(x \mathrm{mmO}\). \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & VEX.vvvv \((r)\) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

Performs a SIMD multiply-add computation on packed single-precision floating-point values using three source operands and writes the multiply-add results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMADD132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFMADD213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand, adds the infinite precision intermediate result to the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFMADD231SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the third source operand, adds the infinite precision intermediate result to the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.VVVv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1.

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFMADD132SS DEST, SRC2, SRC3
DEST[31:0] \(\leftarrow\) RoundFPControl_MXCSR(DEST[31:0]*SRC3[31:0] + SRC2[31:0]) DEST[127:32] \(\leftarrow\) DEST[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VFMADD213SS DEST, SRC2, SRC3
DEST[31:0] < RoundFPControl_MXCSR(SRC2[31:0]*DEST[31:0] + SRC3[31:0]) DEST[127:32] < DEST[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
VFMADD231SS DEST, SRC2, SRC3
DEST[31:0] < RoundFPControl_MXCSR(SRC2[31:0]*SRC3[63:0] + DEST[31:0])
DEST[127:32] \(\leftarrow\) DEST[127:32]
DEST[VLMAX-1:128] \(\leftarrow 0\)
Intel C/C++ Compiler Intrinsic Equivalent
VFMADD132SS: __m128 _mm_fmadd_ss (__m128 a, __m m128 b, __m128c);

VFMADD213SS: __m128 _mm_fmadd_ss (__m128 a, __m128 b, __m128 c);
VFMADD231SS: __m128 _mm_fmadd_ss (__m128 a, __m128 b, __m128 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

\section*{VFMADDSUB132PD/VFMADDSUB213PD/VFMADDSUB231PD - Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64/32 } \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & \begin{tabular}{l}
CPUID \\
Feature \\
Flag
\end{tabular} & Description \\
\hline VEX.DDS.128.66.0F38.W1 96 /r VFMADDSUB132PD xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed double-precision floating-point values from \(x m m 0\) and \(x m m 2 / m e m\), add/subtract elements in \(x m m 1\) and put result in \(x m m 0\). \\
\hline VEX.DDS.128.66.0F38.W1 A6/r VFMADDSUB213PD xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed double-precision floating-point values from \(x m m 0\) and \(x m m 1\), add/subtract elements in \(x \mathrm{~mm} 2 / \mathrm{mem}\) and put result in \(x \mathrm{mmO}\). \\
\hline \begin{tabular}{l}
VEX.DDS.128.66.0F38.W1 B6/г \\
VFMADDSUB231PD xmm0, xmm1, xmm2/m128
\end{tabular} & A & V/V & FMA & Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, add/subtract elements in \(x m m 0\) and put result in \(x m m 0\). \\
\hline VEX.DDS.256.66.0F38.W1 96 /r VFMADDSUB132PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0. \\
\hline VEX.DDS.256.66.0F38.W1 A6 /r VFMADDSUB213PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymm0. \\
\hline VEX.DDS.256.66.0F38.W1 B6 /r VFMADDSUB231PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg \((r, w)\) & VEX.vvvv \((r)\) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

VFMADDSUB132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMADDSUB213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMADDSUB231PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd double-precision floating-point elements and subtracts the even double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1.

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).
```

VFMADDSUB132PD DEST, SRC2, SRC3
IF (VEX.128) THEN
DEST[63:0] < RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] - SRC2[63:0])
DEST[127:64] < RoundFPControl_MXCSR(DEST[127:64]*SRC3[127:64] + SRC2[127:64])
DEST[VLMAX-1:128] \leftarrow0
ELSEIF (VEX.256)
DEST[63:0] < RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] - SRC2[63:0])
DEST[127:64] < RoundFPControl_MXCSR(DEST[127:64]*SRC3[127:64] + SRC2[127:64])
DEST[191:128] < RoundFPControl_MXCSR(DEST[191:128]*SRC3[191:128] - SRC2[191:128])
DEST[255:192] \& RoundFPControl_MXCSR(DEST[255:192]*SRC3[255:192] + SRC2[255:192]
FI

```

\section*{VFMADDSUB213PD DEST, SRC2, SRC3}

IF (VEX.128) THEN
DEST[63:0] \& RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] - SRC3[63:0])
DEST[127:64] < RoundFPControl_MXCSR(SRC2[127:64]*DEST[127:64] + SRC3[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)
ELSEIF (VEX.256)
DEST[63:0] < RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] - SRC3[63:0])
DEST[127:64] < RoundFPControl_MXCSR(SRC2[127:64]*DEST[127:64] + SRC3[127:64])
DEST[191:128] < RoundFPControl_MXCSR(SRC2[191:128]*DEST[191:128] - SRC3[191:128])
DEST[255:192] \& RoundFPControl_MXCSR(SRC2[255:192]*DEST[255:192] + SRC3[255:192]
Fl

\section*{VFMADDSUB231PD DEST, SRC2, SRC3}

IF (VEX.128) THEN
DEST[63:0] \& RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] - DEST[63:0])
DEST[127:64] \& RoundFPControl_MXCSR(SRC2[127:64]*SRC3[127:64] + DEST[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)
ELSEIF (VEX.256)
DEST[63:0] \& RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] - DEST[63:0])
DEST[127:64] < RoundFPControl_MXCSR(SRC2[127:64]*SRC3[127:64] + DEST[127:64])
DEST[191:128] \& RoundFPControl_MXCSR(SRC2[191:128]*SRC3[191:128] - DEST[191:128])
DEST[255:192] \& RoundFPControl_MXCSR(SRC2[255:192]*SRC3[255:192] + DEST[255:192]
FI

Intel C/C++ Compiler Intrinsic Equivalent
```

VFMADDSUB132PD: __m128d _mm_fmaddsub_pd (__m128d a, __m128d b, __m128d c);
VFMADDSUB213PD: __m128d _mm_fmaddsub_pd (__m128d a, __m128d b, __m128d c);
VFMADDSUB231PD: __m128d _mm_fmaddsub_pd (__m128d a, __m128d b, __m128d c);
VFMADDSUB132PD: __m256d _mm256_fmaddsub_pd (__m256d a, __m256d b, __m256d c);
VFMADDSUB213PD: __m256d _mm256_fmaddsub_pd (__m256d a, __m256d b, __m256d c);

```

VFMADDSUB231PD: __m256d _mm256_fmaddsub_pd (__m256d a, __m256d b, __m256d c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

\section*{VFMADDSUB132PS/VFMADDSUB213PS/VFMADDSUB231PS - Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \text { Op/ } \\
& \text { En }
\end{aligned}
\] & \[
\begin{aligned}
& 64 / 32 \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & CPUID
Feature Flag & Description \\
\hline VEX.DDS.128.66.0F38.WO 96 /r VFMADDSUB132PS \(x m m 0, x m m 1, x m m 2 / m 128\) & A & V/V & FMA & Multiply packed single-precision floating-point values from \(x m m 0\) and \(x m m 2 / m e m\), add/subtract elements in \(x m m 1\) and put result in \(x m m 0\). \\
\hline VEX.DDS.128.66.0F38.WO A6/r VFMADDSUB213PS xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed single-precision floating-point values from \(x m m 0\) and \(x m m 1\), add/subtract elements in \(x m m 2 / m e m\) and put result in \(x m m 0\). \\
\hline \begin{tabular}{l}
VEX.DDS.128.66.0F38.W0 B6 /г \\
VFMADDSUB231PS xmm0, xmm1, xmm2/m128
\end{tabular} & A & V/V & FMA & Multiply packed single-precision floating-point values from xmm1 and \(x m m 2 / m e m\), add/subtract elements in \(x m m 0\) and put result in \(x m m 0\). \\
\hline VEX.DDS.256.66.0F38.WO 96 /r VFMADDSUB132PS ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, add/subtract elements in ymm1 and put result in ymm0. \\
\hline VEX.DDS.256.66.0F38.WO A6 /r VFMADDSUB213PS ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed single-precision floating-point values from ymm0 and ymm1, add/subtract elements in ymm2/mem and put result in ymmo. \\
\hline VEX.DDS.256.66.0F38.WO B6/r VFMADDSUB231PS ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, add/subtract elements in ymm0 and put result in ymm0. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg (r,w) & VEX.vvvv (r) & ModRM: \(: / \mathrm{m}(r)\) & NA \\
\hline
\end{tabular}

\section*{Description}

VFMADDSUB132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VFMADDSUB213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMADDSUB231PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, adds the odd single-precision floating-point elements and subtracts the even single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vVVv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1.

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).
```

VFMADDSUB132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =2
ELSEIF (VEX.256)
MAXVL = 4
FI
For i=0 to MAXVL-1{
n = 64*;
DEST[n+31:n] \& RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] - SRC2[n+31:n])
DEST[n+63:n+32] \& RoundFPControl_MXCSR(DEST[n+63:n+32]*SRC3[n+63:n+32] + SRC2[n+63:n+32])
}
IF (VEX.128) THEN
DEST[VLMAX-1:128] \leftarrow0
FI

```
VFMADDSUB213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =2
ELSEIF (VEX.256)
    MAXVL = 4
FI
For \(\mathrm{i}=0\) to MAXVL-1\{
    \(n=64 *\);
    DEST[n+31:n] \(\leftarrow\) RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] - SRC3[n+31:n])
    DEST[n+63:n+32] ↔RoundFPControl_MXCSR(SRC2[n+63:n+32]*DEST[n+63:n+32] + SRC3[n+63:n+32])
\}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] \(\leftarrow 0\)
FI
VFMADDSUB231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =2
ELSEIF (VEX.256)
    MAXVL \(=4\)
FI
For \(\mathrm{i}=0\) to MAXVL \(-1\{\)
    \(n=64{ }^{*}\);
    DEST[n+31:n] \(\leftarrow\) RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] - DEST[n+31:n])
    DEST[ \(n+63: n+32] \leftarrow\) RoundFPControl_MXCSR(SRC2[n+63:n+32]*SRC3[n+63:n+32] + DEST[n+63:n+32])
\}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] \(\leftarrow 0\)
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFMADDSUB132PS: __m128 _mm_fmaddsub_ps (_m128 a,_m128 b, __m128 c);
VFMADDSUB213PS: __m128 _mm_fmaddsub_ps (_m128 a,_m128 b,__m128 c);
VFMADDSUB231PS: __m128 _mm_fmaddsub_ps (_m128 a, __m128 b,__m128 c);
VFMADDSUB132PS: __m256 _mm256_fmaddsub_ps (__m256 a, _m256 b, __m256 c);
VFMADDSUB213PS:__m256 _mm256_fmaddsub_ps (_m256 a,_m256 b,__m256 c);
VFMADDSUB231PS: __m256 _mm256_fmaddsub_ps (_m256 a,_m256 b,_m256 c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal
Other Exceptions
See Exceptions Type 2

\section*{VFMSUBADD132PD/VFMSUBADD213PD/VFMSUBADD231PD - Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values}
\begin{tabular}{|c|c|c|c|c|}
\hline Opcode/ Instruction & \[
\begin{aligned}
& \mathrm{Op/} \\
& \mathrm{En}
\end{aligned}
\] & \[
\begin{aligned}
& \text { 64/32 } \\
& \text {-bit } \\
& \text { Mode }
\end{aligned}
\] & CPUID
Feature Flag & Description \\
\hline VEX.DDS.128.66.0F38.W1 97 VFMSUBADD132PD xmm0, xmm1, xmm2/m128 & A & V/V & FMA & Multiply packed double-precision floating-point values from \(x m m 0\) and \(x m m 2 / m e m\), subtract/add elements in \(x m m 1\) and put result in \(x m m 0\). \\
\hline \begin{tabular}{l}
VEX.DDS.128.66.0F38.W1 A7 /r \\
VFMSUBADD213PD xmm0, xmm1, xmm2/m128
\end{tabular} & A & V/V & FMA & Multiply packed double-precision floating-point values from \(x m m 0\) and \(x m m 1\), subtract/add elements in \(x \mathrm{~mm} 2 / \mathrm{mem}\) and put result in \(\mathrm{xmm0}\). \\
\hline \begin{tabular}{l}
VEX.DDS.128.66.0F38.W1 B7 /г \\
VFMSUBADD231PD \(x m m 0, x m m 1, x m m 2 / m 128\)
\end{tabular} & A & V/V & FMA & Multiply packed double-precision floating-point values from xmm1 and xmm2/mem, subtract/add elements in \(x m m 0\) and put result in \(x m m 0\). \\
\hline \begin{tabular}{l}
VEX.DDS.256.66.0F38.W1 97 /г \\
VFMSUBADD132PD ymm0, ymm1, ymm2/m256
\end{tabular} & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0. \\
\hline VEX.DDS.256.66.0F38.W1 A7 /г VFMSUBADD213PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0. \\
\hline VEX.DDS.256.66.0F38.W1 B7/r VFMSUBADD231PD ymm0, ymm1, ymm2/m256 & A & V/V & FMA & Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymm0 and put result in ymm0. \\
\hline
\end{tabular}

Instruction Operand Encoding
\begin{tabular}{|ccccc|}
\hline Op/En & Operand 1 & Operand 2 & Operand 3 & Operand 4 \\
A & ModRM:reg ( \(r, w)\) & VEX.vvvv (r) & ModRM:r/m (r) & NA \\
\hline
\end{tabular}

\section*{Description}

VFMSUBADD132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMSUBADD213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMSUBADD231PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd double-precision floating-point elements and adds the even double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.
VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel \({ }^{\circledR} 64\) and IA-32 Architectures Software Developer's Manual, Volume 1.

\section*{Operation}

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).
```

VFMSUBADD132PD DEST, SRC2, SRC3
IF (VEX.128) THEN
DEST[63:0] \leftarrow RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] + SRC2[63:0])
DEST[127:64] \& RoundFPControl_MXCSR(DEST[127:64]*SRC3[127:64] - SRC2[127:64])
DEST[VLMAX-1:128] \leftarrow0
ELSEIF (VEX.256)
DEST[63:0] < RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] + SRC2[63:0])
DEST[127:64] < RoundFPControl_MXCSR(DEST[127:64]*SRC3[127:64] - SRC2[127:64])
DEST[191:128] \leftarrow RoundFPControl_MXCSR(DEST[191:128]*SRC3[191:128] + SRC2[191:128])
DEST[255:192] \& RoundFPControl_MXCSR(DEST[255:192]*SRC3[255:192] - SRC2[255:192]
FI

```

\section*{VFMSUBADD213PD DEST, SRC2, SRC3}

IF (VEX.128) THEN
DEST[63:0] ↔ RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] + SRC3[63:0])
DEST[127:64] \& RoundFPControl_MXCSR(SRC2[127:64]*DEST[127:64] - SRC3[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)
ELSEIF (VEX.256)
DEST[63:0] < RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] + SRC3[63:0])
DEST[127:64] \& RoundFPControl_MXCSR(SRC2[127:64]*DEST[127:64] - SRC3[127:64])
DEST[191:128] < RoundFPControl_MXCSR(SRC2[191:128]*DEST[191:128] + SRC3[191:128])
DEST[255:192] \& RoundFPControl_MXCSR(SRC2[255:192]*DEST[255:192] - SRC3[255:192]
FI

\section*{VFMSUBADD231PD DEST, SRC2, SRC3}

IF (VEX.128) THEN
DEST[63:0] \& RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] + DEST[63:0])
DEST[127:64] \& RoundFPControl_MXCSR(SRC2[127:64]*SRC3[127:64] - DEST[127:64])
DEST[VLMAX-1:128] \(\leftarrow 0\)
ELSEIF (VEX.256)
DEST[63:0] < RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] + DEST[63:0])
DEST[127:64] < RoundFPControl_MXCSR(SRC2[127:64]*SRC3[127:64] - DEST[127:64])
DEST[191:128] \& RoundFPControl_MXCSR(SRC2[191:128]*SRC3[191:128] + DEST[191:128])
DEST[255:192] \& RoundFPControl_MXCSR(SRC2[255:192]*SRC3[255:192] - DEST[255:192]
FI

Intel C/C++ Compiler Intrinsic Equivalent
```

VFMSUBADD132PD: __m128d _mm_fmsubadd_pd (__m128d a, __m128d b, __m128d c);
VFMSUBADD213PD: __m128d _mm_fmsubadd_pd (__m128d a, __m128d b, __m128d c);
VFMSUBADD231PD: __m128d _mm_fmsubadd_pd (__m128d a, __m128d b, __m128d c);
VFMSUBADD132PD: __m256d _mm256_fmsubadd_pd (__m256d a, __m256d b, __m256d c);
VFMSUBADD213PD: __m256d _mm256_fmsubadd_pd (__m256d a, __m256d b, __m256d c);

VFMSUBADD231PD: __m256d _mm256_fmsubadd_pd (__m256d a, __m256d b, __m256d c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

## VFMSUBADD132PS/VFMSUBADD213PS/VFMSUBADD231PS - Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W0 97 /r <br> VFMSUBADD132PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 2 / m e m$, subtract/add elements in $x m m 1$ and put result in $x m m 0$. |
| VEX.DDS.128.66.0F38.WO A7 /r <br> VFMSUBADD213PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 1$, subtract/add elements in $x m m 2 / m e m$ and put result in $x m m 0$. |
| VEX.DDS.128.66.0F38.WO B7 /r <br> VFMSUBADD231PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, subtract/add elements in $x m m 0$ and put result in xmmo. |
| VEX.DDS.256.66.0F38.W0 97 /r <br> VFMSUBADD132PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymmO and ymm2/mem, subtract/add elements in ymm1 and put result in ymm0. |
| VEX.DDS.256.66.0F38.WO A7 /r VFMSUBADD213PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract/add elements in ymm2/mem and put result in ymm0. |
| VEX.DDS.256.66.0F38.W0 B7 /г VFMSUBADD231PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract/add elements in ymmO and put result in ymmo. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

VFMSUBADD132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFMSUBADD213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VFMSUBADD231PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the odd single-precision floating-point elements and adds the even single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.VVVV. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.
VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vVVV. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFMSUBADD132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =2
ELSEIF (VEX.256)
    MAXVL = 4
FI
For i = 0 to MAXVL -1{
    n=64*;
    DEST[n+31:n] & RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] + SRC2[n+31:n])
    DEST[n+63:n+32] & RoundFPControl_MXCSR(DEST[n+63:n+32]*SRC3[n+63:n+32] -SRC2[n+63:n+32])
}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] }\leftarrow
FI
```

```
VFMSUBADD213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =2
ELSEIF (VEX.256)
    MAXVL = 4
FI
For i=0 to MAXVL -1{
    n=64*;
    DEST[n+31:n] & RoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] +SRC3[n+31:n])
    DEST[n+63:n+32] < RoundFPControl_MXCSR(SRC2[n+63:n+32]*DEST[n+63:n+32] -SRC3[n+63:n+32])
}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] \leftarrow0
FI
```

VFMSUBADD231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =2
ELSEIF (VEX.256)
MAXVL $=4$
FI
For $\mathrm{i}=0$ to MAXVL-1\{
$n=64 *$;
DEST[n+31:n] ↔RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] + DEST[n+31:n])
DEST[n+63:n+32] \& RoundFPControl_MXCSR(SRC2[n+63:n+32]*SRC3[n+63:n+32]-DEST[n+63:n+32])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUBADD132PS: __m128 _mm_fmsubadd_ps (__m128 a, __m128 b,__m128 c);
VFMSUBADD213PS: _m128 _mm_fmsubadd_ps (_m128 a,_m128 b,__m128 c);
VFMSUBADD231PS: __m128 _mm_fmsubadd_ps (_m128 a,__m128 b,__m128 c);
VFMSUBADD132PS: __m256 _mm256_fmsubadd_ps (_m256 a, _m256 b, __m256 c);
VFMSUBADD213PS: __m256 _mm256_fmsubadd_ps (_m256 a,_m256 b,_m256 c);
VFMSUBADD231PS: _m256 _mm256_fmsubadd_ps (_m256 a,_m256 b,_m256 c);

## SIMD Floating-Point Exceptions

Overflow, Underflow, Invalid, Precision, Denormal
Other Exceptions
See Exceptions Type 2

VFMSUB132PD/VFMSUB213PD/VFMSUB231PD - Fused Multiply-Subtract of Packed DoublePrecision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W1 9A /г VFMSUB132PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from xmm0 and $x m m 2 / m e m$, subtract $x m m 1$ and put result in $x m m 0$. |
| VEX.DDS.128.66.0F38.W1 AA/r VFMSUB213PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 0$ and $x m m 1$, subtract $x m m 2 / m e m$ and put result in xmm0. |
| VEX.DDS.128.66.0F38.W1 BA /г VFMSUB231PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, subtract $x m m 0$ and put result in $x m m 0$. |
| VEX.DDS.256.66.0F38.W1 9A /г VFMSUB132PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymmo. |
| VEX.DDS.256.66.0F38.W1 AA/r VFMSUB213PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymmo. |
| VEX.DDS.256.66.0F38.W1 BA /r VFMSUB231PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymm0. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

Performs a set of SIMD multiply-subtract computation on packed double-precision floating-point values using three source operands and writes the multiply-subtract results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.
VFMSUB132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floatingpoint values to the destination operand (first source operand).
VFMSUB213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floatingpoint values to the destination operand (first source operand).
VFMSUB231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFMSUB132PD DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =2
ELSEIF (VEX.256)
    MAXVL = 4
FI
For i = 0 to MAXVL-1 {
    n = 64*;
    DEST[n+63:n] < RoundFPControl_MXCSR(DEST[n+63:n]*SRC3[n+63:n] - SRC2[n+63:n])
}
IF (VEX.128) THEN
DEST[VLMAX-1:128] <0
FI
```

VFMSUB213PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 2
ELSEIF (VEX.256)
MAXVL $=4$
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 64*i;
DEST[n+63:n] \& RoundFPControl_MXCSR(SRC2[n+63:n]*DEST[n+63:n] - SRC3[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
fi
VFMSUB231PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =2
ELSEIF (VEX.256)
MAXVL = 4
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 64*i;
DEST[n+63:n] \& RoundFPControl_MXCSR(SRC2[n+63:n]*SRC3[n+63:n] - DEST[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUB132PD:_m128d_mm_fmsub_pd (_m128d a,_m128d b, _m128d c);
VFMSUB213PD:__m128d_mm_fmsub_pd (_m128d a,__m128d b,_m128d c);
VFMSUB231PD: __m128d _mm_fmsub_pd (_m128d a,__m128d b, _m128d c);
VFMSUB132PD: __m256d_mm256_fmsub_pd (_m256d a, _m256d b, _m256d c);
VFMSUB213PD: __m256d_mm256_fmsub_pd (_m256d a, _m256d b, _m256d c);
VFMSUB231PD: __m256d_mm256_fmsub_pd (_m256d a, _m256d b, _m256d c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal
Other Exceptions
See Exceptions Type 2

VFMSUB132PS/VFMSUB213PS/VFMSUB231PS - Fused Multiply-Subtract of Packed SinglePrecision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W0 9A/r VFMSUB132PS xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 2 / m e m$, subtract $x m m 1$ and put result in $x \mathrm{mmO}$. |
| VEX.DDS.128.66.0F38.WO AA /r VFMSUB213PS xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 1$, subtract $x m m 2 / m e m$ and put result in $x \mathrm{mmO}$. |
| VEX.DDS.128.66.0F38.W0 BA/r VFMSUB231PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, subtract $x m m 0$ and put result in $x \mathrm{mmO}$. |
| VEX.DDS.256.66.0f38.WO 9A/r VFMSUB132PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, subtract ymm1 and put result in ymmo. |
| VEX.DDS.256.66.0F38.WO AA /r VFMSUB213PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm0 and ymm1, subtract ymm2/mem and put result in ymmo. |
| VEX.DDS.256.66.0F38.0 BA /г VFMSUB231PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, subtract ymm0 and put result in ymmo. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs a set of SIMD multiply-subtract computation on packed single-precision floating-point values using three source operands and writes the multiply-subtract results in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.
VFMSUB132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floatingpoint values to the destination operand (first source operand).
VFMSUB213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From the infinite precision intermediate result, subtracts the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floatingpoint values to the destination operand (first source operand).
VFMSUB231PS: Multiplies the four or eight packed single-precision floating-point values from the second source to the four or eight packed single-precision floating-point values in the third source operand. From the infinite precision intermediate result, subtracts the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFMSUB132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =4
ELSEIF (VEX.256)
    MAXVL = 8
FI
For i = 0 to MAXVL-1 {
    n = 32*;
    DEST[n+31:n] < RoundFPControl_MXCSR(DEST[n+31:n]*SRC3[n+31:n] - SRC2[n+31:n])
}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] \leftarrow0
FI
```

VFMSUB213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =4
ELSEIF (VEX.256)
MAXVL = 8
Fl
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 32*;
DEST[n+31:n] ҺRoundFPControl_MXCSR(SRC2[n+31:n]*DEST[n+31:n] - SRC3[n+31:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
Fl
VFMSUB231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 4
ELSEIF (VEX.256)
MAXVL = 8
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
$n=32 *$;
DEST[n+31:n] < RoundFPControl_MXCSR(SRC2[n+31:n]*SRC3[n+31:n] - DEST[n+31:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUB132PS: __m128 _mm_fmsub_ps (__m128 a, __m128 b, __m128 c);
VFMSUB213PS: __m128 _mm_fmsub_ps (__m128 a, __m128 b, __m128 c);
VFMSUB231PS: __m128 _mm_fmsub_ps (__m128 a, __m128 b, __m128 c);
VFMSUB132PS: __m256 _mm256_fmsub_ps (__m256 a, __m256 b, __m256 c);
VFMSUB213PS: __m256 _mm256_fmsub_ps (__m256 a, __m256 b, __m256 c);
VFMSUB231PS: __m256 _mm256_fmsub_ps (__m256 a, __m256 b, __m256 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

## VFMSUB132SD/VFMSUB213SD/VFMSUB231SD - Fused Multiply-Subtract of Scalar DoublePrecision Floating-Point Values

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 <br> -bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.DDS.LIG.128.66.0F38.W1 9B/r |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM: $/ \mathrm{m}(\mathrm{r})$ | NA |

## Description

Performs a SIMD multiply-subtract computation on the low packed double-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.
VFMSUB132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFMSUB213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFMSUB231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.VVVv. The third source operand is a XMM register or a 64-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFMSUB132SD DEST, SRC2, SRC3
DEST[63:0] ↔ RoundFPControl_MXCSR(DEST[63:0]*SRC3[63:0] - SRC2[63:0])
DEST[127:64] < DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VFMSUB213SD DEST, SRC2, SRC3
DEST[63:0] \& RoundFPControl_MXCSR(SRC2[63:0]*DEST[63:0] - SRC3[63:0])
DEST[127:64] $\leftarrow$ DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

VFMSUB231SD DEST, SRC2, SRC3
DEST[63:0] < RoundFPControl_MXCSR(SRC2[63:0]*SRC3[63:0] - DEST[63:0])
DEST[127:64] \& DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUB132SD: __m128d _mm_fmsub_sd (__m128d a, __m128d b, __m128d c);
VFMSUB213SD: __m128d _mm_fmsub_sd (__m128d a, __m128d b, __m128d c);
VFMSUB231SD: __m128d _mm_fmsub_sd (__m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

## VFMSUB132SS/VFMSUB213SS/VFMSUB231SS - Fused Multiply-Subtract of Scalar SinglePrecision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.LIG.128.66.0F38.WO 9B / VFMSUB132SS xmm0, xmm1, xmm2/m32 | A | V/V | FMA | Multiply scalar single-precision floating-point value from $x m m 0$ and $x m m 2 / m e m$, subtract $x m m 1$ and put result in $x \mathrm{mmO}$. |
| VEX.DDS.LIG.128.66.0F38.WO AB / VFMSUB213SS xmm0, xmm1, xmm2/m32 | A | V/V | FMA | Multiply scalar single-precision floating-point value from $x m m 0$ and $x m m 1$, subtract $x m m 2 / m e m$ and put result in $x \mathrm{mmO}$. |
| VEX.DDS.LIG.128.66.0F38.WO BB/r VFMSUB231SS xmm0, xmm1, xmm2/m32 | A | V/V | FMA | Multiply scalar single-precision floating-point value from $x m m 1$ and $x m m 2 / m e m$, subtract $x m m 0$ and put result in $x \mathrm{mmO}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a SIMD multiply-subtract computation on the low packed single-precision floating-point values using three source operands and writes the multiply-add result in the destination operand. The destination operand is also the first source operand. The second operand must be a SIMD register. The third source operand can be a SIMD register or a memory location.

VFMSUB132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFMSUB213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).

VFMSUB231SS: Multiplies the low packed single-precision floating-point value from the second source to the low packed single-precision floating-point value in the third source operand. From the infinite precision intermediate result, subtracts the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.VVVv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFMSUB132SS DEST, SRC2, SRC3
DEST[31:0] \& RoundFPControl_MXCSR(DEST[31:0]*SRC3[31:0] - SRC2[31:0])
DEST[127:32] $\leftarrow$ DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

VFMSUB213SS DEST, SRC2, SRC3
DEST[31:0] \& RoundFPControl_MXCSR(SRC2[31:0]*DEST[31:0] - SRC3[31:0]) DEST[127:32] $\leftarrow$ DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
VFMSUB231SS DEST, SRC2, SRC3
DEST[31:0] \& RoundFPControl_MXCSR(SRC2[31:0]*SRC3[63:0] - DEST[31:0])
DEST[127:32] $\leftarrow$ DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VFMSUB132SS: __m128 _mm_fmsub_ss (__m128 a, __m128 b, __m128 c);
VFMSUB213SS: __m128 _mm_fmsub_ss (__m128 a, __m128 b, __m128 c);
VFMSUB231SS: __m128 _mm_fmsub_ss (__m128 a, __m128 b, __m128 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

## VFNMADD132PD/VFNMADD213PD/VFNMADD231PD - Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID <br> Feature <br> Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W1 9C/r <br> VFNMADD132PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 0$ and $x m m 2 / m e m$, negate the multiplication result and add to $x m m 1$ and put result in xmmo. |
| VEX.DDS.128.66.0F38.W1 AC /r <br> VFNMADD213PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 0$ and $x m m 1$, negate the multiplication result and add to $x m m 2 / m e m$ and put result in xmmo. |
| VEX.DDS.128.66.0F38.W1 BC /r VFNMADD231PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, negate the multiplication result and add to $x m m 0$ and put result in xmmo. |
| VEX.DDS.256.66.0F38.W1 9C/r VFNMADD132PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymmo. |
| VEX.DDS.256.66.0F38.W1 AC/r VFNMADD213PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymmo. |
| VEX.DDS.256.66.0F38.W1 BC/r VFNMADD231PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymmo. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

VFNMADD132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floatingpoint values to the destination operand (first source operand).
VFNMADD213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand, adds the negated infinite precision intermediate result to the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floatingpoint values to the destination operand (first source operand).

VFNMADD231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a

XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFNMADD132PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =2
ELSEIF (VEX.256)
MAXVL $=4$
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 64*;
DEST[n+63:n] < RoundFPControl_MXCSR(-(DEST[n+63:n]*SRC3[n+63:n]) + SRC2[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

VFNMADD213PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 2
ELSEIF (VEX.256)
MAXVL $=4$
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 64*;
DEST[n+63:n] \& RoundFPControl_MXCSR(-(SRC2[n+63:n]*DEST[n+63:n]) + SRC3[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

VFNMADD231PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL =2
ELSEIF (VEX.256)
MAXVL = 4
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 64*;
DEST[n+63:n] < RoundFPControl_MXCSR(-(SRC2[n+63:n]*SRC3[n+63:n]) + DEST[n+63:n])
\}

IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD132PD: __m128d _mm_fnmadd_pd (__m128d a, __m128d b, __m128d c);
VFNMADD213PD: __m128d _mm_fnmadd_pd (__m128d a, __m128d b, __m128d c);
VFNMADD231PD: __m128d _mm_fnmadd_pd (__m128d a, __m128d b, __m128d c);
VFNMADD132PD: __m256d _mm256_fnmadd_pd (__m256d a, __m256d b, __m256d c);
VFNMADD213PD: __m256d _mm256_fnmadd_pd (__m256d a, __m256d b, __m256d c);
VFNMADD231PD: __m256d _mm256_fnmadd_pd (__m256d a, __m256d b, __m256d c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

VFNMADD132PS/VFNMADD213PS/VFNMADD231PS - Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W0 9C /г <br> VFNMADD132PS xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed single-precision floating-point values from xmm0 and $x m m 2 / m e m$, negate the multiplication result and add to $x m m 1$ and put result in xmmo. |
| VEX.DDS.128.66.0F38.WO AC/r VFNMADD213PS xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 1$, negate the multiplication result and add to $x \mathrm{~mm} 2 / \mathrm{mem}$ and put result in xmmo. |
| VEX.DDS.128.66.0F38.WO BC /r <br> VFNMADD231PS xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, negate the multiplication result and add to $x m m 0$ and put result in xmmo. |
| VEX.DDS.256.66.0F38.W0 9C /г <br> VFNMADD132PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm0 and ymm2/mem, negate the multiplication result and add to ymm1 and put result in ymmo. |
| VEX.DDS.256.66.0F38.WO AC/r VFNMADD213PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and add to ymm2/mem and put result in ymmo. |
| VEX.DDS.256.66.0F38.0 BC/г VFNMADD231PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and add to ymm0 and put result in ymmo. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

VFNMADD132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VFNMADD213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand, adds the negated infinite precision intermediate result to the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting the four or eight packed single-precision floating-point values to the destination operand (first source operand).

VFNMADD231PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the third source operand, adds the negated infinite precision intermediate result to the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floatingpoint values to the destination operand (first source operand).
VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFNMADD132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =4
ELSEIF (VEX.256)
    MAXVL = 8
Fl
For i=0 to MAXVL-1 {
    n = 32*;;
    DEST[n+31:n] \leftarrow RoundFPControl_MXCSR(- (DEST[n+31:n]*SRC3[n+31:n]) + SRC2[n+31:n])
}
IF (VEX.128) THEN
    DEST[VLMAX-1:128]}\leftarrow
Fl
```

VFNMADD213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 4
ELSEIF (VEX.256)
MAXVL = 8
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 32*;
DEST[n+31:n] \& RoundFPControl_MXCSR(- (SRC2[n+31:n]*DEST[n+31:n]) + SRC3[n+31:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI
VFNMADD231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 4
ELSEIF (VEX.256)
MAXVL = 8
Fl
For $\mathrm{i}=0$ to MAXVL-1 \{
$n=32 *$;
DEST[n+31:n] <RoundFPControl_MXCSR(- (SRC2[n+31:n]*SRC3[n+31:n]) + DEST[n+31:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$

FI

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD132PS: __m128 _mm_fnmadd_ps (__m128 a,_m128 b,_m128 c);
VFNMADD213PS: __m128 _mm_fnmadd_ps (__m128 a,__m128 b,_m128 c);
VFNMADD231PS: __m128 _mm_fnmadd_ps (__m128 a,__m128 b, __m128 c);
VFNMADD132PS: __m256 _mm256_fnmadd_ps (__m256 a, __m256 b, _m256 c);
VFNMADD213PS: __m256 _mm256_fnmadd_ps (__m256 a,__m256 b,_m256 c);
VFNMADD231PS: _m256 _mm256_fnmadd_ps (_m256 a,__m256 b,_m256 c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal
Other Exceptions
See Exceptions Type 2

VFNMADD132SD/VFNMADD213SD/VFNMADD231SD - Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 -bit Mode | CPUID <br> Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.LIG.128.66.0F38.W1 9D / VFNMADD132SD xmm0, xmm1, xmm2/m64 | A | V/V | FMA | Multiply scalar double-precision floating-point value from $x m m 0$ and $x m m 2 / m e m$, negate the multiplication result and add to $x \mathrm{~mm} 1$ and put result in $x \mathrm{mmO} 0$. |
| VEX.DDS.LIG.128.66.0F38.W1 AD / VFNMADD213SD xmm0, xmm1, xmm2/m64 | A | V/V | FMA | Multiply scalar double-precision floating-point value from $x m m 0$ and $x m m 1$, negate the multiplication result and add to $x m m 2 / m e m$ and put result in xmmo. |
| VEX.DDS.LIG.128.66.0F38.W1 BD/r VFNMADD231SD xmm0, xmm1, xmm2/m64 | A | V/V | FMA | Multiply scalar double-precision floating-point value from $x m m 1$ and $x m m 2 / m e m$, negate the multiplication result and add to $x \mathrm{mmO}$ and put result in $x \mathrm{mmO}$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

VFNMADD132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFNMADD213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFNMADD231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 64-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFNMADD132SD DEST, SRC2, SRC3
DEST[63:0] Һ RoundFPControl_MXCSR(- (DEST[63:0]*SRC3[63:0]) + SRC2[63:0])
DEST[127:64] < DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

VFNMADD213SD DEST, SRC2, SRC3
DEST[63:0] $\leftarrow$ RoundFPControl_MXCSR(- (SRC2[63:0]*DEST[63:0]) + SRC3[63:0])
DEST[127:64] < DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VFNMADD231SD DEST, SRC2, SRC3
DEST[63:0] < RoundFPControl_MXCSR(- (SRC2[63:0]*SRC3[63:0]) + DEST[63:0])
DEST[127:64] \& DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD132SD: __m128d _mm_fnmadd_sd (__m128d a, __m128d b, __m128d c);
VFNMADD213SD: __m128d _mm_fnmadd_sd (__m128d a, __m128d b, __m128d c);
VFNMADD231SD: __m128d _mm_fnmadd_sd (__m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

## VFNMADD132SS/VFNMADD213SS/VFNMADD231SS - Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values

| Opcode/ | Op/ | 64/32 | CPUID | Description |
| :---: | :---: | :---: | :---: | :---: |
| Instruction | En | -bit Mode | Feature Flag |  |
| VEX.DDS.LIG.128.66.0F38.WO 9D/r VFNMADD132SS xmm0, xmm1, xmm2/m32 | A | V/V | FMA | Multiply scalar single-precision floating-point value from $x m m 0$ and $x m m 2 / m e m$, negate the multiplication result and add to $x m m 1$ and put result in $x m m 0$. |
| VEX.DDS.LIG.128.66.0F38.WO AD /r VFNMADD213SS xmm0, xmm1, xmm2/m32 | A | V/V | FMA | Multiply scalar single-precision floating-point value from $x m m 0$ and $x m m 1$, negate the multiplication result and add to $x m m 2 / m e m$ and put result in $x m m 0$. |
| VEX.DDS.LIG.128.66.0F38.WO BD / VFNMADD231SS xmm0, xmm1, xmm2/m32 | A | V/V | FMA | Multiply scalar single-precision floating-point value from $x m m 1$ and $x m m 2 / m e m$, negate the multiplication result and add to $x m m 0$ and put result in $x m m 0$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM:r/m $(r)$ | NA |

## Description

VFNMADD132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFNMADD213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFNMADD231SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the third source operand, adds the negated infinite precision intermediate result to the low packed single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFNMADD132SS DEST, SRC2, SRC3
DEST[31:0] Һ RoundFPControl_MXCSR(- (DEST[31:0]*SRC3[31:0]) + SRC2[31:0])
DEST[127:32] $\leftarrow$ DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

VFNMADD213SS DEST, SRC2, SRC3
DEST[31:0] $\leftarrow$ RoundFPControl_MXCSR(- (SRC2[31:0]*DEST[31:0]) + SRC3[31:0]) DEST[127:32] $\leftarrow$ DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
VFNMADD231SS DEST, SRC2, SRC3
DEST[31:0] < RoundFPControl_MXCSR(- (SRC2[31:0]*SRC3[63:0]) + DEST[31:0])
DEST[127:32] $\leftarrow$ DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VFNMADD132SS: __m128 _mm_fnmadd_ss (__m128 a, __m128 b, __m128 c);
VFNMADD213SS: __m128 _mm_fnmadd_ss (__m128 a, __m128 b, __m128 c);
VFNMADD231SS: __m128 _mm_fnmadd_ss (__m128 a, __m128 b, __m128 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

## VFNMSUB132PD/VFNMSUB213PD/VFNMSUB231PD - Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W1 9E/r <br> VFNMSUB132PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from xmm0 and $x m m 2 / m e m$, negate the multiplication result and subtract $x m m 1$ and put result in xmmo. |
| VEX.DDS.128.66.0F38.W1 AE/r VFNMSUB213PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 0$ and $x m m 1$, negate the multiplication result and subtract $x \mathrm{~mm} 2 / \mathrm{mem}$ and put result in $x \mathrm{mmo}$. |
| VEX.DDS.128.66.0F38.W1 BE/r VFNMSUB231PD xmm0, xmm1, xmm2/m128 | A | V/V | FMA | Multiply packed double-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, negate the multiplication result and subtract $x m m 0$ and put result in xmmo. |
| VEX.DDS.256.66.0F38.W1 9E/r VFNMSUB132PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymmO and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymmo. |
| VEX.DDS.256.66.0F38.W1 AE/r VFNMSUB213PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymmo. |
| VEX.DDS.256.66.0F38.W1 BE/r VFNMSUB231PD ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed double-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymmo. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

VFNMSUB132PD: Multiplies the two or four packed double-precision floating-point values from the first source operand to the two or four packed double-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the two or four packed double-precision floating-point values in the second source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VFMSUB213PD: Multiplies the two or four packed double-precision floating-point values from the second source operand to the two or four packed double-precision floating-point values in the first source operand. From negated infinite precision intermediate results, subtracts the two or four packed double-precision floating-point values in the third source operand, performs rounding and stores the resulting two or four packed double-precision floatingpoint values to the destination operand (first source operand).

VFMSUB231PD: Multiplies the two or four packed double-precision floating-point values from the second source to the two or four packed double-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the two or four packed double-precision floating-point values in the first source operand, performs rounding and stores the resulting two or four packed double-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a

XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.

VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFNMSUB132PD DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =2
ELSEIF (VEX.256)
    MAXVL = 4
FI
For i = 0 to MAXVL-1 {
    n = 64*;;
    DEST[n+63:n] < RoundFPControl_MXCSR( - (DEST[n+63:n]*SRC3[n+63:n]) - SRC2[n+63:n])
}
IF (VEX.128) THEN
DEST[VLMAX-1:128] <0
FI
```

VFNMSUB213PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 2
ELSEIF (VEX.256)
MAXVL $=4$
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 64*;
DEST[n+63:n] ↔RoundFPControl_MXCSR( - (SRC2[n+63:n]*DEST[n+63:n]) - SRC3[n+63:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI
VFNMSUB231PD DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 2
ELSEIF (VEX.256)
MAXVL = 4
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n $=64^{*}$;
DEST[n+63:n] \&RoundFPControl_MXCSR( - (SRC2[n+63:n]*SRC3[n+63:n]) - DEST[n+63:n])
\}

IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFNMSUB132PD: __m128d _mm_fnmsub_pd (__m128d a, _m128d b, __m128d c);
VFNMSUB213PD: __m128d _mm_fnmsub_pd (__m128d a, __m128d b, __m128d c);
VFNMSUB231PD: __m128d _mm_fnmsub_pd (__m128d a, __m128d b, __m128d c);
VFNMSUB132PD: __m256d _mm256_fnmsub_pd (__m256d a, __m256d b, __m256d c);
VFNMSUB213PD: __m256d _mm256_fnmsub_pd (__m256d a, __m256d b, __m256d c);
VFNMSUB231PD: __m256d _mm256_fnmsub_pd (__m256d a, __m256d b, __m256d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

## VFNMSUB132PS/VFNMSUB213PS/VFNMSUB231PS - Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W0 9E/r <br> VFNMSUB132PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 2 / m e m$, negate the multiplication result and subtract $x m m 1$ and put result in xmm0. |
| VEX.DDS.128.66.0F38.WO AE/r <br> VFNMSUB213PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 0$ and $x m m 1$, negate the multiplication result and subtract $x m m 2 / m e m$ and put result in xmmo. |
| VEX.DDS.128.66.0F38.WO BE /r VFNMSUB231PS $x m m 0, x m m 1, x m m 2 / m 128$ | A | V/V | FMA | Multiply packed single-precision floating-point values from $x m m 1$ and $x m m 2 / m e m$, negate the multiplication result and subtract $x m m 0$ and put result in xmmo. |
| VEX.DDS.256.66.0F38.W0 9E/r VFNMSUB132PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymmO and ymm2/mem, negate the multiplication result and subtract ymm1 and put result in ymmo. |
| VEX.DDS.256.66.0F38.WO AE/r VFNMSUB213PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm0 and ymm1, negate the multiplication result and subtract ymm2/mem and put result in ymmo. |
| VEX.DDS.256.66.0F38.0 BE /r VFNMSUB231PS ymm0, ymm1, ymm2/m256 | A | V/V | FMA | Multiply packed single-precision floating-point values from ymm1 and ymm2/mem, negate the multiplication result and subtract ymm0 and put result in ymmo. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m $(r)$ | NA |

## Description

VFNMSUB132PS: Multiplies the four or eight packed single-precision floating-point values from the first source operand to the four or eight packed single-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the four or eight packed single-precision floating-point values in the second source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VFNMSUB213PS: Multiplies the four or eight packed single-precision floating-point values from the second source operand to the four or eight packed single-precision floating-point values in the first source operand. From negated infinite precision intermediate results, subtracts the four or eight packed single-precision floating-point values in the third source operand, performs rounding and stores the resulting four or eight packed single-precision floatingpoint values to the destination operand (first source operand).

VFNMSUB231PS: Multiplies the four or eight packed single-precision floating-point values from the second source to the four or eight packed single-precision floating-point values in the third source operand. From negated infinite precision intermediate results, subtracts the four or eight packed single-precision floating-point values in the first source operand, performs rounding and stores the resulting four or eight packed single-precision floating-point values to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vVVv. The third source operand is a

XMM register or a 128-bit memory location and encoded in rm_field. The upper 128 bits of the YMM destination register are zeroed.
VEX. 256 encoded version: The destination operand (also first source operand) is a YMM register and encoded in reg_field. The second source operand is a YMM register and encoded in VEX.vvvv. The third source operand is a YMM register or a 256-bit memory location and encoded in rm_field.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFNMSUB132PS DEST, SRC2, SRC3
IF (VEX.128) THEN
    MAXVL =4
ELSEIF (VEX.256)
    MAXVL = 8
FI
For i = 0 to MAXVL-1 {
    n = 32*;;
    DEST[n+31:n] < RoundFPControl_MXCSR(- (DEST[n+31:n]*SRC3[n+31:n]) - SRC2[n+31:n])
}
IF (VEX.128) THEN
    DEST[VLMAX-1:128] <0
FI
```

VFNMSUB213PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 4
ELSEIF (VEX.256)
MAXVL = 8
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 32*;
DEST[n+31:n] \& RoundFPControl_MXCSR( - (SRC2[n+31:n]*DEST[n+31:n]) - SRC3[n+31:n])
\}
IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI
VFNMSUB231PS DEST, SRC2, SRC3
IF (VEX.128) THEN
MAXVL = 4
ELSEIF (VEX.256)
MAXVL = 8
FI
For $\mathrm{i}=0$ to MAXVL-1 \{
n = 32*;
DEST[n+31:n] ↔RoundFPControl_MXCSR( - (SRC2[n+31:n]*SRC3[n+31:n]) - DEST[n+31:n])
\}

IF (VEX.128) THEN
DEST[VLMAX-1:128] $\leftarrow 0$
FI

Intel C/C++ Compiler Intrinsic Equivalent
VFNMSUB132PS: __m128 _mm_fnmsub_ps (__m128 a, __m128 b, __m128 c);
VFNMSUB213PS: __m128 _mm_fnmsub_ps (__m128 a, __m128 b, __m128 c);
VFNMSUB231PS: __m128 _mm_fnmsub_ps (__m128 a, __m128 b, __m128 c);
VFNMSUB132PS: __m256 _mm256_fnmsub_ps (__m256 a, __m256 b, __m256 c);
VFNMSUB213PS: __m256 _mm256_fnmsub_ps (__m256 a, __m256 b, __m256 c);
VFNMSUB231PS: __m256 _mm256_fnmsub_ps (__m256 a, __m256 b, __m256 c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 2

## VFNMSUB132SD/VFNMSUB213SD/VFNMSUB231SD - Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values

| Opcode/ <br> Instruction | Op/ <br> En | 64/32- <br> bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.DDS.LIG.128.66.0F38.W1 9F/r |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

VFNMSUB132SD: Multiplies the low packed double-precision floating-point value from the first source operand to the low packed double-precision floating-point value in the third source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the second source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFNMSUB213SD: Multiplies the low packed double-precision floating-point value from the second source operand to the low packed double-precision floating-point value in the first source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the third source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VFNMSUB231SD: Multiplies the low packed double-precision floating-point value from the second source to the low packed double-precision floating-point value in the third source operand. From negated infinite precision intermediate result, subtracts the low double-precision floating-point value in the first source operand, performs rounding and stores the resulting packed double-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.VVVV. The third source operand is a XMM register or a 64-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.

Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

VFNMSUB132SD DEST, SRC2, SRC3
DEST[63:0] < RoundFPControl_MXCSR(- (DEST[63:0]*SRC3[63:0]) - SRC2[63:0])
DEST[127:64] < DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

VFNMSUB213SD DEST, SRC2, SRC3
DEST[63:0] ↔ RoundFPControl_MXCSR(- (SRC2[63:0]*DEST[63:0]) - SRC3[63:0])
DEST[127:64] < DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VFNMSUB231SD DEST, SRC2, SRC3
DEST[63:0] < RoundFPControl_MXCSR(- (SRC2[63:0]*SRC3[63:0]) - DEST[63:0])
DEST[127:64] \& DEST[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VFNMSUB132SD: __m128d _mm_fnmsub_sd (__m128d a, __m128d b, __m128d c);
VFNMSUB213SD: __m128d _mm_fnmsub_sd (__m128d a, __m128d b, __m128d c);
VFNMSUB231SD: __m128d _mm_fnmsub_sd (__m128d a, __m128d b, __m128d c);

SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

## VFNMSUB132SS/VFNMSUB213SS/VFNMSUB231SS - Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values

| Opcode/ | Op/ <br> En | 64/32 <br> -bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.DDS.LIG.128.66.0F38.W0 9F/r |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg $(r, w)$ | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

VFNMSUB132SS: Multiplies the low packed single-precision floating-point value from the first source operand to the low packed single-precision floating-point value in the third source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the second source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFNMSUB213SS: Multiplies the low packed single-precision floating-point value from the second source operand to the low packed single-precision floating-point value in the first source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the third source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VFNMSUB231SS: Multiplies the low packed single-precision floating-point value from the second source to the low packed single-precision floating-point value in the third source operand. From negated infinite precision intermediate result, the low single-precision floating-point value in the first source operand, performs rounding and stores the resulting packed single-precision floating-point value to the destination operand (first source operand).
VEX. 128 encoded version: The destination operand (also first source operand) is a XMM register and encoded in reg_field. The second source operand is a XMM register and encoded in VEX.vvvv. The third source operand is a XMM register or a 32-bit memory location and encoded in rm_field. The upper bits ([VLMAX-1:128]) of the YMM destination register are zeroed.
Compiler tools may optionally support a complementary mnemonic for each instruction mnemonic listed in the opcode/instruction column of the summary table. The behavior of the complementary mnemonic in situations involving NANs are governed by the definition of the instruction mnemonic defined in the opcode/instruction column. See also Section 14.5.1, "FMA Instruction Operand Order and Arithmetic Behavior" in the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

In the operations below, "+", "-", and "*" symbols represent addition, subtraction, and multiplication operations with infinite precision inputs and outputs (no rounding).

```
VFNMSUB132SS DEST, SRC2, SRC3
DEST[31:0] < RoundFPControl_MXCSR(- (DEST[31:0]*SRC3[31:0]) - SRC2[31:0])
DEST[127:32] < DEST[127:32]
```

DEST[VLMAX-1:128] $\leftarrow 0$
VFNMSUB213SS DEST, SRC2, SRC3
DEST[31:0] < RoundFPControl_MXCSR(- (SRC2[31:0]*DEST[31:0]) - SRC3[31:0])
DEST[127:32] < DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$
VFNMSUB231SS DEST, SRC2, SRC3
DEST[31:0] \& RoundFPControl_MXCSR(- (SRC2[31:0]*SRC3[63:0]) - DEST[31:0])
DEST[127:32] < DEST[127:32]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VFNMSUB132SS: __m128 _mm_fnmsub_ss (__m128 a, __m128 b, __m128 c);
VFNMSUB213SS: __m128 _mm_fnmsub_ss (__m128 a, __m128 b, __m128 c);
VFNMSUB231SS: __m128 _mm_fnmsub_ss (__m128 a, __m128 b, __m128 c);
SIMD Floating-Point Exceptions
Overflow, Underflow, Invalid, Precision, Denormal

Other Exceptions
See Exceptions Type 3

## VGATHERDPD/VGATHERQPD - Gather Packed DP FP Values Using Signed Dword/Qword Indices

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 3 \\ & \text { 2-bit } \\ & \text { Mode } \end{aligned}$ |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W1 92 /г VGATHERDPD xmm1, vm32x, xmm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather double-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into $x m m 1$. |
| VEX.DDS.128.66.0F38.W1 93 /г VGATHERQPD $x m m 1, ~ v m 64 x, x m m 2$ | RMV | V/V | AVX2 | Using qword indices specified in vm64x, gather double-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into $x m m 1$. |
| VEX.DDS.256.66.0F38.W1 92 /r VGATHERDPD ymm1, vm32x, ymm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather double-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into $y m m 1$. |
| VEX.DDS.256.66.0F38.W1 93 /г VGATHERQPD ymm1, vm64y, ymm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64y, gather double-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMV | ModRM:reg ( $r, w)$ | BaseReg (R): VSIB:base, | VEX.vvvv ( $\Gamma, w)$ | NA |
|  |  | VectorReg(R): VSIB:index |  |  |

## Description

The instruction conditionally loads up to 2 or 4 double-precision floating-point values from memory addresses specified by the memory operand (the second operand) and using qword indices. The memory operand uses the VSIB form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an array of indices relative to the base and a constant scale factor.
The mask operand (the third operand) specifies the conditional load operation from each memory address and the corresponding update of each data element of the destination operand (the first operand). Conditionality is specified by the most significant bit of each data element of the mask register. If an element's mask bit is not set, the corresponding element of the destination register is left unchanged. The width of data element in the destination register and mask register are identical. The entire mask register will be set to zero by this instruction unless the instruction causes an exception.
Using dword indices in the lower half of the mask register, the instruction conditionally loads up to 2 or 4 doubleprecision floating-point values from the VSIB addressing memory operand, and updates the destination register.
This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask operand are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.
If the data size and index size are different, part of the destination register and part of the mask register do not correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.

VEX. 128 version: The instruction will gather two double-precision floating-point values. For dword indices, only the lower two indices in the vector index register are used.
VEX. 256 version: The instruction will gather four double-precision floating-point values. For dword indices, only the lower four indices in the vector index register are used.
Note that:

- If any pair of the index, mask, or destination registers are the same, this instruction results a \#UD fault.
- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
- Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.
- This instruction does not perform AC checks, and so will never deliver an AC fault.
- This instruction will cause a \#UD if the address size attribute is 16-bit.
- This instruction will cause a \#UD if the memory operand is encoded without the SIB byte.
- This instruction should not be used to access memory mapped I/O as the ordering of the individual loads it does is implementation specific, and some implementations may use loads larger than the data element size or load elements an indeterminate number of times.
- The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.


## Operation

```
DEST < SRC1;
BASE_ADDR: base register encoded in VSIB addressing;
VINDEX: the vector index register encoded by VSIB addressing;
SCALE: scale factor encoded by SIB:[7:6];
DISP: optional 1, 4 byte displacement;
MASK \leftarrow SRC3;
```


## VGATHERDPD (VEX. 128 version)

```
FOR \(\mathrm{j} \leftarrow 0\) to 1
\(\mathrm{i} \leftarrow \mathrm{j}\) *64;
IF MASK[63+i] THEN
MASK[i +63:i] \(\leftarrow\) FFFFFFFFF_FFFFFFFFF; // extend from most significant bit
ELSE
MASK \([i+63: i] \leftarrow 0 ;\)
FI;
ENDFOR
FOR \(\mathrm{j} \leftarrow 0\) to 1
\(\mathrm{k} \leftarrow \mathrm{j}\) * 32 ;
\(\mathrm{i} \leftarrow \mathrm{j}\) * 64 ;
DATA_ADDR \(\leftarrow\) BASE_ADDR + (SignExtend(VINDEX[k+31:k])*SCALE + DISP;
IF MASK[63+i] THEN
DEST[i +63:i] \(\leftarrow\) FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
FI;
MASK \([i+63: i] \leftarrow 0 ;\)
ENDFOR
```

```
MASK[VLMAX-1:128] <0;
DEST[VLMAX-1:128] \(\leftarrow 0\);
(non-masked elements of the mask register have the content of respective element cleared)
VGATHERQPD (VEX. 128 version)
FOR \(j \leftarrow 0\) to 1
    \(\mathrm{i} \leftarrow \mathrm{j}\) * \(64 ;\)
    IF MASK[63+i] THEN
            MASK[i +63:i] \(\leftarrow\) FFFFFFFFF_FFFFFFFFFH; // extend from most significant bit
    ELSE
        \(\operatorname{MASK}[i+63: i] \leftarrow 0 ;\)
    FI;
ENDFOR
FOR \(\mathrm{j} \leftarrow 0\) to 1
    \(\mathrm{i} \leftarrow \mathrm{j}\) *64;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[i+63:i])*SCALE + DISP;
    IF MASK[63+i] THEN
        DEST[i +63:i] \(\leftarrow\) FETCH_64BITS(DATA_ADDR); // a fault exits this instruction
    Fl ;
    MASK[i +63: \(i] \leftarrow 0\);
ENDFOR
MASK[VLMAX-1:128] \(\leftarrow 0\);
DEST[VLMAX-1:128] \(\leftarrow 0\);
(non-masked elements of the mask register have the content of respective element cleared)
VGATHERQPD (VEX. 256 version)
FOR \(j \leftarrow 0\) to 3
    \(\mathrm{i} \leftarrow \mathrm{j}\) *64;
    IF MASK[63+i] THEN
        MASK[i +63:i] \(\leftarrow\) FFFFFFFFF_FFFFFFFFF; // extend from most significant bit
    ELSE
        \(\operatorname{MASK}[i+63: i] \leftarrow 0 ;\)
    FI;
ENDFOR
FOR \(\mathrm{j} \leftarrow 0\) to 3
    \(\mathrm{i} \leftarrow \mathrm{j}\) * \(64 ;\)
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[i+63:i])*SCALE + DISP;
    IF MASK[63+i] THEN
        DEST[i +63:i] \(\leftarrow\) FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
    Fl ;
    MASK[i +63: \(i] \leftarrow 0\);
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)
VGATHERDPD (VEX. 256 version)
FOR \(\mathrm{j} \leftarrow 0\) to 3
    \(i \leftarrow j * 64 ;\)
    IF MASK[63+i] THEN
        MASK[i +63:i] \(\leftarrow\) FFFFFFFFF_FFFFFFFFFH; // extend from most significant bit
    ELSE
        \(\operatorname{MASK}[i+63: i] \leftarrow 0 ;\)
    FI;
ENDFOR
FOR \(\mathrm{j} \leftarrow 0\) to 3
```

```
    k<j* 32;
    i\leftarrowj*64;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[k+31:k])*SCALE + DISP;
    IF MASK[63+i] THEN
        DEST[i +63:i] \leftarrow FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +63:i] < 0;
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)
Intel C/C++ Compiler Intrinsic Equivalent
VGATHERDPD: __m128d _mm_i32gather_pd (double const * base, __m128i index, const int scale);
VGATHERDPD: __m128d _mm_mask_i32gather_pd (__m128d src, double const * base, __m128i index, __m128d mask, const int
scale);
VGATHERDPD: __m256d _mm256_i32gather_pd (double const * base, __m128i index, const int scale);
VGATHERDPD: __m256d _mm256_mask_i32gather_pd (__m256d src, double const * base, __m128i index, __m256d mask, const int
scale);
VGATHERQPD: __m128d _mm_i64gather_pd (double const * base, __m128i index, const int scale);
VGATHERQPD: __m128d _mm_mask_i64gather_pd (__m128d src, double const * base, __m128i index, __m128d mask, const int
scale);
VGATHERQPD: __m256d _mm256_i64gather_pd (double const * base, __m256i index, const int scale);
VGATHERQPD: __m256d _mm256_mask_i64gather_pd (__m256d src, double const * base, __m256i index, __m256d mask, const int
scale);
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 12
```


## VGATHERDPS/VGATHERQPS - Gather Packed SP FP values Using Signed Dword/Qword Indices

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W0 $92 / r$ VGATHERDPS $x m m 1$, vm32x, xmm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather single-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.128.66.0F38.W0 $93 / г$ VGATHERQPS $x m m 1$, vm64x, xmm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64x, gather single-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.256.66.0F38.W0 92 /г VGATHERDPS ymm1, vm32y, ymm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32y, gather single-precision FP values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1. |
| VEX.DDS.256.66.0F38.W0 93 /г VGATHERQPS $x m m 1$, vm64y, xmm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64y, gather single-precision FP values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg ( $\Gamma, w)$ | BaseReg (R): VSIB:base, <br> VectorReg(R): VSIB:index | VEX.vvvv ( $r, w)$ | NA |

## Description

The instruction conditionally loads up to 4 or 8 single-precision floating-point values from memory addresses specified by the memory operand (the second operand) and using dword indices. The memory operand uses the VSIB form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an array of indices relative to the base and a constant scale factor.
The mask operand (the third operand) specifies the conditional load operation from each memory address and the corresponding update of each data element of the destination operand (the first operand). Conditionality is specified by the most significant bit of each data element of the mask register. If an element's mask bit is not set, the corresponding element of the destination register is left unchanged. The width of data element in the destination register and mask register are identical. The entire mask register will be set to zero by this instruction unless the instruction causes an exception.
Using qword indices, the instruction conditionally loads up to 2 or 4 single-precision floating-point values from the VSIB addressing memory operand, and updates the lower half of the destination register. The upper 128 or 256 bits of the destination register are zero'ed with qword indices.
This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask operand are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

If the data size and index size are different, part of the destination register and part of the mask register do not correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.

VEX. 128 version: For dword indices, the instruction will gather four single-precision floating-point values. For qword indices, the instruction will gather two values and zeroes the upper 64 bits of the destination.
VEX. 256 version: For dword indices, the instruction will gather eight single-precision floating-point values. For qword indices, the instruction will gather four values and zeroes the upper 128 bits of the destination.
Note that:

- If any pair of the index, mask, or destination registers are the same, this instruction results a UD fault.
- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
- Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.
- This instruction does not perform AC checks, and so will never deliver an AC fault.
- This instruction will cause a \#UD if the address size attribute is 16-bit.
- This instruction will cause a \#UD if the memory operand is encoded without the SIB byte.
- This instruction should not be used to access memory mapped I/O as the ordering of the individual loads it does is implementation specific, and some implementations may use loads larger than the data element size or load elements an indeterminate number of times.
- The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.


## Operation

```
DEST < SRC1;
BASE_ADDR: base register encoded in VSIB addressing;
VINDEX: the vector index register encoded by VSIB addressing;
SCALE: scale factor encoded by SIB:[7:6];
DISP: optional 1, 4 byte displacement;
MASK \leftarrow SRC3;
```


## VGATHERDPS (VEX. 128 version)

```
FOR j}\leftarrow0\mathrm{ to 3
    i < j * 32;
    IF MASK[31+i] THEN
        MASK[i +31:i] < FFFFFFFFFH; // extend from most significant bit
    ELSE
        MASK[i +31:i] & 0;
    FI;
ENDFOR
MASK[VLMAX-1:128] <0;
FOR j\leftarrow 0 to 3
    i}\leftarrow\textrm{j}*32
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX[i+31:i])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] \leftarrow FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    Fl;
    MASK[i +31:i] < 0;
ENDFOR
```

DEST[VLMAX-1:128] <0;
(non-masked elements of the mask register have the content of respective element cleared)

## VGATHERQPS (VEX. 128 version)

FOR $\mathrm{j} \leftarrow 0$ to 3
$\mathrm{i} \leftarrow \mathrm{j}$ * 32 ;
IF MASK[31+i] THEN
MASK[i +31:i] $\leftarrow$ FFFFFFFFFH; // extend from most significant bit
ELSE
$\operatorname{MASK}[i+31: i] \leftarrow 0 ;$
FI;
ENDFOR
MASK[VLMAX-1:128] $\leftarrow 0$;
FOR $j \leftarrow 0$ to 1
$k \leftarrow j * 64 ;$
$\mathrm{i} \leftarrow \mathrm{j}$ * 32 ;
DATA_ADDR $\leftarrow$ BASE_ADDR + (SignExtend(VINDEX1[k+63:k])*SCALE + DISP;
IF MASK[31+i] THEN
DEST[i +31:i] $\leftarrow$ FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
Fl ;
MASK $[i+31: i] \leftarrow 0$;
ENDFOR
MASK[127:64] <0;
DEST[VLMAX-1:64] $\leftarrow 0$;
(non-masked elements of the mask register have the content of respective element cleared)
VGATHERDPS (VEX. 256 version)
FOR $j \leftarrow 0$ to 7
$\mathrm{i} \leftarrow \mathrm{j}$ * 32 ;
IF MASK[31+i] THEN
MASK[i +31:i] $\leftarrow$ FFFFFFFFFH; // extend from most significant bit
ELSE
MASK $[i+31: i] \leftarrow 0 ;$
Fl ;
ENDFOR
FOR $\mathrm{j} \leftarrow 0$ to 7
$\mathrm{i} \leftarrow \mathrm{j}$ * 32 ;
DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[i+31:i])*SCALE + DISP;
IF MASK[31+i] THEN
DEST[i +31:i] $\leftarrow$ FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
FI;
MASK $[i+31: i] \leqslant 0 ;$
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)

## VGATHERQPS (VEX. 256 version)

FOR $j \leftarrow 0$ to 7
$\mathrm{i} \leftarrow \mathrm{j}$ * 32 ;
IF MASK[31+i] THEN
MASK[i +31:i] $\leftarrow$ FFFFFFFFF; // extend from most significant bit
ELSE
$\operatorname{MASK}[i+31: i] \leftarrow 0 ;$
FI;
ENDFOR

```
FOR j\leftarrow O to 3
    k<j* 64;
    i< j* 32;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[k+63:k])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] < FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +31:i] < 0;
ENDFOR
MASK[VLMAX-1:128] < 0;
DEST[VLMAX-1:128] < 0;
(non-masked elements of the mask register have the content of respective element cleared)
Intel C/C++ Compiler Intrinsic Equivalent
VGATHERDPS: __m128 _mm_i32gather_ps (float const * base, __m128i index, const int scale);
VGATHERDPS: __m128 _mm_mask_i32gather_ps (__m128 src, float const * base, __m128i index, __m128 mask, const int scale);
VGATHERDPS: __m256 _mm256_i32gather_ps (float const * base, __m256i index, const int scale);
VGATHERDPS: __m256 _mm256_mask_i32gather_ps (__m256 src, float const * base, __m256i index, __m256 mask, const int
scale);
VGATHERQPS: __m128 _mm_i64gather_ps (float const * base, __m128i index, const int scale);
VGATHERQPS: __m128 _mm_mask_i64gather_ps (__m128 src, float const * base, __m128i index, __m128 mask, const int scale);
VGATHERQPS: __m128 _mm256_i64gather_ps (float const * base, __m256i index, const int scale);
VGATHERQPS: __m128 _mm256_mask_i64gather_ps (__m128 src, float const * base, __m256i index, __m128 mask, const int
scale);
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 12
```

VPGATHERDD/VPGATHERQD - Gather Packed Dword Values Using Signed Dword/Qword Indices

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W0 90 /г VPGATHERDD xmm1, vm32x, xmm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather dword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.128.66.0F38.W0 91 / VPGATHERQD $x m m 1$, vm64x, xmm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64x, gather dword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.256.66.0F38.WO 90 /г VPGATHERDD ymm1, vm32y, ymm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32y, gather dword from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1. |
| VEX.DDS.256.66.0F38.W0 91 /г VPGATHERQD xmm1, vm64y, xmm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64y, gather dword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMV | ModRM:reg ( $r, w)$ | BaseReg (R): VSIB:base, <br> VectorReg(R): VSIB:index | VEX.vvvv ( $(r, w)$ | NA |

## Description

The instruction conditionally loads up to 4 or 8 dword values from memory addresses specified by the memory operand (the second operand) and using dword indices. The memory operand uses the VSIB form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an array of indices relative to the base and a constant scale factor.
The mask operand (the third operand) specifies the conditional load operation from each memory address and the corresponding update of each data element of the destination operand (the first operand). Conditionality is specified by the most significant bit of each data element of the mask register. If an element's mask bit is not set, the corresponding element of the destination register is left unchanged. The width of data element in the destination register and mask register are identical. The entire mask register will be set to zero by this instruction unless the instruction causes an exception.
Using qword indices, the instruction conditionally loads up to 2 or 4 dword values from the VSIB addressing memory operand, and updates the lower half of the destination register. The upper 128 or 256 bits of the destination register are zero'ed with qword indices.
This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask operand are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.

If the data size and index size are different, part of the destination register and part of the mask register do not correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.
VEX. 128 version: For dword indices, the instruction will gather four dword values. For qword indices, the instruction will gather two values and zeroes the upper 64 bits of the destination.

VEX. 256 version: For dword indices, the instruction will gather eight dword values. For qword indices, the instruction will gather four values and zeroes the upper 128 bits of the destination.
Note that:

- If any pair of the index, mask, or destination registers are the same, this instruction results a UD fault.
- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
- Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.
- This instruction does not perform AC checks, and so will never deliver an AC fault.
- This instruction will cause a \#UD if the address size attribute is 16-bit.
- This instruction will cause a \#UD if the memory operand is encoded without the SIB byte.
- This instruction should not be used to access memory mapped I/O as the ordering of the individual loads it does is implementation specific, and some implementations may use loads larger than the data element size or load elements an indeterminate number of times.
- The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.


## Operation

```
DEST < SRC1;
BASE_ADDR: base register encoded in VSIB addressing;
VINDEX: the vector index register encoded by VSIB addressing;
SCALE: scale factor encoded by SIB:[7:6];
DISP: optional 1, 4 byte displacement;
MASK < SRC3;
```


## VPGATHERDD (VEX. 128 version)

FOR $\mathrm{j} \leftarrow 0$ to 3
$\mathrm{i}<\mathrm{j}$ * 32 ;
IF MASK[31+i] THEN
MASK[i +31:i] $\leftarrow$ FFFFFFFFFH; // extend from most significant bit ELSE

MASK $[i+31: i] \leftarrow 0 ;$
Fl ;
ENDFOR
MASK[VLMAX-1:128] $\leftarrow 0$;
FOR $\mathrm{j} \leftarrow 0$ to 3
$\mathrm{i} \leftarrow \mathrm{j}$ * 32 ;
DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX[i+31ii])*SCALE + DISP;
IF MASK[31+i] THEN
DEST[i $+31: i] \leftarrow$ FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
FI;
MASK $[i+31: i] \leftarrow 0 ;$
ENDFOR
DEST[VLMAX-1:128] $\leftarrow 0$;
(non-masked elements of the mask register have the content of respective element cleared)

```
VPGATHERQD (VEX. }128\mathrm{ version)
FOR j\leftarrow 0 to 3
    i<j* 32;
    IF MASK[31+i] THEN
        MASK[i +31:i] \leftarrow FFFFFFFFF; // extend from most significant bit
    ELSE
            MASK[i +31:i] < 0;
    Fl;
ENDFOR
MASK[VLMAX-1:128] <0;
FOR j\leftarrow 0 to 1
    k<j* 64;
    i<j* 32;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[k+63:k])*SCALE + DISP;
    IF MASK[31+i] THEN
            DEST[i +31:i] \leftarrow FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +31:i] }\leftarrow0
ENDFOR
MASK[127:64] \leftarrow0;
DEST[VLMAX-1:64] <0;
(non-masked elements of the mask register have the content of respective element cleared)
VPGATHERDD (VEX. }256\mathrm{ version)
FOR j\leftarrow }<\mathrm{ to 7
    i<j* 32;
    IF MASK[31+i] THEN
            MASK[i +31:i] < FFFFFFFFFH; // extend from most significant bit
    ELSE
        MASK[i +31:i] }\leftarrow0
    FI;
ENDFOR
FOR j}\leqslant0\mathrm{ to }
    i<j* 32;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[i+31:i])*SCALE + DISP;
    IF MASK[31+i] THEN
        DEST[i +31:i] & FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
    Fl;
    MASK[i +31:i] < 0;
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)
VPGATHERQD (VEX. }256\mathrm{ version)
FOR j}\leftarrow0\mathrm{ to }
    i}\leftarrow j * 32
    IF MASK[31+i] THEN
        MASK[i +31:i] < FFFFFFFFFH; // extend from most significant bit
    ELSE
        MASK[i +31:i] < 0;
    FI;
ENDFOR
FOR j}<0\mathrm{ to 3
    k<j* 64;
    i\leftarrowj* 32;
```

```
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[k+63:k])*SCALE + DISP;
    IF MASK[31+i] THEN
    DEST[i +31:i] & FETCH_32BITS(DATA_ADDR); // a fault exits the instruction
FI;
MASK[i +31:i] < 0;
ENDFOR
MASK[VLMAX-1:128] <0;
DEST[VLMAX-1:128] <0;
(non-masked elements of the mask register have the content of respective element cleared)
Intel C/C++ Compiler Intrinsic Equivalent
VPGATHERDD: __m128i _mm_i32gather_epi32 (int const * base, __m128i index, const int scale);
VPGATHERDD: __m128i _mm_mask_i32gather_epi32 (__m128i src, int const * base, __m128i index, __m128i mask, const int scale);
VPGATHERDD: __m256i _mm256_i32gather_epi32 (int const * base, __m256i index, const int scale);
VPGATHERDD: __m256i _mm256_mask_i32gather_epi32 (__m256i src, int const * base, __m256i index, __m256i mask, const int
scale);
VPGATHERQD: __m128i _mm_i64gather_epi32 (int const * base, __m128i index, const int scale);
VPGATHERQD: __m128i _mm_mask_i64gather_epi32 (__m128i src, int const * base, __m128i index, __m128i mask, const int scale);
VPGATHERQD: __m128i _mm256_i64gather_epi32 (int const * base, __m256i index, const int scale);
VPGATHERQD: __m128i _mm256_mask_i64gather_epi32 (__m128i src, int const * base, __m256i index, __m128i mask, const int
scale);
```


## SIMD Floating-Point Exceptions

```
None
Other Exceptions
See Exceptions Type 12
```

VPGATHERDQ/VPGATHERQQ - Gather Packed Qword Values Using Signed Dword/Qword Indices

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32 } \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.DDS.128.66.0F38.W1 90 /г VPGATHERDQ xmm1, vm32x, xmm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather qword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.128.66.0F38.W1 91 /г VPGATHERQQ $x m m 1$, vm64x, xmm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64x, gather qword values from memory conditioned on mask specified by xmm2. Conditionally gathered elements are merged into xmm1. |
| VEX.DDS.256.66.0F38.W1 90 /г VPGATHERDQ ymm1, vm32x, ymm2 | RMV | V/V | AVX2 | Using dword indices specified in vm32x, gather qword values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1. |
| VEX.DDS.256.66.0F38.W1 91 /г VPGATHERQQ ymm1, vm64y, ymm2 | RMV | V/V | AVX2 | Using qword indices specified in vm64y, gather qword values from memory conditioned on mask specified by ymm2. Conditionally gathered elements are merged into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| A | ModRM:reg (r,w) | BaseReg (R): VSIB:base, <br> VectorReg(R): VSIB:index | VEX.vvvv (r,w) | NA |
|  |  |  |  |  |

## Description

The instruction conditionally loads up to 2 or 4 qword values from memory addresses specified by the memory operand (the second operand) and using qword indices. The memory operand uses the VSIB form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an array of indices relative to the base and a constant scale factor.
The mask operand (the third operand) specifies the conditional load operation from each memory address and the corresponding update of each data element of the destination operand (the first operand). Conditionality is specified by the most significant bit of each data element of the mask register. If an element's mask bit is not set, the corresponding element of the destination register is left unchanged. The width of data element in the destination register and mask register are identical. The entire mask register will be set to zero by this instruction unless the instruction causes an exception.
Using dword indices in the lower half of the mask register, the instruction conditionally loads up to 2 or 4 qword values from the VSIB addressing memory operand, and updates the destination register.
This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination register and the mask operand are partially updated; those elements that have been gathered are placed into the destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gathered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction breakpoint is not re-triggered when the instruction is continued.
If the data size and index size are different, part of the destination register and part of the mask register do not correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception before gathering any elements.
VEX. 128 version: The instruction will gather two qword values. For dword indices, only the lower two indices in the vector index register are used.

VEX. 256 version: The instruction will gather four qword values. For dword indices, only the lower four indices in the vector index register are used.
Note that:

- If any pair of the index, mask, or destination registers are the same, this instruction results a UD fault.
- The values may be read from memory in any order. Memory ordering with other instructions follows the Intel64 memory-ordering model.
- Faults are delivered in a right-to-left manner. That is, if a fault is triggered by an element and delivered, all elements closer to the LSB of the destination will be completed (and non-faulting). Individual elements closer to the MSB may or may not be completed. If a given element triggers multiple faults, they are delivered in the conventional order.
- Elements may be gathered in any order, but faults must be delivered in a right-to-left order; thus, elements to the left of a faulting one may be gathered before the fault is delivered. A given implementation of this instruction is repeatable - given the same input values and architectural state, the same set of elements to the left of the faulting one will be gathered.
- This instruction does not perform AC checks, and so will never deliver an AC fault.
- This instruction will cause a \#UD if the address size attribute is 16-bit.
- This instruction will cause a \#UD if the memory operand is encoded without the SIB byte.
- This instruction should not be used to access memory mapped I/O as the ordering of the individual loads it does is implementation specific, and some implementations may use loads larger than the data element size or load elements an indeterminate number of times.
- The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32bit mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are ignored.


## Operation

```
DEST < SRC1;
BASE_ADDR: base register encoded in VSIB addressing;
VINDEX: the vector index register encoded by VSIB addressing;
SCALE: scale factor encoded by SIB:[7:6];
DISP: optional 1, 4 byte displacement;
MASK < SRC3;
VPGATHERDQ (VEX. }128\mathrm{ version)
FOR j}\leftarrow0\mathrm{ to }
    i<j * 64;
    IF MASK[63+i] THEN
        MASK[i +63:i] < FFFFFFFFF_FFFFFFFFF; // extend from most significant bit
        ELSE
            MASK[i +63:i] < 0;
        FI;
ENDFOR
FOR j}\leftarrow0\mathrm{ to 1
    k<j * 32;
    i\leftarrowj* 64;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX[k+31:k])*SCALE + DISP;
    IF MASK[63+i] THEN
        DEST[i +63:i] < FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +63:i] < 0;
ENDFOR
MASK[VLMAX-1:128] <0;
DEST[VLMAX-1:128] \leftarrow0;
```

(non-masked elements of the mask register have the content of respective element cleared)

```
VPGATHERQQ (VEX.128 version)
FOR j\leftarrow 0 to 1
    i}\leftarrowj*64
    IF MASK[63+i] THEN
        MASK[i +63:i] \leftarrow FFFFFFFFF_FFFFFFFFH; // extend from most significant bit
        ELSE
            MASK[i +63:i] < 0;
    FI;
ENDFOR
FOR j}<0\mathrm{ to 1
    i<j * 64;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[i+63:i])*SCALE + DISP;
    IF MASK[63+i] THEN
            DEST[i +63:i] & FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
        FI;
    MASK[i +63:i] < 0;
ENDFOR
MASK[VLMAX-1:128] \leftarrow0;
DEST[VLMAX-1:128] <0;
(non-masked elements of the mask register have the content of respective element cleared)
VPGATHERQQ (VEX. }256\mathrm{ version)
FOR j}\leftarrow0\mathrm{ to 3
    i}\leftarrow\textrm{j}*64
    IF MASK[63+i] THEN
            MASK[i +63:i] < FFFFFFFFF_FFFFFFFFF; // extend from most significant bit
    ELSE
        MASK[i +63:i] }\leftarrow0
    FI;
ENDFOR
FOR j}\leftarrow0\mathrm{ to 3
    i<j* 64;
    DATA_ADDR < BASE_ADDR + (SignExtend(VINDEX1[i+63:i])*SCALE + DISP;
    IF MASK[63+i] THEN
            DEST[i +63:i] \leftarrow FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
    FI;
    MASK[i +63:i] < 0;
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)
VPGATHERDQ (VEX. }256\mathrm{ version)
FOR j}\leftarrow0\mathrm{ to 3
    i}\leftarrowj* 64
    IF MASK[63+i] THEN
                            MASK[i +63:i] < FFFFFFFFF_FFFFFFFFFH; // extend from most significant bit
    ELSE
        MASK[i +63:i] < 0;
    FI;
ENDFOR
FOR j}<0\mathrm{ to 3
    k<j * 32;
    i\leftarrowj*64;
```

DATA_ADDR $\leqslant$ BASE_ADDR + (SignExtend(VINDEX1[k+31:k])*SCALE + DISP;
IF MASK[63+i] THEN
DEST[i +63:i] $\leftarrow$ FETCH_64BITS(DATA_ADDR); // a fault exits the instruction
FI;
MASK $[i+63: i] \leftarrow 0$;
ENDFOR
(non-masked elements of the mask register have the content of respective element cleared)
Intel C/C++ Compiler Intrinsic Equivalent
VPGATHERDQ: __m128i _mm_i32gather_epi64 (int64 const * base, __m128i index, const int scale);
VPGATHERDQ: __m128i _mm_mask_i32gather_epi64 (__m128i src, int64 const * base, __m128i index, __m128i mask, const int scale);
VPGATHERDQ: __m256i _mm256_i32gather_epi64 (int64 const * base, __m128i index, const int scale);
VPGATHERDQ: __m256i _mm256_mask_i32gather_epi64 (__m256i src, int64 const * base, __m128i index, __m256i mask, const int scale);
VPGATHERQQ: __m128i _mm_i64gather_epi64 (int64 const * base, __m128i index, const int scale);
VPGATHERQQ: __m128i _mm_mask_i64gather_epi64 (__m128i src, int64 const * base, __m128i index, __m128i mask, const int scale);

VPGATHERQQ: __m256i _mm256_i64gather_epi64 (int64 const * base, __m256i index, const int scale);
VPGATHERQQ: __m256i _mm256_mask_i64gather_epi64 (__m256i src, int64 const * base, __m256i index, __m256i mask, const int scale);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 12

VINSERTF128 - Insert Packed Floating-Point Values

| Opcode/ | Op/ <br> Enstruction | 64/32-bit <br> Mode | CPUID <br> Feature <br> Flag |
| :--- | :--- | :--- | :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |

## Description

Performs an insertion of 128-bits of packed floating-point values from the second source operand (third operand) into an the destination operand (first operand) at an 128-bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location.
The high 7 bits of the immediate are ignored.

## Operation

TEMP[255:0] $\leftarrow$ SRC1[255:0]
CASE (imm8[0]) OF
0: TEMP[127:0] $\leftarrow$ SRC2[127:0]
1: TEMP[255:128] $\leftarrow$ SRC2[127:0]
ESAC
DEST <TEMP

Intel C/C++ Compiler Intrinsic Equivalent
INSERTF128:
INSERTF128:
INSERTF128: $\quad$ __m256 _mm256_insertf128_ps (__m256 a, __m128 b, int offset);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX. $W=1$.

VINSERTI128 - Insert Packed Integer Values

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 <br> -bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.NDS.256.66.0F3A.W0 $38 /\ulcorner\mathrm{ib}$ | RVMI | V/V | AVX2 | Insert 128-bits of integer data from $x m m 3 / m e m$ <br> and the remaining values from ymm2 into <br> Vmm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVMI | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | Imm8 |

## Description

Performs an insertion of 128-bits of packed integer data from the second source operand (third operand) into an the destination operand (first operand) at a 128-bit offset from imm8[0]. The remaining portions of the destination are written by the corresponding fields of the first source operand (second operand). The second source operand can be either an XMM register or a 128-bit memory location.
The high 7 bits of the immediate are ignored.
VEX.L must be 1 ; an attempt to execute this instruction with VEX.L=0 will cause \#UD.

## Operation

## VINSERTI128

TEMP[255:0] $\leftarrow$ SRC1[255:0]
CASE (imm8[0]) OF
0: TEMP[127:0] $\leftarrow$ SRC2[127:0]
1: TEMP[255:128] $\leftarrow$ SRC2[127:0]
ESAC
DEST <TEMP

Intel C/C++ Compiler Intrinsic Equivalent
VINSERTI128: __m256i _mm256_inserti128_si256 (__m256i a, __m128i b, int offset);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX.L = 0,
If VEX. $W=1$.

## VMASKMOV—Conditional SIMD Packed Loads and Stores

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32-bit Mode | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.W0 2C /г VMASKMOVPS xmm1, xmm2, m128 | RVM | V/V | AVX | Conditionally load packed single-precision values from $m 128$ using mask in $x m m 2$ and store in $x m m 1$. |
| VEX.NDS.256.66.0F38.WO 2C/r VMASKMOVPS ymm1, ymm2, m256 | RVM | V/V | AVX | Conditionally load packed single-precision values from m 256 using mask in ymm2 and store in ymm1. |
| VEX.NDS.128.66.0F38.WO 2D/r VMASKMOVPD xmm1, xmm2, m128 | RVM | V/V | AVX | Conditionally load packed double-precision values from m128 using mask in $x m m 2$ and store in $x m m 1$. |
| VEX.NDS.256.66.0F38.WO 2D/r VMASKMOVPD ymm1, ymm2, m256 | RVM | V/V | AVX | Conditionally load packed double-precision values from m256 using mask in ymm2 and store in ymm1. |
| VEX.NDS.128.66.0F38.W0 2E /r VMASKMOVPS m128, xmm1, xmm2 | MVR | V/V | AVX | Conditionally store packed single-precision values from xmm2 using mask in xmm1. |
| VEX.NDS.256.66.0F38.W0 2E /r VMASKMOVPS m256, ymm1, ymm2 | MVR | V/V | AVX | Conditionally store packed single-precision values from ymm2 using mask in ymm1. |
| VEX.NDS.128.66.0F38.W0 $2 \mathrm{~F} / \mathrm{r}$ VMASKMOVPD m128, xmm1, xmm2 | MVR | V/V | AVX | Conditionally store packed double-precision values from xmm2 using mask in xmm1. |
| VEX.NDS.256.66.0F38.W0 2F /r VMASKMOVPD m256, ymm1, ymm2 | MVR | V/V | AVX | Conditionally store packed double-precision values from ymm2 using mask in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| MVR | ModRM:r/m (w) | VEX.vvvv (r) | ModRM:reg (r) | NA |

## Description

Conditionally moves packed data elements from the second source operand into the corresponding data element of the destination operand, depending on the mask bits associated with each data element. The mask bits are specified in the first source operand.
The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask is 1 , the corresponding data element is copied from the second source operand to the destination operand. If the mask is 0 , the corresponding data element is set to zero in the load form of these instructions, and unmodified in the store form.

The second source operand is a memory address for the load form of these instruction. The destination operand is a memory address for the store form of these instructions. The other operands are both XMM registers (for VEX. 128 version) or YMM registers (for VEX. 256 version).
Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to referencing any memory location if the corresponding mask bit for that memory location is 0 . For example, no faults will be detected if the mask bits are all zero.
Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to these instructions.

Instruction behavior on alignment check reporting with mask bits of less than all 1s are the same as with mask bits of all 1 s .

VMASKMOV should not be used to access memory mapped I/O and un-cached memory as the access and the ordering of the individual loads or stores it does is implementation specific.

In cases where mask bits indicate data should not be loaded or stored paging $A$ and $D$ bits will be set in an implementation dependent way. However, $A$ and $D$ bits are always set for pages where data is actually loaded/stored.
Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm_field, and the destination register is encoded in reg_field.
Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in reg_field, and the destination memory location is encoded in rm_field.

## Operation

```
VMASKMOVPS -128-bit load
DEST[31:0] \leftarrow IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] \leftarrow IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] \leftarrow IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:97] \leftarrow IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[VLMAX-1:128] <0
DEST[31:0] \leftarrow IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] < IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] < IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:96] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[159:128] < IF (SRC1[159]) Load_32(mem + 16) ELSE 0
DEST[191:160] & IF (SRC1[191]) Load_32(mem + 20) ELSE 0
DEST[223:192] < IF (SRC1[223]) Load_32(mem + 24) ELSE 0
DEST[255:224] & IF (SRC1[255]) Load_32(mem + 28) ELSE 0
```

VMASKMOVPD - 128-bit load
DEST[63:0] ҺIF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] $\leftarrow$ IF (SRC1[127]) Load_64(mem + 16) ELSE 0
DEST[VLMAX-1:128] $\leftarrow 0$

## VMASKMOVPD - 256-bit load

DEST[63:0] \& IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] < IF (SRC1[127]) Load_64(mem + 8) ELSE 0
DEST[195:128] \& IF (SRC1[191]) Load_64(mem + 16) ELSE 0
DEST[255:196] \& IF (SRC1[255]) Load_64(mem + 24) ELSE 0
VMASKMOVPS - 128-bit store
IF (SRC1[31]) DEST[31:0] $\leftarrow$ SRC2[31:0]
IF (SRC1[63]) DEST[63:32] $\leftarrow$ SRC2[63:32]
IF (SRC1[95]) DEST[95:64] $\leftarrow$ SRC2[95:64]
IF (SRC1[127]) DEST[127:96] $\leftarrow ~ S R C 2[127: 96] ~$

VMASKMOVPS - 256-bit store
IF (SRC1[31]) DEST[31:0] $\leftarrow \operatorname{SRC2[31:0]~}$
IF (SRC1[63]) DEST[63:32] \& SRC2[63:32]
IF (SRC1[95]) DEST[95:64] < SRC2[95:64]
IF (SRC1[127]) DEST[127:96] < SRC2[127:96]
IF (SRC1[159]) DEST[159:128] < SRC2[159:128]
IF (SRC1[191]) DEST[191:160] $\leftarrow ~ S R C 2[191: 160]$
IF (SRC1[223]) DEST[223:192] \& SRC2[223:192]
IF (SRC1[255]) DEST[255:224] \& SRC2[255:224]

## VMASKMOVPD - 128-bit store

IF (SRC1[63]) DEST[63:0] $\leftarrow$ SRC2[63:0]
IF (SRC1[127]) DEST[127:64] < SRC2[127:64]

```
VMASKMOVPD - 256-bit store
IF (SRC1[63]) DEST[63:0] \& SRC2[63:0]
IF (SRC1[127]) DEST[127:64] < SRC2[127:64]
```

VMASKMOVPS - 256-bit load
IF (SRC1[191]) DEST[191:128] $\leftarrow$ SRC2[191:128]
IF (SRC1[255]) DEST[255:192] $\leftarrow$ SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
__m256 _mm256_maskload_ps(float const *a, __m256i mask)
void _mm256_maskstore_ps(float *a, __m256i mask, __m256 b)
__m256d _mm256_maskload_pd(double *a, __m256i mask);
void _mm256_maskstore_pd(double *a, __m256i mask, __m256d b);
__m128 _mm128_maskload_ps(float const *a, __m128i mask)
void _mm128_maskstore_ps(float *a, __m128i mask, __m128 b)
__m128d _mm128_maskload_pd(double *a, __m128i mask);
void _mm128_maskstore_pd(double *a, __m128i mask, __m128d b);

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 6 (No AC\# reported for any mask bit combinations); additionally \#UD If VEX. $\mathrm{W}=1$.

## VPBLENDD - Blend Packed Dwords

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F3A.W0 $02 /$ / ib VPBLENDD xmm1, xmm2, xmm3/m128, imm8 | RVMI | V/V | AVX2 | Select dwords from xmm2 and xmm3/m128 from mask specified in imm8 and store the values into xmm1. |
| VEX.NDS.256.66.0F3A.W0 02 / r ib VPBLENDD ymm1, ymm2, ymm3/m256, imm8 | RVMI | V/V | AVX2 | Select dwords from ymm2 and ymm3/m256 from mask specified in imm8 and store the values into ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVMI | ModRM:reg (w) | VEX.vvvv | ModRM: $/ \mathrm{m} /(\mathrm{r})$ | Imm8 |

## Description

Dword elements from the source operand (second operand) are conditionally written to the destination operand (first operand) depending on bits in the immediate operand (third operand). The immediate bits (bits 7:0) form a mask that determines whether the corresponding word in the destination is copied from the source. If a bit in the mask, corresponding to a word, is "1", then the word is copied, else the word is unchanged.
VEX. 128 encoded version: The second source operand can be an XMM register or a 128-bit memory location. The first source and destination operands are XMM registers. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## VPBLENDD (VEX. 256 encoded version)

IF (imm8[0] == 1) THEN DEST[31:0] $\leftarrow$ SRC2[31:0]
ELSE DEST[31:0] $\leftarrow$ SRC1[31:0]
IF (imm8[1] == 1) THEN DEST[63:32] $\leftarrow$ SRC2[63:32]
ELSE DEST[63:32] $\leftarrow \operatorname{SRC} 1[63: 32]$
IF (imm8[2] == 1) THEN DEST[95:64] $\leftarrow$ SRC2[95:64]
ELSE DEST[95:64] < SRC1[95:64]
IF (imm8[3] == 1) THEN DEST[127:96] $\leftarrow$ SRC2[127:96]
ELSE DEST[127:96] $\leftarrow$ SRC1[127:96]
IF (imm8[4] == 1) THEN DEST[159:128] $\leftarrow \operatorname{SRC2[159:128]~}$
ELSE DEST[159:128] < SRC1[159:128]
IF (imm8[5] == 1) THEN DEST[191:160] $\leftarrow \operatorname{SRC2[191:160]~}$
ELSE DEST[191:160] $\leftarrow$ SRC1[191:160]
IF (imm8[6] == 1) THEN DEST[223:192] $\leftarrow$ SRC2[223:192]
ELSE DEST[223:192] \& SRC1[223:192]
IF (imm8[7] == 1) THEN DEST[255:224] $\leftarrow$ SRC2[255:224]
ELSE DEST[255:224] \& SRC1[255:224]

```
VPBLENDD (VEX.128 encoded version)
IF (imm8[0] == 1) THEN DEST[31:0] < SRC2[31:0]
ELSE DEST[31:0] < SRC1[31:0]
IF (imm8[1] == 1) THEN DEST[63:32] & SRC2[63:32]
ELSE DEST[63:32] < SRC1[63:32]
IF (imm8[2] == 1) THEN DEST[95:64] < SRC2[95:64]
ELSE DEST[95:64] < SRC1[95:64]
IF (imm8[3] == 1) THEN DEST[127:96] & SRC2[127:96]
ELSE DEST[127:96] < SRC1[127:96]
DEST[VLMAX-1:128] <0
Intel C/C++ Compiler Intrinsic Equivalent
VPBLENDD: __m128i _mm_blend_epi32 (__m128i v1, __m128i v2, const int mask)
VPBLENDD: __m256i _mm256_blend_epi32 (__m256i v1,__m256i v2, const int mask)
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4; additionally
#UD If VEX.W = 1.
```


## VPBROADCAST—Broadcast Integer Data

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.128.66.0F38.W0 78 /г VPBROADCASTB xmm1, xmm2/m8 | RM | V/V | AVX2 | Broadcast a byte integer in the source operand to sixteen locations in xmm1. |
| VEX.256.66.0F38.WO 78 /г VPBROADCASTB ymm1, xmm2/m8 | RM | V/V | AVX2 | Broadcast a byte integer in the source operand to thirtytwo locations in ymm1. |
| VEX.128.66.0F38.WO 79 /r VPBROADCASTW xmm1, xmm2/m16 | RM | V/V | AVX2 | Broadcast a word integer in the source operand to eight locations in xmm1. |
| VEX.256.66.0F38.WO 79 /r VPBROADCASTW ymm1, xmm2/m16 | RM | V/V | AVX2 | Broadcast a word integer in the source operand to sixteen locations in ymm1. |
| VEX.128.66.0F38.WO 58 /r VPBROADCASTD xmm1, xmm2/m32 | RM | V/V | AVX2 | Broadcast a dword integer in the source operand to four locations in xmm1. |
| VEX.256.66.0F38.WO 58 /г VPBROADCASTD ymm1, xmm2/m32 | RM | V/V | AVX2 | Broadcast a dword integer in the source operand to eight locations in ymm1. |
| VEX.128.66.0F38.WO 59 /г VPBROADCASTQ xmm1, xmm2/m64 | RM | V/V | AVX2 | Broadcast a qword element in mem to two locations in xmm1. |
| VEX.256.66.0F38.WO 59 /r VPBROADCASTQ ymm1, xmm2/m64 | RM | V/V | AVX2 | Broadcast a qword element in mem to four locations in ymm1. |
| VEX.256.66.0F38.WO 5A /r VBROADCASTI128 ymm1, m128 | RM | V/V | AVX2 | Broadcast 128 bits of integer data in mem to low and high 128-bits in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg $(w)$ | ModRM:r/m (r) | NA | NA |

## Description

Load integer data from the source operand (second operand) and broadcast to all elements of the destination operand (first operand).

The destination operand is a YMM register. The source operand is 8-bit, 16-bit 32-bit, 64-bit memory location or the low 8-bit, 16-bit 32-bit, 64-bit data in an XMM register. VPBROADCASTB/D/W/Q also support XMM register as the source operand.

VBROADCASTI128: The destination operand is a YMM register. The source operand is 128-bit memory location. Register source encodings for VBROADCASTI128 are reserved and will \#UD.

VPBROADCASTB/W/D/Q is supported in both 128-bit and 256-bit wide versions.
VBROADCASTI128 is only supported as a 256-bit wide version.
Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will \#UD.
Attempts to execute any VPBROADCAST* instruction with VEX.W = 1 will cause \#UD. If VBROADCASTI128 is encoded with VEX.L= 0 , an attempt to execute the instruction encoded with VEX.L= 0 will cause an \#UD exception.


Figure 4-33. VPBROADCASTD Operation (VEX. 256 encoded version)


Figure 4-34. VPBROADCASTD Operation (128-bit version)


Figure 4-35. VPBROADCASTQ Operation


Figure 4-36. VBROADCASTI128 Operation

```
Operation
VPBROADCASTB (VEX. }128\mathrm{ encoded version)
temp < SRC[7:0]
FOR j < O TO 15
DEST[7+j*8: j*8] < temp
ENDFOR
DEST[VLMAX-1:128] <0
VPBROADCASTB (VEX. }256\mathrm{ encoded version)
temp < SRC[7:0]
FOR j < 0 TO 31
DEST[7+j*8: j*8] \leftarrow temp
ENDFOR
VPBROADCASTW (VEX. }128\mathrm{ encoded version)
temp < SRC[15:0]
FOR j < OTO 7
DEST[15+j*16: j*16] & temp
ENDFOR
DEST[VLMAX-1:128] <0
VPBROADCASTW (VEX. }256\mathrm{ encoded version)
temp < SRC[15:0]
FOR j}\leftarrow0\mathrm{ TO 15
DEST[15+j*16: j*16] < temp
ENDFOR
VPBROADCASTD (128 bit version)
temp < SRC[31:0]
FOR j < OTO 3
DEST[31+j*32: j*32] < temp
ENDFOR
DEST[VLMAX-1:128] <0
```

```
VPBROADCASTD (VEX. }256\mathrm{ encoded version)
temp < SRC[31:0]
FORj<0TO 7
DEST[31+j*32: j*32] & temp
ENDFOR
VPBROADCASTQ (VEX. }128\mathrm{ encoded version)
temp < SRC[63:0]
DEST[63:0] & temp
DEST[127:64] & temp
DEST[VLMAX-1:128] <0
VPBROADCASTQ (VEX. }256\mathrm{ encoded version)
temp < SRC[63:0]
DEST[63:0] & temp
DEST[127:64] & temp
DEST[191:128] & temp
DEST[255:192] & temp
VBROADCASTII28
temp & SRC[127:0]
DEST[127:0] & temp
DEST[VLMAX-1:128] & temp
Intel C/C++ Compiler Intrinsic Equivalent
VPBROADCASTB: __m256i _mm256_broadcastb_epi8__m128i );
VPBROADCASTW: __m256i_mm256_broadcastw_epi16(_m128i);
VPBROADCASTD: __m256i_mm256_broadcastd_epi32(__m128i);
VPBROADCASTQ: __m256i _mm256_broadcastq_epi64(__m128i);
VPBROADCASTB: __m128i_mm_broadcastb_epi8(_m128i );
VPBROADCASTW: __m128i_mm_broadcastw_epi16(__m128i );
VPBROADCASTD: __m128i_mm_broadcastd_epi32(_m128i );
VPBROADCASTQ: __m128i_mm_broadcastq_epi64(_m128i );
VBROADCASTI128: __m256i_mm256_broadcastsi128_si256(__m128i );
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 6; additionally
```

```
#UD
```

\#UD
If VEX.W = 1,
If VEX.W = 1,
If VEX.L = 0 for VBROADCASTI128.

```
    If VEX.L = 0 for VBROADCASTI128.
```


## VPERMD - Full Doublewords Element Permutation

\(\left.$$
\begin{array}{|lllll|}\hline \text { Opcode/ } & \text { Op/ } & \begin{array}{l}64 / 32 \\
\text { Instruction }\end{array} & \begin{array}{l}\text { CPUID } \\
\text { En } \\
\text { Fit }\end{array} & \begin{array}{l}\text { Feature }\end{array}
$$ <br>
Vode \& Description <br>

Flag\end{array}\right]\)| Permute doublewords in ymm3/m256 using indexes in |
| :--- |
| VPERMD ymm1, ymm2, ymm3/m256 |

## Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | NA |

## Description

Use the index values in each dword element of the first source operand (the second operand) to select a dword element in the second source operand (the third operand), the resultant dword value from the second source operand is copied to the destination operand (the first operand) in the corresponding position of the index element. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.

An attempt to execute VPERMD encoded with VEX.L= 0 will cause an \#UD exception.

## Operation

## VPERMD (VEX. 256 encoded version)

DEST[31:0] < (SRC2[255:0] >> (SRC1[2:0] * 32))[31:0];
DEST[63:32] < (SRC2[255:0] >> (SRC1[34:32] * 32))[31:0];
DEST[95:64] < (SRC2[255:0] >> (SRC1[66:64] * 32))[31:0];
DEST[127:96] < (SRC2[255:0] >> (SRC1[98:96] * 32))[31:0];
DEST[159:128] < (SRC2[255:0] >> (SRC1[130:128] * 32))[31:0];
DEST[191:160] ↔ (SRC2[255:0] >> (SRC1[162:160] * 32))[31:0];
DEST[223:192] < (SRC2[255:0] >> (SRC1[194:192] * 32))[31:0];
DEST[255:224] ↔ (SRC2[255:0] >> (SRC1[226:224] * 32))[31:0];
Intel C/C++ Compiler Intrinsic Equivalent
VPERMD: __m256i _mm256_permutevar8x32_epi32(__m256i a, __m256i offsets);

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally
\#UD $\begin{array}{ll}\text { If VEX. } L=0 \text { for VPERMD, } \\ & \text { If VEX. } W=1 .\end{array}$

$$
\text { If VEX.W = } 1
$$

## VPERMPD - Permute Double-Precision Floating-Point Elements

| Opcode/ <br> Instruction | Op/ <br> En | 64/32 <br> -bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.256.66.0F3A.W1 $01 /\ulcorner\mathrm{ib}$ |  | RMI | V/V | AVX2 | | Permute double-precision floating-point elements in |
| :--- |
| VPERMPD ymm1, ymm2/m256, imm8 |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | Imm8 | NA |

## Description

Use two-bit index values in the immediate byte to select a double-precision floating-point element in the source operand; the resultant data from the source operand is copied to the corresponding element of the destination operand in the order of the index field. Note that this instruction permits a qword in the source operand to be copied to multiple location in the destination operand.
An attempt to execute VPERMPD encoded with VEX.L= 0 will cause an \#UD exception.

## Operation

VPERMPD (VEX. 256 encoded version)
DEST[63:0] < (SRC[255:0] >> (IMM8[1:0] * 64))[63:0];
DEST[127:64] < (SRC[255:0] >> (IMM8[3:2] * 64))[63:0];
DEST[191:128] < (SRC[255:0] >> (IMM8[5:4] * 64))[63:0];
DEST[255:192] < (SRC[255:0] >> (IMM8[7:6] * 64))[63:0];
Intel C/C++ Compiler Intrinsic Equivalent
VPERMPD: $\qquad$ _m256d _mm256_permute4x64_pd(_ m256d a, int control) ;

## SIMD Floating-Point Exceptions

None
Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L $=0$.

## VPERMPS - Permute Single-Precision Floating-Point Elements

| Opcode/ | Op/ <br> Enstruction | 64/32 <br> -bit <br> Mode | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.NDS.256.66.0F38.W0 $16 /\ulcorner$ | RVM | V/V | AVX2 | Permute single-precision floating-point elements in <br> ymm3/m256 using indexes in ymm2 and store the <br> Vesult in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | NA |

## Description

Use the index values in each dword element of the first source operand (the second operand) to select a singleprecision floating-point element in the second source operand (the third operand), the resultant data from the second source operand is copied to the destination operand (the first operand) in the corresponding position of the index element. Note that this instruction permits a doubleword in the source operand to be copied to more than one doubleword location in the destination operand.
An attempt to execute VPERMPS encoded with VEX.L= 0 will cause an \#UD exception.

## Operation

## VPERMPS (VEX. 256 encoded version)

DEST[31:0] < (SRC2[255:0] >> (SRC1[2:0] * 32))[31:0];
DEST[63:32] < (SRC2[255:0] >> (SRC1[34:32] * 32))[31:0];
DEST[95:64] < (SRC2[255:0] >> (SRC1[66:64] * 32))[31:0];
DEST[127:96] < (SRC2[255:0] >> (SRC1[98:96] * 32))[31:0];
DEST[159:128] $\leftarrow(S R C 2[255: 0] \gg(S R C 1[130: 128]$ * 32))[31:0];
DEST[191:160] $\leftarrow(S R C 2[255: 0] \gg(S R C 1[162: 160] * 32))[31: 0] ;$
DEST[223:192] \& (SRC2[255:0] >> (SRC1[194:192] * 32))[31:0];
DEST[255:224] \& (SRC2[255:0] >> (SRC1[226:224] * 32))[31:0];

Intel C/C++ Compiler Intrinsic Equivalent
VPERMPS: $\qquad$ __m256i _mm256_permutevar8x32_ps(__m m256 a, __m256i offsets)

## SIMD Floating-Point Exceptions

None

## Other Exceptions

See Exceptions Type 4; additionally
\#UD If VEX.L = 0, If VEX.W = 1.

VPERMQ - Qwords Element Permutation

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.256.66.0F3A.W1 $00 / \mathrm{r}$ ib VPERMQ ymm1, ymm2/m256, imm8 | RMI | V/V | AVX2 | Permute qwords in ymm2/m256 using indexes in imm8 and store the result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | Imm8 | NA |

## Description

Use two-bit index values in the immediate byte to select a qword element in the source operand, the resultant qword value from the source operand is copied to the corresponding element of the destination operand in the order of the index field. Note that this instruction permits a qword in the source operand to be copied to multiple locations in the destination operand.
An attempt to execute VPERMQ encoded with VEX.L= 0 will cause an \#UD exception.

## Operation

VPERMQ (VEX. 256 encoded version)
DEST[63:0] $\leftarrow(S R C[255: 0] ~ \gg(I M M 8[1: 0] ~ * ~ 64))[63: 0] ;$
DEST[127:64] < (SRC[255:0] >> (IMM8[3:2] * 64))[63:0];
DEST[191:128] < (SRC[255:0] >> (IMM8[5:4] * 64))[63:0];
DEST[255:192] < (SRC[255:0] >> (IMM8[7:6] * 64))[63:0];

Intel C/C++ Compiler Intrinsic Equivalent
VPERMQ: __m256i _mm256_permute4x64_epi64(__m256i a, int control)

SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.L = 0 .

VPERM2I128 - Permute Integer Values
Opcode/
Instruction
VEX.NDS.256.66.0F3A.W0 $46 /\ulcorner$ ib
VPERM2I128 ymm1, ymm2, ymm3/m256, imm8

| Op/ | 64/32 | CPUID | Description |
| :--- | :--- | :--- | :--- |
| En | -bit | Feature |  |
| RVMI | Mode | Flag | AVX2 | | Permute 128-bit integer data in ymm2 and |
| :--- |
| ymm3/mem using controls from imm8 and |
| store result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVMI | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | Imm8 |

## Description

Permute 128 bit integer data from the first source operand (second operand) and second source operand (third operand) using bits in the 8-bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-37. VPERM2I128 Operation

Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed. VEX.L must be 1 , otherwise the instruction will \#UD.

```
Operation
VPERM2I128
CASE IMM8[1:0] of
0: DEST[127:0] < SRC1[127:0]
1:DEST[127:0] & SRC1[255:128]
2: DEST[127:0] & SRC2[127:0]
3: DEST[127:0] & SRC2[255:128]
ESAC
CASE IMM8[5:4] of
0: DEST[255:128] < SRC1[127:0]
1:DEST[255:128] < SRC1[255:128]
2: DEST[255:128] < SRC2[127:0]
3: DEST[255:128] < SRC2[255:128]
ESAC
IF (imm8[3])
DEST[127:0]}\leftarrow
FI
IF (imm8[7])
DEST[255:128]}<
FI
Intel C/C++ Compiler Intrinsic Equivalent
VPERM2I128: __m256i_mm256_permute2x128_si256 (_m256i a,_m256i b, int control)
SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 6; additionally
\#UD
If VEX.L \(=0\),
If VEX.W = 1 .
```

VPERMILPD - Permute Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.WO OD /r VPERMILPD $x m m 1, x m m 2, x m m 3 / m 128$ | RVM | V/V | AVX | Permute double-precision floating-point values in $x m m 2$ using controls from xmm3/mem and store result in xmm1. |
| VEX.NDS.256.66.0F38.WO OD /r VPERMILPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Permute double-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1. |
| VEX.128.66.0F3A.WO 05 /г ib VPERMILPD xmm1, xmm2/m128, imm8 | RMI | V/V | AVX | Permute double-precision floating-point values in xmm2/mem using controls from imm8. |
| VEX.256.66.0F3A.WO $05 /\ulcorner$ ib VPERMILPD ymm1, ymm2/m256, imm8 | RMI | V/V | AVX | Permute double-precision floating-point values in ymm2/mem using controls from imm8. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| RMI | ModRM:reg (w) | ModRM:r/m $(r)$ | imm8 | NA |

## Description

Permute double-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of the second source operand (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256bit memory location, and the destination operand is a YMM register.


Figure 4-38. VPERMILPD operation
There is one control byte per destination double-precision element. Each control byte is aligned with the low 8 bits of the corresponding double-precision destination element. Each control byte contains a 1-bit select field (see Figure 4-39) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128 -bit region as the destination.


Figure 4-39. VPERMILPD Shuffle Control
(immediate control version)
Permute double-precision floating-point values in the first source operand (second operand) using two, 1-bit control fields in the low 2 bits of the 8 -bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256 -bit memory location and the destination operand is a YMM register.
Note: For the VEX.128.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.
Note: For the VEX.256.66.0F3A 05 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

## Operation

## VPERMILPD (256-bit immediate version)

IF (imm8[0] = 0) THEN DEST[63:0] $<$ SRC1 [63:0]
IF (imm8[0] = 1) THEN DEST[63:0] < SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (imm8[1] = 1) THEN DEST[127:64] <SRC1[127:64]
IF (imm8[2] = 0) THEN DEST[191:128] < SRC1[191:128]
IF (imm8[2] = 1) THEN DEST[191:128] < SRC1[255:192]
IF (imm8[3] = 0) THEN DEST[255:192] < SRC1[191:128]
IF (imm8[3] = 1) THEN DEST[255:192] $<$ SRC1[255:192]
VPERMILPD (128-bit immediate version)
IF (imm8[0] = 0) THEN DEST[63:0] < SRC1[63:0]
IF (imm8[0] = 1) THEN DEST[63:0] $<$ SRC1[127:64]
IF (imm8[1] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (imm8[1] = 1) THEN DEST[127:64] $<$ SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

```
VPERMILPD (256-bit variable version)
IF (SRC2[1] = 0) THEN DEST[63:0]<SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] < SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] <SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64]<SRC1[127:64]
IF (SRC2[129] = 0) THEN DEST[191:128]<SRC1[191:128]
IF (SRC2[129] = 1) THEN DEST[191:128]<SRC1[255:192]
IF (SRC2[193] = 0) THEN DEST[255:192]<SRC1[191:128]
IF (SRCZ[193] = 1) THEN DEST[255:192]<SRC1[255:192]
```

VPERMILPD (128-bit variable version)
IF (SRC2[1] = 0) THEN DEST[63:0] $<$ SRC1[63:0]
IF (SRC2[1] = 1) THEN DEST[63:0] $\leftarrow$ SRC1[127:64]
IF (SRC2[65] = 0) THEN DEST[127:64] < SRC1[63:0]
IF (SRC2[65] = 1) THEN DEST[127:64] < SRC1[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VPERMILPD: __m128d _mm_permute_pd (__m128d a, int control)
VPERMILPD: __m256d _mm256_permute_pd (__m256d a, int control)
VPERMILPD: __m128d _mm_permutevar_pd (__m128d a, __m128i control);
VPERMILPD: __m256d _mm256_permutevar_pd (__m256d a, __m256i control);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX. $W=1$

## VPERMILPS - Permute Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | $\begin{aligned} & \hline \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.W0 OC /г VPERMILPS $x m m 1, x m m 2, x m m 3 / m 128$ | RVM | V/V | AVX | Permute single-precision floating-point values in xmm2 using controls from xmm3/mem and store result in xmm1. |
| VEX.128.66.0F3A.WO $04 / \mathrm{i}$ ib VPERMILPS xmm1, xmm2/m128, imm8 | RMI | V/V | AVX | Permute single-precision floating-point values in xmm2/mem using controls from imm8 and store result in xmm1. |
| VEX.NDS.256.66.0F38.W0 0C /г VPERMILPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Permute single-precision floating-point values in ymm2 using controls from ymm3/mem and store result in ymm1. |
| VEX.256.66.0F3A.WO 04 /r ib VPERMILPS ymm1, ymm2/m256, imm8 | RMI | V/V | AVX | Permute single-precision floating-point values in ymm2/mem using controls from imm8 and store result in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | NA |
| RMI | ModRM:reg (w) | ModRM:r/m (r) | imm8 | NA |

## Description

(variable control version)
Permute single-precision floating-point values in the first source operand (second operand) using 8-bit control fields in the low bytes of corresponding elements the shuffle control (third operand) and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-40. VPERMILPS Operation

There is one control byte per destination single-precision element. Each control byte is aligned with the low 8 bits of the corresponding single-precision destination element. Each control byte contains a 2-bit select field (see Figure 4-41) that determines which of the source elements are selected. Source elements are restricted to lie in the same source 128-bit region as the destination.


Figure 4-41. VPERMILPS Shuffle Control
(immediate control version)
Permute single-precision floating-point values in the first source operand (second operand) using four 2-bit control fields in the 8 -bit immediate and store results in the destination operand (first operand). The source operand is a YMM register or 256-bit memory location and the destination operand is a YMM register. This is similar to a wider version of PSHUFD, just operating on single-precision floating-point values.
Note: For the VEX.128.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

Note: For the VEX.256.66.0F3A 04 instruction version, VEX.vvvv is reserved and must be 1111b otherwise instruction will \#UD.

## Operation

```
Select4(SRC, control) {
CASE (control[1:0]) OF
    0: TMP < SRC[31:0];
    1: TMP & SRC[63:32];
    2: TMP & SRC[95:64];
    3: TMP < SRC[127:96];
ESAC;
RETURN TMP
}
```

VPERMILPS (256-bit immediate version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC1[127:0], imm8[5:4]);
DEST[127:96] \& Select4(SRC1[127:0], imm8[7:6]);
DEST[159:128] \& Select4(SRC1[255:128], imm8[1:0]);
DEST[191:160] \& Select4(SRC1[255:128], imm8[3:2]);
DEST[223:192] < Select4(SRC1[255:128], imm8[5:4]);
DEST[255:224] \& Select4(SRC1[255:128], imm8[7:6]);

VPERMILPS (128-bit immediate version)
DEST[31:0] \& Select4(SRC1[127:0], imm8[1:0]);
DEST[63:32] \& Select4(SRC1[127:0], imm8[3:2]);
DEST[95:64] \& Select4(SRC1[127:0], imm8[5:4]);
DEST[127:96] \& Select4(SRC1[127:0], imm8[7:6]);
DEST[VLMAX-1:128] $\leftarrow 0$

VPERMILPS (256-bit variable version)
DEST[31:0] \& Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] $\leftarrow$ Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] $\leqslant$ Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] \& Select4(SRC1[127:0], SRC2[97:96]);
DEST[159:128] $\leftarrow$ Select4(SRC1[255:128], SRC2[129:128]);
DEST[191:160] $\leftarrow$ Select4(SRC1[255:128], SRC2[161:160]);
DEST[223:192] \& Select4(SRC1[255:128], SRC2[193:192]);
DEST[255:224] \& Select4(SRC1[255:128], SRC2[225:224]);
VPERMILPS (128-bit variable version)
DEST[31:0] \& Select4(SRC1[127:0], SRC2[1:0]);
DEST[63:32] $\leftarrow$ Select4(SRC1[127:0], SRC2[33:32]);
DEST[95:64] < Select4(SRC1[127:0], SRC2[65:64]);
DEST[127:96] < Select4(SRC1[127:0], SRC2[97:96]);
DEST[VLMAX-1:128] $\leftarrow 0$

Intel C/C++ Compiler Intrinsic Equivalent
VPERM1LPS: __m128 _mm_permute_ps (__m128 a, int control);
VPERM1LPS: __m256 _mm256_permute_ps (__m256 a, int control);
VPERM1LPS: __m128 _mm_permutevar_ps (__m128 a, __m128i control);
VPERM1LPS: __m256 _mm256_permutevar_ps (__m256 a, __m256i control);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 6; additionally
\#UD
If VEX.W = 1.

VPERM2F128 - Permute Floating-Point Values
$\left.\begin{array}{|lllll|}\hline \text { Opcode/ } & \begin{array}{ll}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64/32 bit } \\ \text { Mode } \\ \text { Instruction }\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Feature }\end{array} & \text { Description } \\ \text { Flag }\end{array}\right]$

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVMI | ModRM:reg (w) | VEX.vvvv (r) | ModRM:r/m (r) | imm8 |

## Description

Permute 128 bit floating-point-containing fields from the first source operand (second operand) and second source operand (third operand) using bits in the 8 -bit immediate and store results in the destination operand (first operand). The first source operand is a YMM register, the second source operand is a YMM register or a 256-bit memory location, and the destination operand is a YMM register.


Figure 4-42. VPERM2F128 Operation
Imm8[1:0] select the source for the first destination 128-bit field, imm8[5:4] select the source for the second destination field. If imm8[3] is set, the low 128-bit field is zeroed. If imm8[7] is set, the high 128-bit field is zeroed. VEX.L must be 1, otherwise the instruction will \#UD.

```
Operation
VPERM2F128
CASE IMM8[1:0] of
0: DEST[127:0] < SRC1[127:0]
1:DEST[127:0] & SRC1[255:128]
2: DEST[127:0] & SRC2[127:0]
3: DEST[127:0] < SRC2[255:128]
ESAC
CASE IMM8[5:4] of
0: DEST[255:128] < SRC1[127:0]
1:DEST[255:128] < SRC1[255:128]
2: DEST[255:128] < SRC2[127:0]
3: DEST[255:128] < SRC2[255:128]
ESAC
IF (imm8[3])
DEST[127:0]}\leftarrow
FI
IF (imm8[7])
DEST[VLMAX-1:128] <0
FI
Intel C/C++ Compiler Intrinsic Equivalent
VPERM2F128: __m256 _mm256_permute2f128_ps (_m256 a,__m256 b, int control)
VPERM2F128: __m256d_mm256_permute2f128_pd (_m256d a,__m256d b, int control)
VPERM2F128: __m256i_mm256_permute2f128_si256 (_m256i a,_m256i b, int control)
SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 6; additionally
\#UD If VEX.L = 0
If VEX.W \(=1\).
```


## VPMASKMOV - Conditional SIMD Integer Packed Loads and Stores

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.WO 8C /r VPMASKMOVD xmm1, xmm2, m128 | RVM | V/V | AVX2 | Conditionally load dword values from m128 using mask in $x m m 2$ and store in $x m m 1$. |
| VEX.NDS.256.66.0F38.W0 8C /r VPMASKMOVD ymm1, ymm2, m256 | RVM | V/V | AVX2 | Conditionally load dword values from m256 using mask in $y m m 2$ and store in $y m m 1$. |
| VEX.NDS.128.66.0F38.W1 8C/r VPMASKMOVQ xmm1, xmm2, m128 | RVM | V/V | AVX2 | Conditionally load qword values from m128 using mask in $x m m 2$ and store in $x m m 1$. |
| VEX.NDS.256.66.0F38.W1 8C /г VPMASKMOVQ ymm1, ymm2, m256 | RVM | V/V | AVX2 | Conditionally load qword values from m256 using mask in $y m m 2$ and store in $y m m 1$. |
| VEX.NDS.128.66.0F38.W0 8E/r VPMASKMOVD m128, xmm1, xmm2 | MVR | V/V | AVX2 | Conditionally store dword values from xmm2 using mask in xmm1. |
| VEX.NDS.256.66.0F38.W0 8E /г VPMASKMOVD m256, ymm1, ymm2 | MVR | V/V | AVX2 | Conditionally store dword values from ymm2 using mask in ymm1. |
| VEX.NDS.128.66.0F38.W1 8E/г VPMASKMOVQ m128, xmm1, xmm2 | MVR | V/V | AVX2 | Conditionally store qword values from xmm2 using mask in xmm1. |
| VEX.NDS.256.66.0F38.W1 8E /r VPMASKMOVQ m256, ymm1, ymm2 | MVR | V/V | AVX2 | Conditionally store qword values from ymm2 using mask in ymm1. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | NA |
| MVR | ModRM:r/m (w) | VEX.vvvv | ModRM:reg (r) | NA |

## Description

Conditionally moves packed data elements from the second source operand into the corresponding data element of the destination operand, depending on the mask bits associated with each data element. The mask bits are specified in the first source operand.
The mask bit for each data element is the most significant bit of that element in the first source operand. If a mask is 1 , the corresponding data element is copied from the second source operand to the destination operand. If the mask is 0 , the corresponding data element is set to zero in the load form of these instructions, and unmodified in the store form.

The second source operand is a memory address for the load form of these instructions. The destination operand is a memory address for the store form of these instructions. The other operands are either XMM registers (for VEX. 128 version) or YMM registers (for VEX. 256 version).
Faults occur only due to mask-bit required memory accesses that caused the faults. Faults will not occur due to referencing any memory location if the corresponding mask bit for that memory location is 0 . For example, no faults will be detected if the mask bits are all zero.

Unlike previous MASKMOV instructions (MASKMOVQ and MASKMOVDQU), a nontemporal hint is not applied to these instructions.

Instruction behavior on alignment check reporting with mask bits of less than all 1 s are the same as with mask bits of all 1 s .

VMASKMOV should not be used to access memory mapped I/O as the ordering of the individual loads or stores it does is implementation specific.
In cases where mask bits indicate data should not be loaded or stored paging $A$ and $D$ bits will be set in an implementation dependent way. However, $A$ and $D$ bits are always set for pages where data is actually loaded/stored.
Note: for load forms, the first source (the mask) is encoded in VEX.vvvv; the second source is encoded in rm_field, and the destination register is encoded in reg_field.
Note: for store forms, the first source (the mask) is encoded in VEX.vvvv; the second source register is encoded in reg_field, and the destination memory location is encoded in rm_field.

## Operation

```
VPMASKMOVD - 256-bit load
DEST[31:0] \leftarrow IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] < IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] < IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:96] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[159:128] & IF (SRC1[159]) Load_32(mem + 16) ELSE 0
DEST[191:160] \leftarrow IF (SRC1[191]) Load_32(mem + 20) ELSE 0
DEST[223:192] \leftarrowIF (SRC1[223]) Load_32(mem + 24) ELSE 0
DEST[255:224] < IF (SRC1[255]) Load_32(mem + 28) ELSE 0
```

VPMASKMOVD -128-bit load
DEST[31:0] < IF (SRC1[31]) Load_32(mem) ELSE 0
DEST[63:32] \& IF (SRC1[63]) Load_32(mem + 4) ELSE 0
DEST[95:64] Һ IF (SRC1[95]) Load_32(mem + 8) ELSE 0
DEST[127:97] < IF (SRC1[127]) Load_32(mem + 12) ELSE 0
DEST[VLMAX-1:128] $\leftarrow 0$

VPMASKMOVQ - 256-bit load
DEST[63:0] < IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] ↔ IF (SRC1[127]) Load_64(mem + 8) ELSE 0
DEST[195:128] ↔IF (SRC1[191]) Load_64(mem + 16) ELSE 0
DEST[255:196] Һ IF (SRC1[255]) Load_64(mem + 24) ELSE 0
VPMASKMOVQ - 128-bit load
DEST[63:0] < IF (SRC1[63]) Load_64(mem) ELSE 0
DEST[127:64] < IF (SRC1[127]) Load_64(mem + 16) ELSE 0
DEST[VLMAX-1:128] $\leftarrow 0$

## VPMASKMOVD - 256-bit store

IF (SRC1[31]) DEST[31:0] $\leftarrow$ SRC2[31:0]
IF (SRC1[63]) DEST[63:32] $\leftarrow$ SRC2[63:32]
IF (SRC1[95]) DEST[95:64] $\leftarrow$ SRC2[95:64]
IF (SRC1[127]) DEST[127:96] $\leftarrow ~ S R C 2[127: 96] ~$
IF (SRC1[159]) DEST[159:128] < SRC2[159:128]
IF (SRC1[191]) DEST[191:160] $\leftarrow$ SRC2[191:160]
IF (SRC1[223]) DEST[223:192] $\leftarrow$ SRC2[223:192]
IF (SRC1[255]) DEST[255:224] $\leftarrow$ SRC2[255:224]

```
VPMASKMOVD - 128-bit store
IF (SRC1[31]) DEST[31:0] \& SRC2[31:0]
IF (SRC1[63]) DEST[63:32] \(\leftarrow ~ S R C 2[63: 32]\)
IF (SRC1[95]) DEST[95:64] < SRC2[95:64]
IF (SRC1[127]) DEST[127:96] < SRC2[127:96]
```


## VPMASKMOVQ - 256-bit store

IF (SRC1[63]) DEST[63:0] $\leftarrow$ SRC2[63:0]
IF (SRC1[127]) DEST[127:64] <SRC2[127:64]
IF (SRC1[191]) DEST[191:128] \& SRC2[191:128]
IF (SRC1[255]) DEST[255:192] $\leftarrow ~ S R C 2[255: 192]$

VPMASKMOVQ - 128-bit store
IF (SRC1[63]) DEST[63:0] $\leftarrow$ SRC2[63:0]
IF (SRC1[127]) DEST[127:64] < SRC2[127:64]

Intel C/C++ Compiler Intrinsic Equivalent
VPMASKMOVD: __m256i _mm256_maskload_epi32(int const *a, __m256i mask)
VPMASKMOVD: void _mm256_maskstore_epi32(int *a, __m256i mask, __m256i b)
VPMASKMOVQ: __m256i _mm256_maskload_epi64(__int64 const *a, __m256i mask);
VPMASKMOVQ: void _mm256_maskstore_epi64(__int64 *a, __m256i mask, __m256d b);
VPMASKMOVD: __m128i _mm_maskload_epi32(int const *a, __m128i mask)
VPMASKMOVD: void _mm_maskstore_epi32(int *a, __m128i mask, __m128 b)
VPMASKMOVQ: __m128i _mm_maskload_epi64(__int cont *a, __m128i mask);
VPMASKMOVQ: void _mm_maskstore_epi64(__int64 *a, __m128i mask, __m128i b);

## SIMD Floating-Point Exceptions

None

Other Exceptions
See Exceptions Type 6 (No AC\# reported for any mask bit combinations).

## VPSLLVD/VPSLLVQ - Variable Bit Shift Left Logical

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | $\begin{aligned} & \hline 64 / 32 \\ & \text {-bit } \\ & \text { Mode } \end{aligned}$ | $\begin{aligned} & \text { CPUID } \\ & \text { Feature } \\ & \text { Flag } \end{aligned}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.W0 47 /г VPSLLVD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX2 | Shift bits in doublewords in xmm2 left by amount specified in the corresponding element of $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDS.128.66.0F38.W1 47 /r VPSLLVQ $x m m 1, ~ x m m 2, ~ x m m 3 / m 128$ | RVM | V/V | AVX2 | Shift bits in quadwords in xmm2 left by amount specified in the corresponding element of $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDS.256.66.0F38.W0 47 /г VPSLLVD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Shift bits in doublewords in ymm2 left by amount specified in the corresponding element of $y m m 3 / m 256$ while shifting in Os. |
| VEX.NDS.256.66.0F38.W1 47 /г VPSLLVQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Shift bits in quadwords in ymm2 left by amount specified in the corresponding element of $y m m 3 / m 256$ while shifting in 0 s. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | NA |

## Description

Shifts the bits in the individual data elements (doublewords, or quadword) in the first source operand to the left by the count value of respective data elements in the second source operand. As the bits in the data elements are shifted left, the empty low-order bits are cleared (set to 0).
The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 31 (for doublewords), or 63 (for a quadword), then the destination data element are written with 0.
VEX. 128 encoded version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 256-bit memory location.

## Operation

## VPSLLVD (VEX. 128 version)

COUNT_0 $\leqslant$ SRC2[31: 0]
(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*)
COUNT_3 $\leftarrow$ SRC2[127: 96];
IF COUNT_0 < 32 THEN
DEST[31:0] $\leftarrow$ ZeroExtend(SRC1[31:0] << COUNT_0);
ELSE
DEST[31:0] $\leftarrow 0$;
(* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 32 THEN
DEST[127:96] \& ZeroExtend(SRC1[127:96] << COUNT_3);
ELSE
DEST[127:96] $\leftarrow 0$;
DEST[VLMAX-1:128] $\leftarrow 0$;

VPSLLVD (VEX. 256 version)
COUNT_0 < SRC2[31: 0];
(* Repeat Each COUNT_i for the 2nd through 7th dwords of SRC2*) COUNT_7 < SRC2[255 : 224]; IF COUNT_0 < 32 THEN
DEST[31:0] < ZeroExtend(SRC1[31:0] << COUNT_0);
ELSE
DEST[31:0] $\leftarrow 0$;
(* Repeat shift operation for 2nd through 7th dwords *)
IF COUNT_7 < 32 THEN
DEST[255:224] $\leftarrow$ ZeroExtend(SRC1[255:224] << COUNT_7);
ELSE
DEST[255:224] $\leqslant 0$;

VPSLLVQ (VEX. 128 version)
COUNT_0 $\leftarrow$ SRC2[63: 0];
COUNT_1 < SRC2[127: 64];
IF COUNT_0 < 64THEN
DEST[63:0] ↔ ZeroExtend(SRC1[63:0] << COUNT_0);
ELSE
DEST[63:0] $\leftarrow 0$;
IF COUNT_1 < 64 THEN
DEST[127:64] < ZeroExtend(SRC1[127:64] << COUNT_1);
ELSE
DEST[127:96] $\leftarrow 0$;
DEST[VLMAX-1:128] $\leftarrow 0$;

VPSLLVQ (VEX. 256 version)
COUNT_0 $\leftarrow$ SRC2[5: 0];
(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*)
COUNT_3 < SRC2[197: 192];
IF COUNT_0 < 64THEN
DEST[63:0] $\leftarrow$ ZeroExtend(SRC1[63:0] << COUNT_0);
ELSE
DEST[63:0] $\leftarrow 0$;
(* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 64 THEN
DEST[255:192] \& ZeroExtend(SRC1[255:192] << COUNT_3);
ELSE
DEST[255:192] $\leftarrow 0$;
Intel C/C++ Compiler Intrinsic Equivalent
VPSLLVD: __m256i _mm256_sllv_epi32 (__m256i m, __m256i count)
VPSLLVD: __m128i _mm_sllv_epi32 (__m128i m, __m128i count)
VPSLLVQ: __m256i _mm256_sllv_epi64 (__m256i m, __m256i count)
VPSLLVQ: __m128i _mm_sllv_epi64 (__m128i m, __m128i count)
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4

## VPSRAVD - Variable Bit Shift Right Arithmetic

| Opcode/ | Op/ <br> En | 64/32 <br> -bit <br> Instruction | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.NDS.128.66.0F38.W0 46/r | RVM | V/V | AVX2 | Shift bits in doublewords in $x m m 2$ right by amount speci- <br> fied in the corresponding element of $x m m 3 / m 128$ while <br> shifting in the sign bits. |
| VPSRAVD xmm1, xmm2, xmm3/m128 |  | RVM | V/V | AVX2 | | Shift bits in doublewords in $y m m 2$ right by amount speci- |
| :--- |
| Vied in the corresponding element of ymm3/m256 while |
| Vhifting in the sign bits. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg $(w)$ | VEX.vvvv | ModRM:r/m (r) | NA |

## Description

Shifts the bits in the individual doubleword data elements in the first source operand to the right by the count value of respective data elements in the second source operand. As the bits in each data element are shifted right, the empty high-order bits are filled with the sign bit of the source element.
The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 31 , then the destination data element are filled with the corresponding sign bit of the source element.
VEX. 128 encoded version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 256-bit memory location.

## Operation

```
VPSRAVD (VEX. }128\mathrm{ version)
COUNT_0 < SRC2[31: 0]
    (* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*)
COUNT_3 < SRC2[127 : 112];
IF COUNT_0 < З2 THEN
    DEST[31:0] < SignExtend(SRC1[31:0] >> COUNT_0);
ELSE
    For (i = 0 to 31) DEST[i + 0] \leftarrow (SRC1[31] );
FI;
    (* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 32 THEN
    DEST[127:96] < SignExtend(SRC1[127:96] >> COUNT_3);
ELSE
    For (i = O to 31) DEST[i + 96] \leftarrow (SRC1[127] );
Fl;
DEST[VLMAX-1:128] <0;
```

VPSRAVD (VEX. 256 version)
COUNT_0 < SRC2[31: 0];
(* Repeat Each COUNT_i for the 2nd through 7th dwords of SRC2*) COUNT_7 < SRC2[255: 224];
IF COUNT_0 < 32 THEN
DEST[31:0] $\leqslant$ SignExtend(SRC1[31:0] >> COUNT_0);
ELSE
For ( $\mathrm{i}=0$ to 31) DEST[i+0] $\leftarrow(\operatorname{SRC1}[31])$;
FI;
(* Repeat shift operation for 2nd through 7th dwords *)
IF COUNT_7 < 32 THEN
DEST[255:224] < SignExtend(SRC1[255:224] >> COUNT_7);
ELSE
For (i = 0 to 31) DEST[i + 224] $\leftarrow(S R C 1[255])$;
Fl ;

Intel C/C++ Compiler Intrinsic Equivalent
VPSRAVD: __m256i _mm256_srav_epi32 (__m256i m, __m256i count)
VPSRAVD: __m128i _mm_srav_epi32 (__m128i m, __m128i count)

SIMD Floating-Point Exceptions
None
Other Exceptions
See Exceptions Type 4; additionally
\#UD
If VEX.W = 1.

## VPSRLVD/VPSRLVQ - Variable Bit Shift Right Logical

| Opcode/ Instruction | $\begin{aligned} & \hline \mathrm{Op/} \\ & \mathrm{EN} \end{aligned}$ | 64/32 -bit Mode |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.NDS.128.66.0F38.WO 45 /r VPSRLVD xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX2 | Shift bits in doublewords in xmm2 right by amount specified in the corresponding element of $x \mathrm{~mm} 3 / \mathrm{m} 128$ while shifting in Os. |
| VEX.NDS.128.66.0F38.W1 45 /r VPSRLVQ xmm1, xmm2, xmm3/m128 | RVM | V/V | AVX2 | Shift bits in quadwords in xmm2 right by amount specified in the corresponding element of $x m m 3 / m 128$ while shifting in 0 s . |
| VEX.NDS.256.66.0F38.W0 45 /г VPSRLVD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Shift bits in doublewords in ymm2 right by amount specified in the corresponding element of $y m m 3 / m 256$ while shifting in Os. |
| VEX.NDS.256.66.0F38.W1 45 /r VPSRLVQ ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX2 | Shift bits in quadwords in ymm2 right by amount specified in the corresponding element of ymm3/m256 while shifting in Os. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RVM | ModRM:reg (w) | VEX.vvvv | ModRM:r/m (r) | NA |

## Description

Shifts the bits in the individual data elements (doublewords, or quadword) in the first source operand to the right by the count value of respective data elements in the second source operand. As the bits in the data elements are shifted right, the empty high-order bits are cleared (set to 0).
The count values are specified individually in each data element of the second source operand. If the unsigned integer value specified in the respective data element of the second source operand is greater than 31 (for doublewords), or 63 (for a quadword), then the destination data element are written with 0.
VEX. 128 encoded version: The destination and first source operands are XMM registers. The count operand can be either an XMM register or a 128-bit memory location. Bits (VLMAX-1:128) of the corresponding YMM register are zeroed.
VEX. 256 encoded version: The destination and first source operands are YMM registers. The count operand can be either an YMM register or a 256-bit memory location.

## Operation

## VPSRLVD (VEX. 128 version)

COUNT_0 $\leftarrow$ SRC2[31: 0]
(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*)
COUNT_3 $\leftarrow$ SRC2[127: 96];
IF COUNT_0 < 32 THEN
DEST[31:0] $\leftarrow$ ZeroExtend(SRC1[31:0] >> COUNT_0);
ELSE
DEST[31:0] $\leftarrow 0$;
(* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 32 THEN
DEST[127:96] < ZeroExtend(SRC1[127:96] >> COUNT_3);
ELSE
DEST[127:96] $\leftarrow 0$;
DEST[VLMAX-1:128] $\leftarrow 0$;

VPSRLVD (VEX. 256 version)
COUNT_0 < SRC2[31: 0];
(* Repeat Each COUNT_i for the 2nd through 7th dwords of SRC2*) COUNT_7 < SRC2[255 : 224]; IF COUNT_0 < 32 THEN
DEST[31:0] < ZeroExtend(SRC1[31:0] >> COUNT_0);
ELSE
DEST[31:0] $\leftarrow 0$;
(* Repeat shift operation for 2nd through 7th dwords *)
IF COUNT_7 < 32 THEN
DEST[255:224] < ZeroExtend(SRC1[255:224] >> COUNT_7);
ELSE
DEST[255:224] $\leqslant 0$;

VPSRLVQ (VEX. 128 version)
COUNT_0 $\leftarrow$ SRC2[63: 0];
COUNT_1 < SRC2[127: 64];
IF COUNT_0 < 64 THEN
DEST[63:0] < ZeroExtend(SRC1[63:0] >> COUNT_0);
ELSE
DEST[63:0] $\leftarrow 0$;
IF COUNT_1 < 64THEN
DEST[127:64] < ZeroExtend(SRC1[127:64] >> COUNT_1);
ELSE
DEST[127:64] $\leftarrow 0$;
DEST[VLMAX-1:128] $\leftarrow 0$;

VPSRLVQ (VEX. 256 version)
COUNT_0 $\leftarrow$ SRC2[63: 0];
(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*)
COUNT_3 $\leftarrow$ SRC2[255 : 192];
IF COUNT_0<64 THEN
DEST[63:0] $\leftarrow$ ZeroExtend(SRC1[63:0] >> COUNT_0);
ELSE
DEST[63:0] $\leftarrow 0$;
(* Repeat shift operation for 2nd through 4th dwords *)
IF COUNT_3 < 64THEN
DEST[255:192] < ZeroExtend(SRC1[255:192] >> COUNT_3);
ELSE
DEST[255:192] $\leftarrow 0$;

Intel C/C++ Compiler Intrinsic Equivalent
VPSRLVD: __m256i _mm256_srlv_epi32 (__m256i m, __m256i count);
VPSRLVD: __m128i _mm_srlv_epi32 (__m128i m, __m128i count);
VPSRLVQ: __m256i _mm256_srlv_epi64 (__m256i m, __m256i count);
VPSRLVQ: __m128i _mm_srlv_epi64 (__m128i m, __m128i count);
SIMD Floating-Point Exceptions
None

Other Exceptions
See Exceptions Type 4

## VTESTPD/VTESTPS—Packed Bit Test

| Opcode/ Instruction | $\begin{aligned} & \hline \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | ```CPUID Feature Flag``` | Description |
| :---: | :---: | :---: | :---: | :---: |
| VEX.128.66.0F38.WO OE /r VTESTPS xmm1, xmm2/m128 | RM | V/V | AVX | Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources. |
| VEX.256.66.0F38.WO OE /r VTESTPS ymm1, ymm2/m256 | RM | V/V | AVX | Set ZF and CF depending on sign bit AND and ANDN of packed single-precision floating-point sources. |
| VEX.128.66.0F38.WO OF /r VTESTPD xmm1, xmm2/m128 | RM | V/V | AVX | Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources. |
| VEX.256.66.0F38.WO OF /r VTESTPD ymm1, ymm2/m256 | RM | V/V | AVX | Set ZF and CF depending on sign bit AND and ANDN of packed double-precision floating-point sources. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r) | ModRM:r/m (r) | NA | NA |

## Description

VTESTPS performs a bitwise comparison of all the sign bits of the packed single-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND of the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause \#UD.
VTESTPD performs a bitwise comparison of all the sign bits of the double-precision elements in the first source operation and corresponding sign bits in the second source operand. If the AND of the source sign bits with the dest sign bits produces all zeros, the ZF is set else the ZF is clear. If the AND the source sign bits with the inverted dest sign bits produces all zeros the CF is set else the CF is clear. An attempt to execute VTESTPS with VEX.W=1 will cause \#UD.

The first source register is specified by the ModR/M reg field.
128-bit version: The first source register is an XMM register. The second source register can be an XMM register or a 128-bit memory location. The destination register is not modified.
VEX. 256 encoded version: The first source register is a YMM register. The second source register can be a YMM register or a 256-bit memory location. The destination register is not modified.

Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b, otherwise instructions will \#UD.

```
Operation
VTESTPS (128-bit version)
TEMP[127:0] \leftarrow SRC[127:0] AND DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
    THEN ZF <1;
    ELSE ZF < 0;
TEMP[127:0] & SRC[127:0] AND NOT DEST[127:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127] = 0)
    THEN CF <1;
    ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0
VTESTPS (VEX. }256\mathrm{ encoded version)
TEMP[255:0] \leftarrow SRC[255:0] AND DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127]= TEMP[160] =TEMP[191] = TEMP[224] = TEMP[255] = 0)
    THEN ZF <-1;
    ELSE ZF < 0;
TEMP[255:0] < SRC[255:0] AND NOT DEST[255:0]
IF (TEMP[31] = TEMP[63] = TEMP[95] = TEMP[127]= TEMP[160] =TEMP[191] = TEMP[224] = TEMP[255] = 0)
    THEN CF <1;
    ELSE CF < 0;
DEST (unmodified)
AF}\leftarrowOF\leftarrowPF\leftarrowSF\leftarrow0
VTESTPD (128-bit version)
TEMP[127:0] < SRC[127:0] AND DEST[127:0]
IF ( TEMP[63] = TEMP[127] = 0)
    THEN ZF <1;
    ELSE ZF < 0;
TEMP[127:0] < SRC[127:0] AND NOT DEST[127:0]
IF ( TEMP[63] = TEMP[127] = 0)
    THEN CF <1;
    ELSE CF < 0;
DEST (unmodified)
AF}\leftarrow\textrm{OF}\leftarrow\textrm{PF}\leftarrow\textrm{SF}\leftarrow0
VTESTPD (VEX. }256\mathrm{ encoded version)
TEMP[255:0] < SRC[255:0] AND DEST[255:0]
IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)
    THEN ZF <1;
    ELSE ZF < 0;
TEMP[255:0] & SRC[255:0] AND NOT DEST[255:0]
IF (TEMP[63] = TEMP[127] = TEMP[191] = TEMP[255] = 0)
    THEN CF <1;
    ELSE CF < 0;
DEST (unmodified)
AF}\leftarrowOF\leftarrowPF\leftarrowSF\leftarrow0
```

Intel C/C++ Compiler Intrinsic Equivalent

## VTESTPS

```
int _mm256_testz_ps (__m256 s1,__m256 s2);
int _mm256_testc_ps (__m256 s1, __m256 s2);
int _mm256_testnzc_ps (__m256 s1,__m128 s2);
int _mm_testz_ps (__m128 s1, __m128 s2);
int _mm_testc_ps (__m128 s1, __m128 s2);
int _mm_testnzc_ps (__m128 s1,__m128 s2);
```


## VTESTPD

```
int _mm256_testz_pd (__m256d s1,__m256d s2);
int _mm256_testc_pd (__m256d s1,__m256d s2);
int _mm256_testnzc_pd (__m256d s1, __m256d s2);
int _mm_testz_pd (__m128d s1, __m128d s2);
int _mm_testc_pd (__m128d s1, __m128d s2);
int _mm_testnzc_pd (__m128d s1, __m128d s2);
```

Flags Affected
The $0 \mathrm{~F}, \mathrm{AF}, \mathrm{PF}, \mathrm{SF}$ flags are cleared and the $\mathrm{ZF}, \mathrm{CF}$ flags are set according to the operation.

SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4; additionally
\#UD If VEX.vvvv $\neq 1111 B$.
If VEX.W $=1$ for VTESTPS or VTESTPD.

VZEROALL—Zero All YMM Registers

| Opcode/ | Op/ <br> En | 64/32 bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| VEX.256.0F.WIG 77 | NP | V/V | AVX | Zero all YMM registers. |
| VZEROALL |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

The instruction zeros contents of all XMM or YMM registers.
Note: VEX.VVVv is reserved and must be 1111b, otherwise instructions will \#UD. In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

Operation
VZEROALL (VEX. 256 encoded version)
IF (64-bit mode)
YMMO[VLMAX-1:0] $\leftarrow 0$
YMM1[VLMAX-1:0] $\leftarrow 0$
YMM2[VLMAX-1:0] $\leftarrow 0$
YMM3[VLMAX-1:0] $\leftarrow 0$
YMM4[VLMAX-1:0] $\leftarrow 0$
YMM5[VLMAX-1:0] $\leftarrow 0$
YMM6[VLMAX-1:0] $\leftarrow 0$
YMM7[VLMAX-1:0] $\leftarrow 0$
YMM8[VLMAX-1:0] $\leftarrow 0$
YMM9[VLMAX-1:0] $\leftarrow 0$
YMM10[VLMAX-1:0] $\leftarrow 0$
YMM11[VLMAX-1:0] $\leftarrow 0$
YMM12[VLMAX-1:0] $\leftarrow 0$
YMM13[VLMAX-1:0] $\leftarrow 0$
YMM14[VLMAX-1:0] $\leftarrow 0$
YMM15[VLMAX-1:0] $\leftarrow 0$
ELSE
YMMO[VLMAX-1:0] $\leftarrow 0$
YMM1[VLMAX-1:0] $\leftarrow 0$
YMM2[VLMAX-1:0] $\leftarrow 0$
YMM3[VLMAX-1:0] $\leftarrow 0$
YMM4[VLMAX-1:0] $\leftarrow 0$
YMM5[VLMAX-1:0] $\leftarrow 0$
YMM6[VLMAX-1:0] $\leftarrow 0$
YMM7[VLMAX-1:0] $\leftarrow 0$
YMM8-15: Unmodified
FI

Intel C/C++ Compiler Intrinsic Equivalent
VZEROALL: _mm256_zeroall()

SIMD Floating-Point Exceptions
None.
Other Exceptions
See Exceptions Type 8.

VZEROUPPER-Zero Upper Bits of YMM Registers

| Opcode/ | Op/    <br> Enstruction  64/32 bit <br> Mode <br> Support CPUID <br> Feature <br> Flag | Description |  |  |
| :--- | :--- | :--- | :--- | :--- |
| VEX.128.0F.WIG 77 | NP | V/V | AVX | Zero upper 128 bits of all YMM registers. |
| VZEROUPPER |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

The instruction zeros the bits in position 128 and higher of all YMM registers. The lower 128-bits of the registers (the corresponding XMM registers) are unmodified.
This instruction is recommended when transitioning between AVX and legacy SSE code - it will eliminate performance penalties caused by false dependencies.
Note: VEX.VVVV is reserved and must be 1111b otherwise instructions will \#UD. In Compatibility and legacy 32-bit mode only the lower 8 registers are modified.

```
Operation
VZEROUPPER
IF (64-bit mode)
    YMMO[VLMAX-1:128] \leftarrow0
    YMM1[VLMAX-1:128] <0
    YMM2[VLMAX-1:128] <0
    YMM3[VLMAX-1:128] \leftarrow0
    YMM4[VLMAX-1:128] \leftarrow0
    YMM5[VLMAX-1:128] \leftarrow0
    YMM6[VLMAX-1:128] \leftarrow0
    YMM7[VLMAX-1:128] \leftarrow0
    YMM8[VLMAX-1:128] \leftarrow0
    YMM9[VLMAX-1:128] \leftarrow0
    YMM1O[VLMAX-1:128] <0
    YMM11[VLMAX-1:128] <0
    YMM12[VLMAX-1:128] \leftarrow0
    YMM13[VLMAX-1:128] \leftarrow0
    YMM14[VLMAX-1:128] <0
    YMM15[VLMAX-1:128] \leftarrow0
ELSE
    YMMO[VLMAX-1:128] \leftarrow0
    YMM1[VLMAX-1:128] <0
    YMM2[VLMAX-1:128] \leftarrow0
    YMM3[VLMAX-1:128] \leftarrow0
    YMM4[VLMAX-1:128] \leftarrow0
    YMM5[VLMAX-1:128] \leftarrow0
    YMM6[VLMAX-1:128] \leftarrow0
    YMM7[VLMAX-1:128] <0
    YMM8-15: unmodified
FI
```

Intel C/C++ Compiler Intrinsic Equivalent
VZEROUPPER: _mm256_zeroupper()
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 8.

WAIT/FWAIT-Wait
\(\left.$$
\begin{array}{|llllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { Op/ } \\
\text { En }\end{array} & \begin{array}{l}\text { 64-Bit } \\
\text { Mode } \\
\text { NP }\end{array} & \begin{array}{l}\text { Compat/ } \\
\text { Veg Mode }\end{array} & \begin{array}{l}\text { Description } \\
\text { Valid }\end{array}\end{array}
$$ \begin{array}{l}Check pending unmasked floating-point <br>

exceptions.\end{array}\right]\)| Check pending unmasked floating-point |
| :--- |
| 9B |
| 9B |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Causes the processor to check for and handle pending, unmasked, floating-point exceptions before proceeding. (FWAIT is an alternate mnemonic for WAIT.)

This instruction is useful for synchronizing exceptions in critical sections of code. Coding a WAIT instruction after a floating-point instruction ensures that any unmasked floating-point exceptions the instruction may raise are handled before the processor can modify the instruction's results. See the section titled "Floating-Point Exception Synchronization" in Chapter 8 of the Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1, for more information on using the WAIT/FWAIT instruction.

This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## Operation

CheckForPendingUnmaskedFloatingPointExceptions;

## FPU Flags Affected

The C0, C1, C2, and C3 flags are undefined.

## Floating-Point Exceptions

None.

## Protected Mode Exceptions

| \#NM | If CRO.MP[bit 1] $=1$ and CRO.TS[bit 3$]=1$. |
| :--- | :--- |
| \#UD | If the LOCK prefix is used. |

## Real-Address Mode Exceptions

Same exceptions as in protected mode.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

WBINVD—Write Back and Invalidate Cache

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> NP |
| :--- | :--- | :--- | :--- | :--- |
| OF 09 | WBINVD |  |  | Valid | | Write back and flush Internal caches; initiate |
| :--- |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Writes back all modified cache lines in the processor's internal cache to main memory and invalidates (flushes) the internal caches. The instruction then issues a special-function bus cycle that directs external caches to also write back modified data and another bus cycle to indicate that the external caches should be invalidated.

After executing this instruction, the processor does not wait for the external caches to complete their write-back and flushing operations before proceeding with instruction execution. It is the responsibility of hardware to respond to the cache write-back and flush signals. The amount of time or cycles for WBINVD to complete will vary due to size and other factors of different cache hierarchies. As a consequence, the use of the WBINVD instruction can have an impact on logical processor interrupt/event response time. Additional information of WBINVD behavior in a cache hierarchy with hierarchical sharing topology can be found in Chapter 2 of the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A.
The WBINVD instruction is a privileged instruction. When the processor is running in protected mode, the CPL of a program or procedure must be 0 to execute this instruction. This instruction is also a serializing instruction (see "Serializing Instructions" in Chapter 8 of the Intel® 64 and IA- 32 Architectures Software Developer’s Manual, Volume 3A).
In situations where cache coherency with main memory is not a concern, software can use the INVD instruction.
This instruction's operation is the same in non-64-bit modes and 64-bit mode.

## IA-32 Architecture Compatibility

The WBINVD instruction is implementation dependent, and its function may be implemented differently on future Intel 64 and IA-32 processors. The instruction is not supported on IA-32 processors earlier than the Intel486 processor.

## Operation

WriteBack(InternalCaches);
Flush(InternalCaches);
SignalWriteBack(ExternalCaches);
SignalFlush(ExternalCaches);
Continue; (* Continue execution *)

Flags Affected
None.

## Protected Mode Exceptions

\#GP(0) If the current privilege level is not 0 .
\#UD If the LOCK prefix is used.
Real-Address Mode Exceptions
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0) WBINVD cannot be executed at the virtual-8086 mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

## WRFSBASE/WRGSBASE-Write FS/GS Segment Base

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | $\begin{aligned} & \text { 64/32- } \\ & \text { bit } \\ & \text { Mode } \end{aligned}$ | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| F3 OF AE /2 WRFSBASE r32 | M | V/I | FSGSBASE | Load the FS base address with the 32-bit value in the source register. |
| REX.W + F3 OF AE /2 <br> WRFSBASE r64 | M | V/I | FSGSBASE | Load the FS base address with the 64-bit value in the source register. |
| F3 OF AE /3 WRGSBASE r32 | M | V/I | FSGSBASE | Load the GS base address with the 32-bit value in the source register. |
| REX.W + F3 OF AE /3 WRGSBASE r64 | M | V/I | FSGSBASE | Load the GS base address with the 64-bit value in the source register. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m (r) | NA | NA | NA |

## Description

Loads the FS or GS segment base address with the general-purpose register indicated by the modR/M:r/m field.
The source operand may be either a 32-bit or a 64-bit general-purpose register. The REX.W prefix indicates the operand size is 64 bits. If no REX. W prefix is used, the operand size is 32 bits; the upper 32 bits of the source register are ignored and upper 32 bits of the base address (for FS or GS) are cleared.
This instruction is supported only in 64-bit mode.

## Operation

FS/GS segment base address $\leftarrow$ SRC;

Flags Affected
None

C/C++ Compiler Intrinsic Equivalent
WRFSBASE: void _writefsbase_u32( unsigned int );
WRFSBASE: _writefsbase_u64( unsigned __int64 );
WRGSBASE: void _writegsbase_u32 ( unsigned int );
WRGSBASE: _writegsbase_u64( unsigned __int64 );

## Protected Mode Exceptions

\#UD The WRFSBASE and WRGSBASE instructions are not recognized in protected mode.

## Real-Address Mode Exceptions

\#UD The WRFSBASE and WRGSBASE instructions are not recognized in real-address mode.
Virtual-8086 Mode Exceptions
\#UD The WRFSBASE and WRGSBASE instructions are not recognized in virtual-8086 mode.
Compatibility Mode Exceptions
\#UD The WRFSBASE and WRGSBASE instructions are not recognized in compatibility mode.

```
64-Bit Mode Exceptions
#UD If the LOCK prefix is used.
    If CR4.FSGSBASE[bit 16] = 0.
    If CPUID.07H.OH:EBX.FSGSBASE[bit 0] = 0
#GP(0) If the source register contains a non-canonical address.
```

WRMSR—Write to Model Specific Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> OF 30 |
| :--- | :--- | :--- | :--- | :--- |
|  | WRMSR | NP | Valid | Valid | | Write the value in EDX:EAX to MSR specified |
| :--- |
| by ECX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are copied to low-order 32 bits of the MSR. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an MSR should be set to values previously read.
This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception $\# \mathrm{GP}(0)$ is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to bits in a reserved MSR.
When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries (see "Translation Lookaside Buffers (TLBs)" in Chapter 3 of the Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A).
MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. Chapter 35, "Model-Specific Registers (MSRs)", in the Intel $\circledR^{\circledR} 64$ and IA- 32 Architectures Software Developer’s Manual, Volume 3C, lists all MSRs that can be written with this instruction and their addresses. Note that each processor family has its own set of MSRs.
The WRMSR instruction is a serializing instruction (see "Serializing Instructions" in Chapter 8 of the Intel $\circledR^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A). Note that WRMSR to the IA32_TSC_DEADLINE MSR (MSR index 6EOH) and the X2APIC MSRs (MSR indices 802 H to 83FH) are not serializing.
The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] = 1) before using this instruction.

## IA-32 Architecture Compatibility

The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception \#UD.

## Operation

$\operatorname{MSR}[E C X] \leftarrow E D X: E A X ;$

## Flags Affected

None.

## Protected Mode Exceptions

| \#GP(0) | If the current privilege level is not 0. <br>  <br> If the value in ECX specifies a reserved or unimplemented MSR address. <br> If the value in EDX:EAX sets bits that are reserved in the MSR specified by ECX. <br> If the source register contains a non-canonical address and ECX specifies one of the following |
| :--- | :--- |
| MSRs: IA32_DS_AREA, IA32_FS_BASE, IA32_GS_BASE, IA32_KERNEL_GS_BASE, |  |
| \#UD | IA32_LSTAR, IA32_SYSENTER_EIP, IA32_SYSENTER_ESP. |
| If the LOCK prefix is used. |  |

Virtual-8086 Mode Exceptions
\#GP(0) The WRMSR instruction is not recognized in virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

## XACQUIRE/XRELEASE - Hardware Lock Elision Prefix Hints

| Opcode/Instruction | 64/32bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- |
| F2 | V/V | HLE" | A hint used with an "XACQUIRE-enabled" instruction to start lock <br> elision on the instruction memory operand address. |
| XACQUIRE | V/V | HLE | A hint used with an "XRELEASE-enabled" instruction to end lock <br> elision on the instruction memory operand address. |
| F3 |  |  |  |
| XRELEASE |  |  |  |

NOTES:

1. Software is not required to check the HLE feature flag to use XACQUIRE or XRELEASE, as they are treated as regular prefix if HLE feature flag reports 0 .

## Description

The XACQUIRE prefix is a hint to start lock elision on the memory address specified by the instruction and the XRELEASE prefix is a hint to end lock elision on the memory address specified by the instruction.
The XACQUIRE prefix hint can only be used with the following instructions (these instructions are also referred to as XACQUIRE-enabled when used with the XACQUIRE prefix):

- Instructions with an explicit LOCK prefix ( FOH ) prepended to forms of the instruction where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG.
- The XCHG instruction either with or without the presence of the LOCK prefix.

The XRELEASE prefix hint can only be used with the following instructions (also referred to as XRELEASE-enabled when used with the XRELEASE prefix):

- Instructions with an explicit LOCK prefix (FOH) prepended to forms of the instruction where the destination operand is a memory operand: ADD, ADC, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, DEC, INC, NEG, NOT, OR, SBB, SUB, XOR, XADD, and XCHG.
- The XCHG instruction either with or without the presence of the LOCK prefix.
- The "MOV mem, reg" (Opcode $88 \mathrm{H} / 89 \mathrm{H}$ ) and "MOV mem, imm" (Opcode $\mathrm{C} 6 \mathrm{H} / \mathrm{C} 7 \mathrm{H}$ ) instructions. In these cases, the XRELEASE is recognized without the presence of the LOCK prefix.
The lock variables must satisfy the guidelines described in Intel $\circledR^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1, Section 15.3.3, for elision to be successful, otherwise an HLE abort may be signaled.
If an encoded byte sequence that meets XACQUIRE/XRELEASE requirements includes both prefixes, then the HLE semantic is determined by the prefix byte that is placed closest to the instruction opcode. For example, an F3F2C6 will not be treated as a XRELEASE-enabled instruction since the F2H (XACQUIRE) is closest to the instruction opcode C6. Similarly, an F2F3F0 prefixed instruction will be treated as a XRELEASE-enabled instruction since F3H (XRELEASE) is closest to the instruction opcode.


## I ntel 64 and I A-32 Compatibility

The effect of the XACQUIRE/XRELEASE prefix hint is the same in non-64-bit modes and in 64-bit mode.
For instructions that do not support the XACQUIRE hint, the presence of the F2H prefix behaves the same way as prior hardware, according to

- REPNE/REPNZ semantics for string instructions,
- Serve as SIMD prefix for legacy SIMD instructions operating on XMM register
- Cause \#UD if prepending the VEX prefix.
- Undefined for non-string instructions or other situations.

For instructions that do not support the XRELEASE hint, the presence of the F3H prefix behaves the same way as in prior hardware, according to

- REP/REPE/REPZ semantics for string instructions,
- Serve as SIMD prefix for legacy SIMD instructions operating on XMM register
- Cause \#UD if prepending the VEX prefix.
- Undefined for non-string instructions or other situations.

```
Operation
XACQUIRE
IF XACQUIRE-enabled instruction
    THEN
        IF (HLE_NEST_COUNT < MAX_HLE_NEST_COUNT) THEN
            HLE_NEST_COUNT++
            IF (HLE_NEST_COUNT = 1) THEN
                    HLE_ACTIVE }\leftarrow
                    IF 64-bit mode
                        THEN
                            restartRIP \leftarrow instruction pointer of the XACQUIRE-enabled instruction
                ELSE
                            restartEIP \leftarrow instruction pointer of the XACQUIRE-enabled instruction
            FI;
                    Enter HLE Execution (* record register state, start tracking memory state *)
                Fl; (* HLE_NEST_COUNT = 1*)
            IF ElisionBufferAvailable
                    THEN
                    Allocate elision buffer
                    Record address and data for forwarding and commit checking
                    Perform elision
                    ELSE
                    Perform lock acquire operation transactionally but without elision
            Fl;
        ELSE (* HLE_NEST_COUNT = MAX_HLE_NEST_COUNT *)
                    GOTO HLE_ABORT_PROCESSING
        FI;
    ELSE
        Treat instruction as non-XACQUIRE F2H prefixed legacy instruction
Fl;
```


## XRELEASE

IF XRELEASE-enabled instruction
THEN
If (HLE_NEST_COUNT > 0)
THEN
HLE_NEST_COUNT--
IF lock address matches in elision buffer THEN
IF lock satisfies address and value requirements THEN
Deallocate elision buffer
ELSE
GOTO HLE_ABORT_PROCESSING
Fl ;
FI;
IF (HLE_NEST_COUNT = 0)
THEN
IF NoAllocatedElisionBuffer THEN

```
                        Try to commit transactional execution
                        IF fail to commit transactional execution
                        THEN
                    GOTO HLE_ABORT_PROCESSING;
                        ELSE (* commit success *)
                            HLE_ACTIVE }\leftarrow
                        FI;
                            ELSE
                                    GOTO HLE_ABORT_PROCESSING
                Fl;
            Fl;
        Fl; (* HLE_NEST_COUNT > 0 *)
    ELSE
        Treat instruction as non-XRELEASE F3H prefixed legacy instruction
FI;
(* For any HLE abort condition encountered during HLE execution *)
HLE_ABORT_PROCESSING:
    HLE_ACTIVE }\leftarrow
    HLE_NEST_COUNT }\leftarrow
    Restore architectural register state
    Discard memory updates performed in transaction
    Free any allocated lock elision buffers
    IF 64-bit mode
            THEN
                RIP }\leftarrow restartRI
            ELSE
                EIP \leftarrowrestartEIP
    Fl;
    Execute and retire instruction at RIP (or EIP) and ignore any HLE hint
END
SIMD Floating-Point Exceptions
None
Other Exceptions
#GP(0) If the use of prefix causes instruction length to exceed 15 bytes.
```

XABORT - Transactional Abort

| Opcode/Instruction | Op/ <br> En | 64/32bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| C6 F8 ib | A | V/V | RTM | Causes an RTM abort if in RTM execution |
| XABORT imm8 |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | imm8 | NA | NA | NA |

Description
XABORT forces an RTM abort. Following an RTM abort, the logical processor resumes execution at the fallback address computed through the outermost XBEGIN instruction. The EAX register is updated to reflect an XABORT instruction caused the abort, and the imm8 argument will be provided in bits 31:24 of EAX.

```
Operation
XABORT
IF RTM_ACTIVE = 0
    THEN
        Treat as NOP;
    ELSE
        GOTO RTM_ABORT_PROCESSING;
Fl;
(* For any RTM abort condition encountered during RTM execution *)
RTM_ABORT_PROCESSING:
    Restore architectural register state;
    Discard memory updates performed in transaction;
    Update EAX with status and XABORT argument;
    RTM_NEST_COUNT }\leftarrow0\mathrm{ ;
    RTM_ACTIVE }\leftarrow0
    IF 64-bit Mode
        THEN
            RIP \leftarrow fallbackRIP;
            ELSE
                    EIP \leftarrow fallbackEIP;
    FI;
END
Flags Affected
None
Intel C/C++ Compiler Intrinsic Equivalent
XABORT: void _xabort( unsigned int);
SIMD Floating-Point Exceptions
None
```

Other Exceptions
\#UD
CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] $=0$. If LOCK prefix is used.

## XADD-Exchange and Add

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OF CO /r | XADD $\mathrm{r} / \mathrm{m8}$, r8 | MR | Valid | Valid | Exchange r 8 and $\mathrm{r} / \mathrm{m8}$; load sum into $\mathrm{r} / \mathrm{m} 8$. |
| REX + OF CO /r | XADD r/m8*, r8* | MR | Valid | N.E. | Exchange r8 and r/m8; load sum into r/m8. |
| OF C1/r | XADD r/m16, r16 | MR | Valid | Valid | Exchange r 16 and $\mathrm{r} / \mathrm{m} 16$; load sum into $\mathrm{r} / \mathrm{m} 16$. |
| OF C1 /r | XADD r/m32, r32 | MR | Valid | Valid | Exchange r32 and r/m32; load sum into r/m32. |
| REX.W + OF C1 /r | XADD r/m64, r64 | MR | Valid | N.E. | Exchange r64 and r/m64; load sum into r/m64. |

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| MR | ModRM:r/m $(r, w)$ | ModRM:reg $(W)$ | NA | NA |

## Description

Exchanges the first operand (destination operand) with the second operand (source operand), then loads the sum of the two values into the destination operand. The destination operand can be a register or a memory location; the source operand is a register.

In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

## IA-32 Architecture Compatibility

IA-32 processors earlier than the Intel486 processor do not recognize this instruction. If this instruction is used, you should provide an equivalent code sequence that runs on earlier processors.

## Operation

TEMP $\leftarrow$ SRC + DEST;
SRC $\leftarrow$ DEST;
DEST $\leftarrow$ TEMP;

## Flags Affected

The CF, PF, AF, SF, ZF, and OF flags are set according to the result of the addition, which is stored in the destination operand.

## Protected Mode Exceptions

| \#GP(0) | If the destination is located in a non-writable segment. |
| :--- | :--- |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment selector. |  |$\quad$| If a memory operand effective address is outside the SS segment limit. |
| :--- |
| \#SS(0) | | If a page fault occurs. |
| :--- |
| \#PF(fault-code) |
| \#AC(0) | | If alignment checking is enabled and an unaligned memory reference is made while the |
| :--- |
| current privilege level is 3. |


| Real-Address Mode Exceptions |  |
| :---: | :---: |
| \#GP | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS | If a memory operand effective address is outside the SS segment limit. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Virtual-8086 Mode Exceptions |  |
| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |
| Compatibility Mode Exceptions |  |
| Same exceptions as in protected mode. |  |
| 64-Bit Mode Exceptions |  |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \# AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3 . |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

XBEGIN - Transactional Begin

| Opcode/Instruction | Op/ <br> En | 64/32bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| C7 F8 | A | V/V | RTM | Specifies the start of an RTM region. Provides a 16-bit relative <br> offset to compute the address of the fallback instruction address at <br> which execution resumes following an RTM abort. |
| XBEGIN rel16 | A | V/V | RTM | Specifies the start of an RTM region. Provides a 32-bit relative <br> offset to compute the address of the fallback instruction address at <br> which execution resumes following an RTM abort. |
| C7 F8 |  |  | WIN rel32 |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | Offset | NA | NA | NA |

## Description

The XBEGIN instruction specifies the start of an RTM code region. If the logical processor was not already in transactional execution, then the XBEGIN instruction causes the logical processor to transition into transactional execution. The XBEGIN instruction that transitions the logical processor into transactional execution is referred to as the outermost XBEGIN instruction. The instruction also specifies a relative offset to compute the address of the fallback code path following a transactional abort.
On an RTM abort, the logical processor discards all architectural register and memory updates performed during the RTM execution and restores architectural state to that corresponding to the outermost XBEGIN instruction. The fallback address following an abort is computed from the outermost XBEGIN instruction.

```
Operation
XBEGIN
IF RTM_NEST_COUNT < MAX_RTM_NEST_COUNT
    THEN
        RTM_NEST_COUNT++
        IF RTM_NEST_COUNT = 1 THEN
        IF 64-bit Mode
            THEN
                fallbackRIP \leftarrow RIP + SignExtend64(IMM)
                                    (* RIP is instruction following XBEGIN instruction *)
                ELSE
                        fallbackEIP \leftarrow EIP + SignExtend32(IMM)
                            (* EIP is instruction following XBEGIN instruction *)
        Fl;
        IF (64-bit mode)
            THEN IF (fallbackRIP is not canonical)
                THEN #GP(0)
            Fl;
            ELSE IF (fallbackEIP outside code segment limit)
                    THEN #GP(0)
            Fl;
        Fl;
            RTM_ACTIVE }\leftarrow
            Enter RTM Execution (* record register state, start tracking memory state*)
```

```
        Fl; (* RTM_NEST_COUNT = 1 *)
    ELSE (* RTM_NEST_COUNT = MAX_RTM_NEST_COUNT *)
        GOTO RTM_ABORT_PROCESSING
Fl;
(* For any RTM abort condition encountered during RTM execution *)
RTM_ABORT_PROCESSING:
    Restore architectural register state
    Discard memory updates performed in transaction
    Update EAX with status
    RTM_NEST_COUNT \leftarrow0
    RTM_ACTIVE }\leftarrow
    IF 64-bit mode
        THEN
            RIP \leftarrow fallbackRIP
            ELSE
                EIP \leftarrow fallbackEIP
    FI;
END
Flags Affected
None
Intel C/C++ Compiler Intrinsic Equivalent
XBEGIN: unsigned int_xbegin( void );
SIMD Floating-Point Exceptions
None
Protected Mode Exceptions
\begin{tabular}{ll} 
\#UD & CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11]=0. \\
& If LOCK prefix is used. \\
\#GP(0) & If the fallback address is outside the CS segment.
\end{tabular}
Real-Address Mode Exceptions
#GP(0) If the fallback address is outside the address space 0000H and FFFFH.
#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11]=0.
    If LOCK prefix is used.
Virtual-8086 Mode Exceptions
#GP(0) If the fallback address is outside the address space 0000H and FFFFH.
#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11]=0.
    If LOCK prefix is used.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-bit Mode Exceptions
\#UD CPUID. \((E A X=7, E C X=0): E B X\). RTM[bit 11] \(=0\).
If LOCK prefix is used.
```

\#GP(0) If the fallback address is non-canonical.

## XCHG—Exchange Register/Memory with Register

| Opcode | Instruction | $\begin{aligned} & \mathrm{Op} / \\ & \mathrm{En} \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 90+rw | XCHG AX, 10 | 0 | Valid | Valid | Exchange r16 with AX. |
| 90+rw | XCHG r16, AX | 0 | Valid | Valid | Exchange $A X$ with r16. |
| 90+rd | XCHG EAX, r32 | 0 | Valid | Valid | Exchange r32 with EAX. |
| REX.W + 90+rd | XCHG RAX, r64 | 0 | Valid | N.E. | Exchange r64 with RAX. |
| 90+rd | XCHG r32, EAX | 0 | Valid | Valid | Exchange EAX with r32. |
| REX.W + 90+rd | XCHG r64, RAX | 0 | Valid | N.E. | Exchange RAX with r64. |
| $86 / r$ | XCHG r/m8, $\mathrm{r}^{\text {8 }}$ | MR | Valid | Valid | Exchange r8 (byte register) with byte from r/m8. |
| REX + $86 /$ r | XCHG r/m8*, $\mathrm{r}^{*}$ | MR | Valid | N.E. | Exchange r8 (byte register) with byte from r/m8. |
| $86 / r$ | XCHG r8, r/m8 | RM | Valid | Valid | Exchange byte from r/m8 with r8 (byte register). |
| REX + $86 /$ / | XCHG r8*, r/m8* | RM | Valid | N.E. | Exchange byte from r/m8 with r8 (byte register). |
| 87 /r | XCHG r/m16, r16 | MR | Valid | Valid | Exchange r16 with word from r/m16. |
| 87 /r | XCHG r16, r/m16 | RM | Valid | Valid | Exchange word from r/m16 with r16. |
| 87 /r | XCHG r/m32, r32 | MR | Valid | Valid | Exchange r32 with doubleword from r/m32. |
| REX.W + $87 / r$ | XCHG r/m64, r64 | MR | Valid | N.E. | Exchange r64 with quadword from r/m64. |
| 87 /r | XCHG r32, r/m32 | RM | Valid | Valid | Exchange doubleword from r/m32 with r32. |
| REX.W + 87 /r | XCHG r64, r/m64 | RM | Valid | N.E. | Exchange quadword from r/m64 with r64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | AX/EAX/RAX $(r, w)$ | opcode $+r d(r, w)$ | NA | NA |
| 0 | opcode $+r d(r, w)$ | AX/EAX/RAX $(r, w)$ | NA | NA |
| MR | ModRM:r/m $(r, w)$ | ModRM:reg $(r)$ | NA | NA |
| RM | ModRM:reg $(w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Exchanges the contents of the destination (first) and source (second) operands. The operands can be two generalpurpose registers or a register and a memory location. If a memory operand is referenced, the processor's locking protocol is automatically implemented for the duration of the exchange operation, regardless of the presence or absence of the LOCK prefix or of the value of the IOPL. (See the LOCK prefix description in this chapter for more information on the locking protocol.)
This instruction is useful for implementing semaphores or similar data structures for process synchronization. (See "Bus Locking" in Chapter 8 of the Intel $® 64$ and IA-32 Architectures Software Developer's Manual, Volume 3A, for more information on bus locking.)

The XCHG instruction can also be used instead of the BSWAP instruction for 16-bit operands.
In 64-bit mode, the instruction's default operation size is 32 bits. Using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

TEMP $\leftarrow$ DEST;
DEST $\leftarrow$ SRC;
$\mathrm{SRC} \leftarrow \mathrm{TEMP}$;

Flags Affected
None.

Protected Mode Exceptions
\#GP(0) If either operand is in a non-writable segment.
If a memory operand effective address is outside the $\mathrm{CS}, \mathrm{DS}, \mathrm{ES}, \mathrm{FS}$, or GS segment limit.
If the DS, ES, FS, or GS register contains a NULL segment selector.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\# $\mathrm{AC}(0) \quad$ If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.
Virtual-8086 Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#AC(0) If alignment checking is enabled and an unaligned memory reference is made.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

XEND - Transactional End

| Opcode/Instruction | Op/ <br> En | 64/32bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF 01 D5 | A | V/V | RTM | Specifies the end of an RTM code region. |
| XEND |  |  |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

The instruction marks the end of an RTM code region. If this corresponds to the outermost scope (that is, including this XEND instruction, the number of XBEGIN instructions is the same as number of XEND instructions), the logical processor will attempt to commit the logical processor state atomically. If the commit fails, the logical processor will rollback all architectural register and memory updates performed during the RTM execution. The logical processor will resume execution at the fallback address computed from the outermost XBEGIN instruction. The EAX register is updated to reflect RTM abort information.

XEND executed outside a transactional region will cause a \#GP (General Protection Fault).

```
Operation
XEND
IF (RTM_ACTIVE = 0) THEN
    SIGNAL #GP
ELSE
    RTM_NEST_COUNT--
    IF (RTM_NEST_COUNT = 0) THEN
            Try to commit transaction
            IF fail to commit transactional execution
                THEN
                    GOTO RTM_ABORT_PROCESSING;
                ELSE (* commit success *)
                RTM_ACTIVE }\leftarrow
            FI;
        FI;
Fl;
(* For any RTM abort condition encountered during RTM execution *)
RTM_ABORT_PROCESSING:
    Restore architectural register state
    Discard memory updates performed in transaction
    Update EAX with status
    RTM_NEST_COUNT \leftarrow0
    RTM_ACTIVE }\leftarrow
    IF 64-bit Mode
            THEN
            RIP \leftarrow fallbackRIP
            ELSE
                    EIP \leftarrowfallbackEIP
    Fl;
END
```

Flags Affected
None
Intel C/C++ Compiler Intrinsic Equivalent
XEND: void_xend(void);
SIMD Floating-Point Exceptions
None

Other Exceptions
\#UD CPUID.(EAX=7, ECX=0):EBX.RTM[bit 11] = 0 . If LOCK or 66 H or F 2 H or $\mathrm{F3H}$ prefix is used.
\#GP(0) If RTM_ACTIVE $=0$.

## XGETBV—Get Value of Extended Control Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF 01 D0 |  | NP | Valid | Valid | Reads an XCR specified by ECX into EDX:EAX. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Reads the contents of the extended control register (XCR) specified in the ECX register into registers EDX: EAX. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The EDX register is loaded with the high-order 32 bits of the XCR and the EAX register is loaded with the low-order 32 bits. (On processors that support the Intel 64 architecture, the high-order 32 bits of each of RAX and RDX are cleared.) If fewer than 64 bits are implemented in the XCR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.

XCRO is supported on any processor that supports the XGETBV instruction. If
CPUID. $(E A X=0 D H, E C X=1$ ): EAX.XG1[bit 2] $=1$, executing XGETBV with ECX $=1$ returns in EDX: EAX the logicalAND of XCRO and the current value of the XINUSE state-component bitmap. This allows software to discover the state of the init optimization used by XSAVEOPT and XSAVES. See Chapter 13, "Managing State Using the XSAVE Feature Set," in Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer’s Manual, Volume 1.
Use of any other value for ECX results in a general-protection (\#GP) exception.

## Operation

```
EDX:EAX \leftarrow XCR[ECX];
```


## Flags Affected

None.

Intel C/C++ Compiler Intrinsic Equivalent
XGETBV: unsigned __int64 _xgetbv( unsigned int);

Protected Mode Exceptions

| \#GP(0) | If an invalid XCR is specified in ECX (includes ECX $=1$ if |
| :--- | :--- |
| CPUID.(EAX=0DH,ECX=1):EAX.XG1[bit 2] = 0). |  |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26$]=0$. |
|  | If CR4.OSXSAVE[bit 18$]=0$. |
|  | If the LOCK prefix is used. |
|  | If $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F2H prefix is used. |

Real-Address Mode Exceptions

| \#GP(0) | If an invalid XCR is specified in ECX (includes ECX $=1$ if |
| :--- | :--- |
| CPUID.(EAX $=0 D H, E C X=1): E A X . X G 1[$ bit 2$]=0)$. |  |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26$]=0$. |
|  | If CR4.OSXSAVE[bit 18$]=0$. |
|  | If the LOCK prefix is used. |
|  | If $66 H, F 3 H$ or F2H prefix is used. |

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

Same exceptions as in protected mode.

XLAT/XLATB-Table Look-up Translation
\(\left.$$
\begin{array}{|llllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { Op/ } \\
\text { En }\end{array} & \begin{array}{l}\text { 64-Bit } \\
\text { Mode }\end{array}
$$ \& \begin{array}{l}Compat/ <br>
Leg Mode <br>

D7\end{array} \& Description\end{array}\right]\)|  |  |  |  |
| :--- | :--- | :--- | :--- |
| D7 | NLAT m8 | Valid | Valid | | Set AL to memory byte DS:[(E)BX + unsigned |
| :--- |
| D7 |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Locates a byte entry in a table in memory, using the contents of the AL register as a table index, then copies the contents of the table entry back into the AL register. The index in the AL register is treated as an unsigned integer. The XLAT and XLATB instructions get the base address of the table in memory from either the DS: EBX or the DS:BX registers (depending on the address-size attribute of the instruction, 32 or 16 , respectively). (The DS segment may be overridden with a segment override prefix.)
At the assembly-code level, two forms of this instruction are allowed: the "explicit-operand" form and the "nooperand" form. The explicit-operand form (specified with the XLAT mnemonic) allows the base address of the table to be specified explicitly with a symbol. This explicit-operands form is provided to allow documentation; however, note that the documentation provided by this form can be misleading. That is, the symbol does not have to specify the correct base address. The base address is always specified by the DS:(E)BX registers, which must be loaded correctly before the XLAT instruction is executed.

The no-operands form (XLATB) provides a "short form" of the XLAT instructions. Here also the processor assumes that the DS: (E)BX registers contain the base address of the table.

In 64-bit mode, operation is similar to that in legacy or compatibility mode. AL is used to specify the table index (the operand size is fixed at 8 bits). RBX, however, is used to specify the table's base address. See the summary chart at the beginning of this section for encoding data and limits.

```
Operation
IF AddressSize = 16
    THEN
            AL}\leftarrow(DS:BX + ZeroExtend(AL))
    ELSE IF (AddressSize = 32)
            AL \leftarrow (DS:EBX + ZeroExtend(AL)); Fl;
    ELSE (AddressSize = 64)
            AL}\leftarrow(RBX + ZeroExtend(AL))
Fl;
```


## Flags Affected

None.

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :--- | :--- |
|  | If the DS, ES, FS, or GS register contains a NULL segment selector. |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |

\#UD If the LOCK prefix is used.

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used.

Virtual-8086 Mode Exceptions
\#GP(0)
\#SS(0)
\#PF(fault-code) If a page fault occurs.
\#UD If the LOCK prefix is used.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#UD | If the LOCK prefix is used. |

## XOR-Logical Exclusive OR

| Opcode | Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64-Bit Mode | Compat/ Leg Mode | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 34 ib | XOR AL, imm8 | 1 | Valid | Valid | AL XOR imm8. |
| 35 iw | XOR AX, imm16 | 1 | Valid | Valid | AX XOR imm16. |
| 35 id | XOR EAX, imm32 | 1 | Valid | Valid | EAX XOR imm32. |
| REX.W + 35 id | XOR RAX, imm32 | 1 | Valid | N.E. | RAX XOR imm32 (sign-extended). |
| 80 /6 ib | XOR $\mathrm{r} / \mathrm{m8}$, imm8 | MI | Valid | Valid | r/m8 XOR imm8. |
| REX + $80 / 6 \mathrm{ib}$ | XOR r/m8*, imm8 | MI | Valid | N.E. | r/m8 XOR imm8. |
| $81 / 6 \mathrm{iw}$ | XOR r/m16, imm16 | MI | Valid | Valid | r/m16 XOR imm16. |
| $81 / 6$ id | XOR r/m32, imm32 | MI | Valid | Valid | r/m32 XOR imm32. |
| REX.W + $81 / 6$ id | XOR r/m64, imm32 | MI | Valid | N.E. | r/m64 XOR imm32 (sign-extended). |
| $83 / 6 \mathrm{ib}$ | XOR r/m16, imm8 | MI | Valid | Valid | r/m16 XOR imm8 (sign-extended). |
| $83 / 6 \mathrm{ib}$ | XOR r/m32, imm8 | MI | Valid | Valid | r/m32 XOR imm8 (sign-extended). |
| REX.W + $83 / 6 \mathrm{ib}$ | XOR r/m64, imm8 | MI | Valid | N.E. | r/m64 XOR imm8 (sign-extended). |
| $30 / r$ | XOR r/m8, r8 | MR | Valid | Valid | r/m8 XOR r . |
| REX + $30 / r$ | XOR r/m8*, $\mathrm{r}^{*}$ | MR | Valid | N.E. | r/m8 XOR r . |
| $31 / r$ | XOR r/m16, r16 | MR | Valid | Valid | r/m16 XOR r16. |
| $31 / r$ | XOR r/m32, r32 | MR | Valid | Valid | r/m32 XOR r32. |
| REX.W + $31 / r$ | XOR r/m64, r64 | MR | Valid | N.E. | r/m64 XOR r64. |
| $32 / r$ | XOR r8, r/m8 | RM | Valid | Valid | r8 XOR r/m8. |
| REX + $32 / r$ | XOR r8*, r/m8* | RM | Valid | N.E. | r8 XOR r/m8. |
| $33 / r$ | XOR r16, r/m16 | RM | Valid | Valid | r16 XOR r/m16. |
| $33 / r$ | XOR r32, r/m32 | RM | Valid | Valid | r32 XOR r/m32. |
| REX.W + $33 / r$ | XOR r64, r/m64 | RM | Valid | N.E. | r64 XOR r/m64. |

NOTES:

* In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: $\mathrm{AH}, \mathrm{BH}, \mathrm{CH}, \mathrm{DH}$.

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| I | AL/AX/EAX/RAX | imm8/16/32 | NA | NA |
| MI | ModRM:r/m $(r, w)$ | imm8/16/32 | NA | NA |
| MR | ModRM:r/m $(r, w)$ | ModRM:reg (r) | NA | NA |
| RM | ModRM:reg $(r, w)$ | ModRM:r/m $(r)$ | NA | NA |

## Description

Performs a bitwise exclusive OR (XOR) operation on the destination (first) and source (second) operands and stores the result in the destination operand location. The source operand can be an immediate, a register, or a memory location; the destination operand can be a register or a memory location. (However, two memory operands cannot be used in one instruction.) Each bit of the result is 1 if the corresponding bits of the operands are different; each bit is 0 if the corresponding bits are the same.

This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically.

In 64-bit mode, using a REX prefix in the form of REX.R permits access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bits. See the summary chart at the beginning of this section for encoding data and limits.

## Operation

DEST $\leftarrow$ DEST XOR SRC;

## Flags Affected

The OF and CF flags are cleared; the SF, ZF, and PF flags are set according to the result. The state of the AF flag is undefined.

## Protected Mode Exceptions

| \#GP(0) | If the destination operand points to a non-writable segment. |
| :--- | :--- |
|  | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| If the DS, ES, FS, or GS register contains a NULL segment selector. |  |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. <br> \#PF(fault-code) <br> \#AC(0) |
| If a page fault occurs. <br> If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |  |
| If the LOCK prefix is used but the destination is not a memory operand. |  |

## Real-Address Mode Exceptions

\#GP If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
\#SS If a memory operand effective address is outside the SS segment limit.
\#UD If the LOCK prefix is used but the destination is not a memory operand.

## Virtual-8086 Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. |
| :--- | :--- |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :--- | :--- |
| \#GP(0) | If the memory address is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#AC(0) | If alignment checking is enabled and an unaligned memory reference is made while the <br> current privilege level is 3. |
| \#UD | If the LOCK prefix is used but the destination is not a memory operand. |

## XORPD—Bitwise Logical XOR for Double-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \mathrm{Op/} \\ & \mathrm{En} \end{aligned}$ | 64/32 bit Mode Support | CPUID Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| 66 0F 57 /г XORPD xmm1, xmm2/m128 | RM | V/V | SSE2 | Bitwise exclusive-OR of $x m m 2 / m 128$ and xmm1. |
| VEX.NDS.128.66.0F.WIG 57 /г VXORPD xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the bitwise logical XOR of packed double-precision floating-point values in xmm2 and $x \mathrm{~mm} 3 / m e m$. |
| VEX.NDS.256.66.0F.WIG 57 /г VXORPD ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the bitwise logical XOR of packed double-precision floating-point values in ymm2 and $y \mathrm{~mm} 3 / m e m$. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg (r, w) | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv (r) | ModRM: $/ \mathrm{m}$ ( ( r ) | NA |

## Description

Performs a bitwise logical exclusive-OR of the two packed double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

```
XORPD (128-bit Legacy SSE version)
DEST[63:0] < DEST[63:0] BITWISE XOR SRC[63:0]
DEST[127:64] & DEST[127:64] BITWISE XOR SRC[127:64]
DEST[VLMAX-1:128] (Unmodified)
```

VXORPD (VEX. 128 encoded version)
DEST[63:0] $\leftarrow$ SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[VLMAX-1:128] $\leftarrow 0$
VXORPD (VEX. 256 encoded version)
DEST[63:0] $\leqslant$ SRC1[63:0] BITWISE XOR SRC2[63:0]
DEST[127:64] $\leftarrow$ SRC1[127:64] BITWISE XOR SRC2[127:64]
DEST[191:128] \& SRC1[191:128] BITWISE XOR SRC2[191:128]
DEST[255:192] $\leqslant$ SRC1[255:192] BITWISE XOR SRC2[255:192]

Intel C/C++ Compiler Intrinsic Equivalent
XORPD: __m128d _mm_xor_pd(__m128d a, __m128d b)
VXORPD: __m256d _mm256_xor_pd (__m256d a, __m256d b);
SIMD Floating-Point Exceptions
None.

Other Exceptions
See Exceptions Type 4.

## XORPS—Bitwise Logical XOR for Single-Precision Floating-Point Values

| Opcode/ Instruction | $\begin{aligned} & \text { Op/ } \\ & \text { En } \end{aligned}$ | 64/32 bit Mode Support | Feature Flag | Description |
| :---: | :---: | :---: | :---: | :---: |
| OF 57 /r | RM | V/V | SSE | Bitwise exclusive-OR of $x \mathrm{~mm} 2 / \mathrm{m} 128$ and $x \mathrm{~mm} 1$. |
| XORPS xmm1, xmm2/m128 |  |  |  |  |
| VEX.NDS.128.0F.WIG 57 /г VXORPS xmm1,xmm2, xmm3/m128 | RVM | V/V | AVX | Return the bitwise logical XOR of packed singleprecision floating-point values in $x m m 2$ and xmm3/mem. |
| VEX.NDS.256.0F.WIG 57 /г VXORPS ymm1, ymm2, ymm3/m256 | RVM | V/V | AVX | Return the bitwise logical XOR of packed singleprecision floating-point values in ymm2 and ymm3/mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| RM | ModRM:reg ( $r, w)$ | ModRM:r/m (r) | NA | NA |
| RVM | ModRM:reg (w) | VEX.vvvv $(r)$ | ModRM:r/m (r) | NA |

## Description

Performs a bitwise logical exclusive-OR of the four packed single-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the result in the destination operand. The source operand can be an XMM register or a 128-bit memory location. The destination operand is an XMM register.
In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).
128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.
VEX. 128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.
VEX. 256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.

## Operation

## XORPS (128-bit Legacy SSE version)

DEST[31:0] $\leqslant$ SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[VLMAX-1:128] (Unmodified)
VXORPS (VEX. 128 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] $\leftarrow$ SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[VLMAX-1:128] $\leftarrow 0$

VXORPS (VEX. 256 encoded version)
DEST[31:0] $\leftarrow$ SRC1[31:0] BITWISE XOR SRC2[31:0]
DEST[63:32] $\leftarrow$ SRC1[63:32] BITWISE XOR SRC2[63:32]
DEST[95:64] < SRC1[95:64] BITWISE XOR SRC2[95:64]
DEST[127:96] $\leftarrow$ SRC1[127:96] BITWISE XOR SRC2[127:96]
DEST[159:128] $\leftarrow$ SRC1[159:128] BITWISE XOR SRC2[159:128]
DEST[191:160] $\leftarrow$ SRC1[191:160] BITWISE XOR SRC2[191:160]
DEST[223:192] ↔SRC1[223:192] BITWISE XOR SRC2[223:192]
DEST[255:224] $\leftarrow$ SRC1[255:224] BITWISE XOR SRC2[255:224].

Intel C/C++ Compiler Intrinsic Equivalent
XORPS: __m128 _mm_xor_ps(__m128 a, __m128 b)
VXORPS: __m256 _mm256_xor_ps (__m256 a, __m256 b);

## SIMD Floating-Point Exceptions

None.

Other Exceptions
See Exceptions Type 4.

## XRSTOR—Restore Processor Extended States

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF AE /5 | XRSTOR mem | M | Valid | Valid | Restore state components specified by <br> EDX:EAX from mem. |
| REX.W+ OF AE /5 | XRSTOR64 mem | M | Valid | N.E. | Restore state components specified by <br> EDX:EAX from mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m (r) | NA | NA | NA |

## Description

Performs a full or partial restore of processor state components from the XSAVE area located at the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components restored correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCRO.
The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel $®^{8} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.
Section 13.7, "Operation of XRSTOR," of InteI® 64 and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XRSTOR instruction. The following items provide a highlevel outline:

- Execution of XRSTOR may take one of two forms: standard and compacted. Bit 63 of the XCOMP_BV field in the XSAVE header determines which form is used: value 0 specifies the standard form, while value 1 specifies the compacted form.
- If RFBM[i] $=0$, XRSTOR does not update state component $i .{ }^{1}$
- If RFBM[i] = 1 and bit $i$ is clear in the XSTATE_BV field in the XSAVE header, XRSTOR initializes state component i.
- If RFBM[i] = 1 and XSTATE_BV[i] = 1, XRSTOR loads state component $i$ from the XSAVE area.
- The standard form of XRSTOR treats MXCSR (which is part of state component 1 - SSE) differently from the XMM registers. If either form attempts to load MXCSR with an illegal value, a general-protection exception (\#GP) occurs.
- XRSTOR loads the internal value XRSTOR_INFO, which may be used to optimize a subsequent execution of XSAVEOPT or XSAVES.
- Immediately following an execution of XRSTOR, the processor tracks as in-use (not in initial configuration) any state component i for which RFBM[i] = 1 and XSTATE_BV[i] = 1; it tracks as modified any state component i for which RFBM[i] = 0 .
Use of a source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) results in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.


## Operation

RFBM $\leftarrow \mathrm{XCRO}$ AND EDX:EAX; /* bitwise logical AND */
COMPMASK $\leftarrow$ XCOMP_BV field from XSAVE header;
RSTORMASK $\leftarrow$ XSTATE_BV field from XSAVE header;
IF in VMX non-root operation
THEN VMXNR $\leftarrow 1$;

1. There is an exception if RFBM[1] = 0 and RFBM[2] $=1$. In this case, the standard form of XRSTOR will load MXCSR from memory, even though MXCSR is part of state component 1 - SSE. The compacted form of XRSTOR does not make this exception.
```
    ELSE VMXNR \leftarrow 0;
Fl;
LAXA \leftarrow linear address of XSAVE area;
IF COMPMASK[63] = 0
    THEN
        /* Standard form of XRSTOR */
        If RFBM[0] = 1
            THEN
                    IF RSTORMASK[0] = 1
                            THEN load x87 state from legacy region of XSAVE area;
                            ELSE initialize x87 state;
                    FI;
        Fl;
        If RFBM[1] = 1
            THEN
                    IF RSTORMASK[1] = 1
                    THEN load XMM registers from legacy region of XSAVE area;
                    ELSE set all XMM registers to 0;
                    Fl;
        Fl;
        If RFBM[2] = 1
            THEN
                    IF RSTORMASK[2] = 1
                    THEN load AVX state from extended region (standard format) of XSAVE area;
                    ELSE initialize AVX state;
                    Fl;
        Fl;
        If RFBM[1] = 1 or RFBM[2] = 1
            THEN load MXCSR from legacy region of XSAVE area;
            Fl;
Fl;
    ELSE
        /* Compacted form of XRSTOR */
        IF CPUID.(EAX=ODH,ECX=1):EAX.XSAVEC[bit 1] = 0
            THEN /* compacted form not supported */
            #GP(0);
        Fl;
        If RFBM[0] = 1
            THEN
                IF RSTORMASK[0] = 1
                    THEN load x87 state from legacy region of XSAVE area;
                    ELSE initialize x87 state;
            Fl;
        Fl;
        If RFBM[1] = 1
            THEN
                IF RSTORMASK[1] = 1
                    THEN load SSE state from legacy region of XSAVE area;
                    ELSE initialize SSE state;
            FI;
        Fl;
        If RFBM[2] = 1
            THEN
```

```
IF RSTORMASK[2] = 1
            THEN load AVX state from extended region (compacted format) of XSAVE area;
            ELSE initialize AVX state;
            Fl;
        FI;
FI;
XRSTOR_INFO \leftarrow <CPL,VMXNR,LAXA,COMPMASK\;
Flags Affected
None.
Intel C/C++ Compiler Intrinsic Equivalent
XRSTOR: void_xrstor( void *, unsigned __int64);
XRSTOR: void _xrstor64( void *, unsigned __int64);
Protected Mode Exceptions
\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If bit 63 of the XCOMP_BV field of the XSAVE header is 1 and CPUID. (EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] \(=0\).
If the standard form is executed and a bit in XCRO is 0 and the corresponding bit in the XSTATE_BV field of the XSAVE header is 1.
If the standard form is executed and bytes \(23: 8\) of the XSAVE header are not all zero.
If the compacted form is executed and a bit in XCRO is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE header is 1.
If the compacted form is executed and a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the XSTATE_BV field is 1.
If the compacted form is executed and bytes 63:16 of the XSAVE header are not all zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] \(=0\).
If CR4.OSXSAVE[bit 18] \(=0\).
If any of the LOCK, \(66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}\) or F 2 H prefixes is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3 ), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, \(8-\), or 16 -byte misalignments).
```


## Real-Address Mode Exceptions

```
\#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.
If bit 63 of the XCOMP_BV field of the XSAVE header is 1 and CPUID. (EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] \(=0\).
```

If the standard form is executed and a bit in XCRO is 0 and the corresponding bit in the XSTATE_BV field of the XSAVE header is 1.

If the standard form is executed and bytes 23:8 of the XSAVE header are not all zero.
If the compacted form is executed and a bit in XCRO is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE header is 1.
If the compacted form is executed and a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the XSTATE_BV field is 1.
If the compacted form is executed and bytes 63:16 of the XSAVE header are not all zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] $=0$.
If CR4.OSXSAVE[bit 18] $=0$.
If any of the LOCK, 66H, F3H or F2H prefixes is used.

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#GP(0) If a memory address is in a non-canonical form.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If bit 63 of the XCOMP_BV field of the XSAVE header is 1 and
CPUID. (EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] $=0$.
If the standard form is executed and a bit in XCRO is 0 and the corresponding bit in the XSTATE_BV field of the XSAVE header is 1.
If the standard form is executed and bytes 23:8 of the XSAVE header are not all zero.
If the compacted form is executed and a bit in XCRO is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE header is 1.
If the compacted form is executed and a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the XSTATE_BV field is 1.
If the compacted form is executed and bytes 63:16 of the XSAVE header are not all zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#NM
If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] $=0$.
If CR4.OSXSAVE[bit 18] $=0$.
If any of the LOCK, 66H, F3H or F2H prefixes is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2 -byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

## XRSTORS—Restore Processor Extended States Supervisor

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF C7 /3 | XRSTORS mem | M | Valid | Valid | Restore state components specified by <br> EDX:EAX from mem. |
| REX.W+ OF C7 /3 | XRSTORS64 mem | M | Valid | N.E. | Restore state components specified by <br> EDX:EAX from mem. |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m (r) | NA | NA | NA |

## Description

Performs a full or partial restore of processor state components from the XSAVE area located at the memory address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components restored correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX: EAX and the logical-OR of XCRO with the IA32_XSS MSR. XRSTORS may be executed only if $\mathrm{CPL}=0$.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.
Section 13.11, "Operation of XRSTORS," of Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XRSTOR instruction. The following items provide a high-level outline:

- Execution of XRSTORS is similar to that of the compacted form of XRSTOR; XRSTORS cannot restore from an XSAVE area in which the extended region is in the standard format (see Section 13.4.3, "Extended Region of an XSAVE Area").
- XRSTORS differs from XRSTOR in that it can restore state components corresponding to bits set in the IA32_XSS MSR.
- If RFBM[i] $=0$, XRSTORS does not update state component $i$.
- If RFBM[i] = 1 and bit $i$ is clear in the XSTATE_BV field in the XSAVE header, XRSTORS initializes state component i.
- If RFBM[i] = 1 and XSTATE_BV[i] = 1, XRSTORS loads state component i from the XSAVE area.
- If XRSTORS attempts to load MXCSR with an illegal value, a general-protection exception (\#GP) occurs.
- XRSTORS loads the internal value XRSTOR_INFO, which may be used to optimize a subsequent execution of XSAVEOPT or XSAVES.
- Immediately following an execution of XRSTORS, the processor tracks as in-use (not in initial configuration) any state component $i$ for which RFBM[i] = 1 and XSTATE_BV[i] = 1 ; it tracks as modified any state component i for which RFBM $[\mathrm{i}]=0$.

Use of a source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) results in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

## Operation

```
RFBM \leftarrow (XCRO OR IA32_XSS) AND EDX:EAX; /* bitwise logical OR and AND */
COMPMASK \leftarrow XCOMP_BV field from XSAVE header;
RSTORMASK }\leftarrow\mathrm{ XSTATE_BV field from XSAVE header;
IF in VMX non-root operation
    THEN VMXNR }\leftarrow 1
    ELSE VMXNR \leftarrow0;
FI;
```

```
LAXA \leftarrow linear address of XSAVE area;
```

```
If RFBM[0] = 1
    THEN
        IF RSTORMASK[0] = 1
            THEN load x87 state from legacy region of XSAVE area;
            ELSE initialize x87 state;
        Fl;
Fl;
If RFBM[1] = 1
    THEN
        IF RSTORMASK[1] = 1
            THEN load SSE state from legacy region of XSAVE area;
            ELSE initialize SSE state;
            Fl;
Fl;
If RFBM[2] = 1
    THEN
        IF RSTORMASK[2] = 1
            THEN load AVX state from extended region (compacted format) of XSAVE area;
            ELSE initialize AVX state;
            Fl;
Fl;
XRSTOR_INFO \leftarrow <CPL,VMXNR,LAXA,COMPMASK\;
Flags Affected
None.
Intel C/C++ Compiler Intrinsic Equivalent
XRSTORS: void _xrstors( void *, unsigned __int64);
XRSTORS64: void _xrstors64( void * , unsigned __int64);
```

Protected Mode Exceptions
\#GP(0) If CPL > 0 .
If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If bit 63 of the XCOMP_BV field of the XSAVE header is 0 .
If a bit in XCRO is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE header is 1.
If a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the
XSTATE_BV field is 1 .
If bytes 63:16 of the XSAVE header are not all zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] $=0$.
If CR4.OSXSAVE[bit 18] $=0$.
If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory
operand is not aligned on a 16-byte boundary, as described above. If the alignment check
exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a \#GP is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a \#GP might be signaled for all other misalignments (4-, 8 -, or 16 -byte misalignments).

## Real-Address Mode Exceptions

| \#GP | If a memory operand is not aligned on a 64 -byte boundary, regardless of segment. |
| :--- | :--- |
| If any part of the operand lies outside the effective address space from 0 to FFFFH. |  |
| If bit 63 of the XCOMP_BV field of the XSAVE header is 0 . |  |
| If a bit in XCRO is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE header is |  |
| If a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the |  |
| XSTATE_BV field is 1. |  |
| If bytes $63: 16$ of the XSAVE header are not all zero. |  |
| If attempting to write any reserved bits of the MXCSR register with 1. |  |
| \#NM | If CRO.TS[bit 3$]=1$. |
| If CPUID.01H:ECX.XSAVE[bit 26$]=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3$]=0$. |  |
|  | If CR4.OSXSAVE[bit 18$]=0$. |

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

\#GP(0) If CPL $>0$.

If a memory address is in a non-canonical form.
If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If bit 63 of the XCOMP_BV field of the XSAVE header is 0.
If a bit in XCRO is 0 and the corresponding bit in the XCOMP_BV field of the XSAVE header is 1.
If a bit in the XCOMP_BV field in the XSAVE header is 0 and the corresponding bit in the XSTATE_BV field is 1 .
If bytes 63:16 of the XSAVE header are not all zero.
If attempting to write any reserved bits of the MXCSR register with 1.
\#SS(0) If a memory address referencing the SS segment is in a non-canonical form.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] $=0$.
If CR4.OSXSAVE[bit 18] $=0$.
If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used.
\#AC If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protec-
tion exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

XSAVE-Save Processor Extended States

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode <br> M | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| OF AE 4 | XSAVE mem | M | Valid | Save state components specified by EDX:EAX <br> to mem. |  |
| REX.W+ OF AE $/ 4$ | XSAVE64 mem | Valid | N.E. | Save state components specified by EDX:EAX <br> to mem. |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m $(w)$ | NA | NA | NA |

## Description

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64 -bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCRO.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel $®^{8} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.
Section 13.6, "Operation of XSAVE," of InteI $® 64$ and IA- 32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVE instruction. The following items provide a high-level outline:

- XSAVE saves state component if and only if RFBM[i] $=1 .{ }^{1}$
- XSAVE does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area").
- XSAVE reads the XSTATE_BV field of the XSAVE header (see Section 13.4.2, "XSAVE Header") and writes a modified value back to memory as follows. If RFBM[i] = 1, XSAVE writes XSTATE_BV[i] with the value of XINUSE[i]. (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.5.4, "Processor Tracking of XSAVE-Managed State.") If RFBM[i] = 0, XSAVE writes XSTATE_BV[i] with the value that it read from memory (it does not modify the bit). XSAVE does not write to any part of the XSAVE header other than the XSTATE_BV field.
- XSAVE always uses the standard format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area").
Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.


## Operation

RFBM $\leftarrow X C R O$ AND EDX:EAX; /* bitwise logical AND */
OLD_BV $\leftarrow$ XSTATE_BV field from XSAVE header;
IF RFBM[0] = 1
THEN store x87 state into legacy region of XSAVE area;
Fl ;
IF RFBM[1] = 1
THEN store XMM registers into legacy region of XSAVE area;
FI;

1. An exception is made for MXCSR and MXCSR_MASK, which belong to state component 1 - SSE. XSAVE saves these values to memory if either RFBM[1] or RFBM[2] is 1.
```
IF RFBM[2] = 1
    THEN store AVX state into extended region of XSAVE area;
Fl;
IF RFBM[1] = 1 or RFBM[2] = 1
    THEN store MXCSR and MXCSR_MASK into legacy region of XSAVE area;
FI;
```

XSTATE_BV field in XSAVE header $\leftarrow$ (OLD_BV AND ~RFBM) OR (XINUSE AND RFBM);

Flags Affected
None.

Intel C/C++ Compiler Intrinsic Equivalent
XSAVE: void _xsave( void *, unsigned __int64);
XSAVE: void _xsave64( void *, unsigned __int64);

## Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| :---: | :---: |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CRO.TS[bit 3] = 1. |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$. <br> If CR4.OSXSAVE[bit 18] $=0$. <br> If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16 -byte misalignments). |

## Real-Address Mode Exceptions

| \#GP | If a memory operand is not aligned on a 64 -byte boundary, regardless of segment. |
| :--- | :--- |
|  | If any part of the operand lies outside the effective address space from 0 to FFFFH. |
| \#NM | If CRO.TS[bit 3] $=1$. |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26$]=0$. |
|  | If CR4.OSXSAVE[bit 18$]=0$. |
|  | If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F2H prefixes is used. |

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :---: | :---: |
|  | If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CRO.TS[bit 3] $=1$. |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$. |
|  | If CR4.OSXSAVE[bit 18] $=0$. |
|  | If any of the LOCK, 66H, F3H or F 2 H prefixes is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments). |

XSAVEC-Save Processor Extended States with Compaction

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode <br> M | Compat/ <br> Leg Mode | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
| VF C7 /4 | XSAVEC mem | M | Valid | Save state components specified by EDX:EAX <br> to mem with compaction. |  |
| REX.W+ OF C7 /4 | XSAVEC64 mem | N.E. | Save state components specified by EDX:EAX <br> to mem with compaction. |  |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m $(w)$ | NA | NA | NA |

## Description

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX: EAX and XCRO.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel $®^{6} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1.
Section 13.9, "Operation of XSAVEC," of Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVEC instruction. The following items provide a highlevel outline:

- Execution of XSAVEC is similar to that of XSAVE. XSAVEC differs from XSAVE in that it uses compaction and that it may use the init optimization.
- XSAVEC saves state component $i$ if and only if RFBM[i] = 1 and XINUSE[i] = $1 . .^{1}$ (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.5.4, "Processor Tracking of XSAVE-Managed State.")
- XSAVEC does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area").
- XSAVEC writes the logical AND of RFBM and XINUSE to the XSTATE_BV field of the XSAVE header. ${ }^{2,3}$ (See Section 13.4.2, "XSAVE Header.") XSAVEC sets bit 63 of the XCOMP_BV field and sets bits 62:0 of that field to RFBM[62:0]. XSAVEC does not write to any parts of the XSAVE header other than the XSTATE_BV and XCOMP_BV fields.
- XSAVEC always uses the compacted format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area").
Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.


## Operation

RFBM $\leftarrow \mathrm{XCRO}$ AND EDX:EAX; /* bitwise logical AND */
COMPMASK $\leftarrow$ RFBM OR 80000000_00000000H;
IF RFBM[0] = 1 and XINUSE[0] = 1

1. There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of $1 \mathrm{F8OH}$. In this case, XSAVEC saves SSE state as long as RFBM[1] = 1 .
2. Unlike XSAVE and XSAVEOPT, XSAVEC clears bits in the XSTATE_BV field that correspond to bits that are clear in RFBM.
3. There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1 F 80 H . In this case, XSAVEC sets XSTATE_BV[1] to 1 as long as RFBM[1] = 1.

THEN store x87 state into legacy region of XSAVE area;
Fl ;
IF RFBM[1] = 1 and (XINUSE[1] = 1 or MXCSR $\neq 1 \mathrm{FBOH}$ )
THEN store SSE state into legacy region of XSAVE area;
FI;
IF RFBM[2] = 1 AND XINUSE[2] = 1
THEN store AVX state into extended region of XSAVE area;
FI;

XSTATE_BV field in XSAVE header $\leftarrow$ XINUSE AND RFBM;
XCOMP_BV field in XSAVE header $\leftarrow$ COMPMASK;

## Flags Affected

None.

Intel C/C++ Compiler Intrinsic Equivalent
XSAVEC: void _xsavec( void *, unsigned __int64);
XSAVEC64: void _xsavec64( void *, unsigned __int64);
Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| :---: | :---: |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CRO.TS[bit 3] = 1 . |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] $=0$. If CR4.OSXSAVE[bit 18] $=0$. <br> If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, $8-$, or 16 -byte misalignments). |
| Real-Address Mode Exceptions |  |
| \#GP | If a memory operand is not aligned on a 64-byte boundary, regardless of segment. If any part of the operand lies outside the effective address space from 0 to FFFFH. |
| \#NM | If CRO.TS[bit 3] $=1$. |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] $=0$. If CR4.OSXSAVE[bit 18] $=0$. <br> If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used. |

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :---: | :---: |
|  | If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CRO.TS[bit 3] = 1 . |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEC[bit 1] $=0$. If CR4.OSXSAVE[bit 18] $=0$. |
|  | If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16 -byte misalignments). |

XSAVEOPT-Save Processor Extended States Optimized
$\left.\begin{array}{|lllll|}\hline \text { Opcode/ } & \begin{array}{lll}\text { Op/ } \\ \text { En }\end{array} & \begin{array}{l}\text { 64/32 } \\ \text { Mode } \\ \text { Instruction }\end{array} & \begin{array}{l}\text { CPUID } \\ \text { Fupport }\end{array} & \text { Description } \\ \text { Flag }\end{array}\right]$

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| M | ModRM:r/m (w) | NA | NA | NA |

## Description

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the logical-AND of EDX:EAX and XCRO.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel ® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.8, "Operation of XSAVEOPT," of Intel® 64 and IA- 32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVEOPT instruction. The following items provide a high-level outline:

- Execution of XSAVEOPT is similar to that of XSAVE. XSAVEOPT differs from XSAVE in that it uses compaction and that it may use the init and modified optimizations. The performance of XSAVEOPT will be equal to or better than that of XSAVE.
- XSAVEOPT saves state component $i$ only if RFBM[i] = 1 and XINUSE[i] =1. ${ }^{1}$ (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.5.4, "Processor Tracking of XSAVEManaged State.") Even if both bits are 1, XSAVEOPT may optimize and not save state component if (1) state component i has not been modified since the last execution of XRTOR or XRSTORS; and (2) this execution of XSAVES corresponds to that last execution of XRTOR or XRSTORS as determined by the internal value XRSTOR_INFO (see the Operation section below).
- XSAVEOPT does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area").
- XSAVEOPT reads the XSTATE_BV field of the XSAVE header (see Section 13.4.2, "XSAVE Header") and writes a modified value back to memory as follows. If RFBM[i] = 1, XSAVEOPT writes XSTATE_BV[i] with the value of XINUSE[i]. If RFBM[i] $=0$, XSAVEOPT writes XSTATE_BV[i] with the value that it read from memory (it does not modify the bit). XSAVEOPT does not write to any part of the XSAVE header other than the XSTATE_BV field.
- XSAVEOPT always uses the standard format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area").
Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

```
Operation
RFBM }\leftarrow\textrm{XCRO AND EDX:EAX; /* bitwise logical AND */
OLD_BV \leftarrow XSTATE_BV field from XSAVE header;
```

1. There is an exception made for MXCSR and MXCSR_MASK, which belong to state component 1 - SSE. XSAVEOPT always saves these to memory if RFBM[1] = 1 or RFBM[2] = 1, regardless of the value of XINUSE.
```
IF in VMX non-root operation
    THEN VMXNR \leftarrow < ;
    ELSE VMXNR \leftarrow 0;
Fl;
LAXA \leftarrow linear address of XSAVE area;
COMPMASK \leftarrow00000000_00000000H;
IF XRSTOR_INFO = <CPL,VMXNR,LAXA,COMPMASK\rangle
    THEN MODOPT \leftarrow 1;
    ELSE MODOPT }\leftarrow0
Fl;
IF RFBM[0] = 1 and XINUSE[O] = 1
    THEN store x87 state into legacy region of XSAVE area;
    /* might avoid saving if x87 state is not modified and MODOPT = 1 */
Fl;
IF RFBM[1] = 1 and XINUSE[1]
    THEN store XMM registers into legacy region of XSAVE area;
    /* might avoid saving if XMM registers are not modified and MODOPT = 1 */
FI;
IF RFBM[2] = 1 AND XINUSE[2] = 1
    THEN store AVX state into extended region of XSAVE area;
    /* might avoid saving if AVX state is not modified and MODOPT = 1 */
Fl;
IF RFBM[1] = 1 ог RFBM[2] = 1
    THEN store MXCSR and MXCSR_MASK into legacy region of XSAVE area;
FI;
```

XSTATE_BV field in XSAVE header $\leftarrow$ (OLD_BV AND ~RFBM) OR (XINUSE AND RFBM);

Flags Affected
None.

Intel C/C++ Compiler Intrinsic Equivalent
XSAVEOPT: void_xsaveopt( void *, unsigned __int64);
XSAVEOPT: void _xsaveopt64( void *, unsigned __int64);

## Protected Mode Exceptions

\#GP(0) If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
\#SS(0) If a memory operand effective address is outside the SS segment limit.
\#PF(fault-code) If a page fault occurs.
\#NM If CRO.TS[bit 3] = 1 .
\#UD If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEOPT[bit 0] = 0.

If CR4.OSXSAVE[bit 18] $=0$.
If the LOCK prefix is used.
If $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefix is used.

Real-Address Mode Exceptions
\#GP If a memory operand is not aligned on a 64-byte boundary, regardless of segment.
If any part of the operand lies outside the effective address space from 0 to FFFFH.

```
#NM If CRO.TS[bit 3] = 1.
#UD If CPUID.01H:ECX.XSAVE[bit 26] = 0 or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEOPT[bit 0] =
    0 .
    If CR4.OSXSAVE[bit 18] = 0.
    If the LOCK prefix is used.
    If 66H, F3H or F2H prefix is used.
```

Virtual-8086 Mode Exceptions
Same exceptions as in protected mode.

Compatibility Mode Exceptions
Same exceptions as in protected mode.

64-Bit Mode Exceptions

| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| :---: | :---: |
| \#GP(0) | If the memory address is in a non-canonical form. |
|  | If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CR0.TS[bit 3] $=1$. |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSAVEOPT[bit 0] = 0. |
|  | If CR4.OSXSAVE[bit 18] $=0$. |
|  | If the LOCK prefix is used. |
|  | If $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefix is used. |

XSAVES-Save Processor Extended States Supervisor
$\left.\begin{array}{|llllll|}\hline \text { Opcode } & \text { Instruction } & \begin{array}{l}\text { Op/ } \\ \text { En } \\ \text { M }\end{array} & \begin{array}{l}\text { 64-Bit } \\ \text { Mode } \\ \text { Valid }\end{array} & \begin{array}{l}\text { Compat// } \\ \text { Leg Mode } \\ \text { Valid }\end{array} & \begin{array}{l}\text { Description } \\ \text { Save state components specified by EDX:EAX } \\ \text { to mem with compaction, optimizing if }\end{array} \\ \text { REX.W+ OF C7 /5 } & \text { XSAVES mem } & \text { XSAVES64 mem } & \text { M } & \text { Valid } & \text { N.E. }\end{array} \begin{array}{l}\text { possible. } \\ \text { Save state components specified by EDX:EAX } \\ \text { to mem with compaction, optimizing if } \\ \text { possible. }\end{array}\right]$

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| $M$ | ModRM:r/m (w) | NA | NA | NA |

## Description

Performs a full or partial save of processor state components to the XSAVE area located at the memory address specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), the logicalAND of EDX:EAX and the logical-OR of XCRO with the IA32_XSS MSR. XSAVES may be executed only if CPL $=0$.

The format of the XSAVE area is detailed in Section 13.4, "XSAVE Area," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

Section 13.10, "Operation of XSAVES," of Intel ${ }^{\circledR} 64$ and IA-32 Architectures Software Developer's Manual, Volume 1 provides a detailed description of the operation of the XSAVES instruction. The following items provide a highlevel outline:

- Execution of XSAVES is similar to that of XSAVEC. XSAVES differs from XSAVEC in that it can save state components corresponding to bits set in the IA32_XSS MSR and that it may use the modified optimization.
- XSAVES saves state component $i$ only if RFBM[i] = 1 and XINUSE[i] $=1 .{ }^{1}$ (XINUSE is a bitmap by which the processor tracks the status of various state components. See Section 13.5.4, "Processor Tracking of XSAVEManaged State.") Even if both bits are 1, XSAVES may optimize and not save state component i if (1) state component $i$ has not been modified since the last execution of XRTOR or XRSTORS; and (2) this execution of XSAVES correspond to that last execution of XRTOR or XRSTORS as determined by XRSTOR_INFO (see the Operation section below).
- XSAVES does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, "Legacy Region of an XSAVE Area").
- XSAVES writes the logical AND of RFBM and XINUSE to the XSTATE_BV field of the XSAVE header. ${ }^{2}$ (See Section 13.4.2, "XSAVE Header.") XSAVES sets bit 63 of the XCOMP_BV field and sets bits 62:0 of that field to RFBM[62:0]. XSAVES does not write to any parts of the XSAVE header other than the XSTATE_BV and XCOMP_BV fields.
- XSAVES always uses the compacted format of the extended region of the XSAVE area (see Section 13.4.3, "Extended Region of an XSAVE Area").
Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) results in a general-protection (\#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored.

1. There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1F80H. In this case, the init optimization does not apply and XSAVEC will save SSE state as long as RFBM[1] = 1 and the modified optimization is not being applied.
2. There is an exception for state component 1 (SSE). MXCSR is part of SSE state, but XINUSE[1] may be 0 even if MXCSR does not have its initial value of 1F80H. In this case, XSAVES sets XSTATE_BV[1] to 1 as long as RFBM[1] = 1 .

## Operation

```
RFBM }\leftarrow\textrm{XCRO AND EDX:EAX; /* bitwise logical AND */
IF in VMX non-root operation
    THEN VMXNR }\leftarrow 1;
    ELSE VMXNR \leftarrow0;
FI;
LAXA \leftarrow linear address of XSAVE area;
COMPMASK \leftarrowRFBM OR 80000000_00000000H;
IF XRSTOR_INFO = <CPL,VMXNR,LAXA,COMPMASK\rangle
    THEN MODOPT \leftarrow 1;
    ELSE MODOPT \leftarrow0;
FI;
IF RFBM[O] = 1 and XINUSE[0] = 1
    THEN store x87 state into legacy region of XSAVE area;
    /* might avoid saving if x87 state is not modified and MODOPT = 1 */
FI;
IF RFBM[1] = 1 and (XINUSE[1] = 1 or MXCSR = 1F80H)
    THEN store SSE state into legacy region of XSAVE area;
    /* might avoid saving if SSE state is not modified and MODOPT = 1 */
Fl;
IF RFBM[2] = 1 AND XINUSE[2] = 1
    THEN store AVX state into extended region of XSAVE area;
    /* might avoid saving if AVX state is not modified and MODOPT = 1 */
FI;
```

XSTATE_BV field in XSAVE header $\leftarrow$ XINUSE AND RFBM;
XCOMP_BV field in XSAVE header $\leftarrow$ COMPMASK;

Flags Affected
None.
Intel C/C++ Compiler Intrinsic Equivalent
XSAVES: void_xsaves( void *, unsigned __int64);
XSAVES64: void_xsaves64( void *, unsigned __int64);
Protected Mode Exceptions

| \#GP(0) | If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| :---: | :---: |
| \#SS(0) | If a memory operand effective address is outside the SS segment limit. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CRO.TS[bit 3] = 1 . |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3] $=0$. If CR4.OSXSAVE[bit 18] = 0 . <br> If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefixes is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16 -byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an align |

ment check exception might be signaled for a 2-byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16-byte misalignments).

## Real-Address Mode Exceptions

| \#GP | If a memory operand is not aligned on a 64 -byte boundary, regardless of segment. |
| :--- | :--- |
| If any part of the operand lies outside the effective address space from 0 to FFFFH. |  |
| \#NM | If CRO.TS[bit 3] $=1$. |
| \#UD | If CPUID.01H:ECX.XSAVE[bit 26$]=0$ or CPUID.(EAX=0DH,ECX=1):EAX.XSS[bit 3$]=0$. |
|  | If CR4.OSXSAVE[bit 18$]=0$. |
|  | If any of the LOCK, $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F2H prefixes is used. |

## Virtual-8086 Mode Exceptions

Same exceptions as in protected mode.

## Compatibility Mode Exceptions

Same exceptions as in protected mode.

## 64-Bit Mode Exceptions

| \#GP(0) | If the memory address is in a non-canonical form. |
| :---: | :---: |
|  | If a memory operand is not aligned on a 64-byte boundary, regardless of segment. |
| \#SS(0) | If a memory address referencing the SS segment is in a non-canonical form. |
| \#PF(fault-code) | If a page fault occurs. |
| \#NM | If CRO.TS[bit 3] = 1 . |
| \#UD | If CPUID. $01 \mathrm{H}:$ ECX.XSAVE[bit 26] $=0$ or CPUID.(EAX $=0 \mathrm{DH}, \mathrm{ECX}=1$ ):EAX.XSS[bit 3] $=0$. If CR4.OSXSAVE[bit 18] $=0$. |
|  | If any of the LOCK, 66H, F3H or F 2 H prefixes is used. |
| \#AC | If this exception is disabled a general protection exception (\#GP) is signaled if the memory operand is not aligned on a 16-byte boundary, as described above. If the alignment check exception (\#AC) is enabled (and the CPL is 3), signaling of \#AC is not guaranteed and may vary with implementation, as follows. In all implementations where \#AC is not signaled, a general protection exception is signaled in its place. In addition, the width of the alignment check may also vary with implementation. For instance, for a given implementation, an alignment check exception might be signaled for a 2 -byte misalignment, whereas a general protection exception might be signaled for all other misalignments (4-, 8-, or 16 -byte misalignments). |

XSETBV—Set Extended Control Register

| Opcode | Instruction | Op/ <br> En | 64-Bit <br> Mode | Compat/ <br> Leg Mode <br> Valid |
| :--- | :--- | :--- | :--- | :--- |
| OF 01 D1 | NP | Valid | Vrite the value in EDX:EAX to the XCR |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand 2 | Operand 3 | Operand 4 |
| :---: | :---: | :---: | :---: | :---: |
| NP | NA | NA | NA | NA |

## Description

Writes the contents of registers EDX:EAX into the 64-bit extended control register (XCR) specified in the ECX register. (On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of the EDX register are copied to high-order 32 bits of the selected XCR and the contents of the EAX register are copied to low-order 32 bits of the XCR. (On processors that support the Intel 64 architecture, the highorder 32 bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an XCR should be set to values previously read.
This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception \#GP(0) is generated. Specifying a reserved or unimplemented XCR in ECX will also cause a general protection exception. The processor will also generate a general protection exception if software attempts to write to reserved bits in an XCR.
Currently, only XCRO is supported. Thus, all other values of ECX are reserved and will cause a \#GP(0). Note that bit 0 of XCRO (corresponding to $x 87$ state) must be set to 1 ; the instruction will cause a \#GP(0) if an attempt is made to clear this bit. In addition, the instruction causes a \#GP(0) if an attempt is made to set XCRO[2] (AVX state) while clearing XCRO[1] (SSE state); it is necessary to set both bits to use AVX instructions; Section 13.3, "Enabling the XSAVE Feature Set and XSAVE-Supported Features," of Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1.

## Operation

XCR[ECX] $\leftarrow$ EDX:EAX;

## Flags Affected

None.
Intel C/C++ Compiler Intrinsic Equivalent
XSETBV: void _xsetbv( unsigned int, unsigned __int64);

Protected Mode Exceptions
\#GP(0) If the current privilege level is not 0 .
If an invalid XCR is specified in ECX.
If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX.
If an attempt is made to clear bit 0 of XCRO.
If an attempt is made to set XCRO[2:1] to 10 b .
\#UD
If CPUID.01H:ECX.XSAVE[bit 26] $=0$.
If CR4.OSXSAVE[bit 18] $=0$.
If the LOCK prefix is used.
If $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefix is used.

## Real-Address Mode Exceptions

| \#GP | If an invalid XCR is specified in ECX. |
| :--- | :--- |
| If the value in EDX:EAX sets bits that are reserved in the XCR specified by ECX. |  |
| If an attempt is made to clear bit 0 of XCRO. |  |
| If an attempt is made to set XCRO[2:1] to 10 b. |  |
| \#UD $\quad$If CPUID.01H:ECX.XSAVE[bit 26$]=0$. <br> If CR4.OSXSAVE[bit 18] $=0$. |  |

If the LOCK prefix is used.
If $66 \mathrm{H}, \mathrm{F} 3 \mathrm{H}$ or F 2 H prefix is used.
Virtual-8086 Mode Exceptions
\#GP(0) The XSETBV instruction is not recognized in virtual-8086 mode.
Compatibility Mode Exceptions
Same exceptions as in protected mode.
64-Bit Mode Exceptions
Same exceptions as in protected mode.

XTEST - Test If In Transactional Execution

| Opcode/Instruction | Op/ <br> En | 64/32bit <br> Mode <br> Support | CPUID <br> Feature <br> Flag | Description |
| :--- | :--- | :--- | :--- | :--- |
| OF 01 D6 | A | V/V | HLE or | Test if executing in a transactional region |
| XTEST |  |  | RTM |  |

Instruction Operand Encoding

| Op/En | Operand 1 | Operand2 | Operand3 | Operand4 |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | NA | NA | NA |

## Description

The XTEST instruction queries the transactional execution status. If the instruction executes inside a transactionally executing RTM region or a transactionally executing HLE region, then the ZF flag is cleared, else it is set.

```
Operation
XTEST
IF (RTM_ACTIVE = 1 OR HLE_ACTIVE = 1)
    THEN
        ZF}\leftarrow
    ELSE
            ZF}\leftarrow
FI;
```


## Flags Affected

The ZF flag is cleared if the instruction is executed transactionally; otherwise it is set to 1 . The $\mathrm{CF}, \mathrm{OF}, \mathrm{SF}, \mathrm{PF}$, and AF, flags are cleared.

Intel C/C++ Compiler Intrinsic Equivalent
XTEST: int _xtest( void );

SIMD Floating-Point Exceptions
None

Other Exceptions
\#UD

CPUID.(EAX $=7, \mathrm{ECX}=0): \mathrm{HLE}[$ bit 4] $=0$ and CPUID. $(\mathrm{EAX}=7, \mathrm{ECX}=0):$ RTM[bit 11] $=0$. If LOCK or 66 H or F 2 H or F 3 H prefix is used.


[^0]:    1. RF is always zero after the execution of POPF. This is because POPF, like all instructions, clears RF as it begins to execute.
