

Intel[®] 64 and IA-32 Architectures Software Developer's Manual

Volume 4: Model-Specific Registers

NOTE: The Intel[®] 64 and IA-32 Architectures Software Developer's Manual consists of ten volumes: Basic Architecture, Order Number 253665; Instruction Set Reference, A-L, Order Number 253666; Instruction Set Reference, M-U, Order Number 253667; Instruction Set Reference, V, Order Number 326018; Instruction Set Reference, W-Z, Order Number 334569; System Programming Guide, Part 1, Order Number 253668; System Programming Guide, Part 2, Order Number 253669; System Programming Guide, Part 3, Order Number 326019; System Programming Guide, Part 4, Order Number 332831; Model-Specific Registers, Order Number 335592. Refer to all ten volumes when evaluating your design needs.

> Order Number: 335592-087US March 2025

Notices & Disclaimers

Intel technologies may require enabled hardware, software or service activation.

No product or component can be absolutely secure.

Your costs and results may vary.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

All product plans and roadmaps are subject to change without notice.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Code names are used by Intel to identify products, technologies, or services that are in development and not publicly available. These are not "commercial" names and not intended to function as trademarks.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that a) you may publish an unmodified copy and b) code included in this document is licensed subject to the Zero-Clause BSD open source license (0BSD), https://opensource.org/licenses/0BSD. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

CONTENTS

PAGE

CHAPTER 1 ABOUT THIS MANUAL

ADUU	
1.1	OVERVIEW OF THE MODEL-SPECIFIC REGISTERS

CHAPTER 2

MODEL-SPECIFIC REGISTERS (MSRS)

2.1	ARCHITECTURAL MSRS	2-3
2.2	MSRS IN THE INTEL [®] CORE [™] 2 PROCESSOR FAMILY	2-88
2.3	MSRS IN THE 45 NM AND 32 NM INTEL ATOM® PROCESSOR FAMILY	2_104
2.4	MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE	
2.4.1	MSRs with Model-Specific Behavior in the Silvermont Microarchitecture	
	MSRs in Intel Atom [®] Processors Based on Airmont Microarchitecture	2 1 2 2
2.4.2	MSRS IN INTEL ATOMY PROCESSO S BASED ON AN COLDMONT MICHON CONTENT.	.2-130
2.5	MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT MICROARCHITECTURE	
2.6	MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT PLUS MICROARCHITECTURE.	
2.7	MSRS IN INTEL ATOM® PROCESSORS BASED ON TREMONT MICROARCHITECTURE.	2-169
2.8	MSRS IN PROCESSORS BASED ON NEHALEM MICROARCHITECTURE	2-1/1
2.8.1	Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series	
2.8.2	Additional MSRs in the Intel® Xeon® Processor 7500 Series	.2-195
2.9	MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES BASED ON WESTMERE MICROARCHITECTURE	
2.10	MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY BASED ON WESTMERE MICROARCHITECTURE	2-216
2.11	MSRS IN THE INTEL® PROCESSOR FAMILY BASED ON SANDY BRIDGE MICROARCHITECTURE	2-219
2.11.1	MSRs in the 2nd Generation Intel® Core [™] Processor Family Based on Sandy Bridge Microarchitecture	.2-241
2.11.2	MSRs in the Intel® Xeon® Processor E5 Family Based on Sandy Bridge Microarchitecture	
2.11.3	Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family	.2-252
2.12	MSRS IN THE 3RD GENERATION INTEL® CORE™ PROCESSOR FAMILY BASED ON IVY BRIDGE MICROARCHITECTURE	2-258
2.12.1	MSRs in the Intel® Xeon® Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture	
2.12.2	Additional MSRs Supported by the Intel [®] Xeon [®] Processor E7 v2 Family	2-273
2.12.3	Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families	2-276
2.13	MSRS IN THE 4TH GENERATION INTEL® CORE™ PROCESSORS BASED ON HASWELL MICROARCHITECTURE	
2.13.1	MSRs in the 4th Generation Intel [®] Core [™] Processor Family Based on Haswell Microarchitecture	
2.13.1	Additional Residency MSRs Supported in 4th Generation Intel [®] Core [™] Processors	
2.13.2	MSRS IN THE INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY	2 200
2.14		
	Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family MSRS IN THE INTEL® CORE™ M PROCESSORS AND THE 5TH GENERATION INTEL® CORE™ PROCESSORS	2-512
2.15		
2.16	MSRS IN THE INTEL® XEON® PROCESSOR E5 V4 FAMILY.	2-331
2.16.1	Additional MSRs Supported in the Intel® Xeon® Processor D Product Family	
2.16.2	Additional MSRs Supported in Intel® Xeon® Processors E5 v4 and E7 v4 Families	.2-345
2.17	MSRS IN THE 6TH—13TH GENERATION INTEL® CORE™ PROCESSORS, 1ST—5TH GENERATION INTEL® XEON®	
	SCALABLE PROCESSOR FAMILIES, INTEL® CORE™ ULTRA 7 PROCESSORS, 8TH GENERATION INTEL® CORE™ I3	
	PROCESSORS, INTEL® XEON® E PROCESSORS, INTEL® XEON® 6 P-CORE PROCESSORS, INTEL® XEON® 6 E-CORE	
	PROCESSORS, AND INTEL® SERIES 2 CORE™ ULTRA PROCESSORS	2-353
2.17.1	MSRs Introduced in 7th Generation and 8th Generation Intel® Core™ Processors Based on Kaby Lake	
	Microarchitecture and Coffee Lake Microarchitecture	.2-378
2.17.2	MSRs Specific to 8th Generation Intel® Core™ i3 Processors	
2.17.3	MSRs Introduced in 10th Generation Intel® Core™ Processors	
2.17.4	MSRs Introduced in the 11th Generation Intel® Core™ Processors based on Tiger Lake Microarchitecture	.2-390
2.17.5	MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting Performance Hybrid	
	Architecture	.2-393
2.17.6	MSRs Introduced in the Intel® Xeon® Scalable Processor Family	.2-403
2.17.7	MSRs Specific to the 3rd Generation Intel® Xeon® Scalable Processor Family Based on Ice Lake Microarchitecture.	2-420
2.17.8	MSRs Specific to the 4th and 5th Generation Intel [®] Xeon [®] Scalable Processor Families	
2.17.9	MSRs Introduced in the Intel [®] Core [™] Ultra 7 Processor Supporting Performance Hybrid Architecture	
2.17.10	MSRs Introduced in the Intel® Xeon® 6 P-Core Processors	
2.17.11	MSRs Introduced in the Intel® Xeon® 6 E-Core Processors	
2.17.11	MSRs Introduced in the Intel® Series 2 Core™ Ultra Processor Supporting Performance Hybrid Architecture	2_/100
2.17.12	MSRS IN THE INTEL® XEON PHI™ PROCESSOR 3200/5200/7200 SERIES AND THE INTEL® XEON PHI™ PROCESSOR	.2-430
2.10	7215/7285/7295 SERIES	2 500
210	MSRS IN THE PENTIUM® 4 AND INTEL® XEON® PROCESSORS	2-200
2.19		
2.19.1	MSRs Unique to Intel® Xeon® Processor MP with L3 Cache	.2-240

2.20	MSRS IN INTEL [®] CORE [™] SOLO AND INTEL [®] CORE [™] DUO PROCESSORS	2-547
	MSRS IN THE PENTIUM M PROCESSOR	
2.22	MSRS IN THE P6 FAMILY PROCESSORS	2-565
2.23	MSRS IN PENTIUM PROCESSORS	2-575

PAGE

CONTENTS

PAGE

FIGURES

TABLES

Table 2-1.	CPUID Signature Values of DisplayFamily_DisplayModel	2-1
Table 2-2.	IA-32 Architectural MSRs	2-4
Table 2-3.		
Table 2-4.	MSRs in the 45 nm and 32 nm Intel Atom [®] Processor Family	.2-104
Table 2-5.	MSRs Supported by Intel Atom [®] Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_27H	2.117
Table 2-6.	MSRs Common to Intel Atom [®] Processors (Silvermont and Newer Microarchitectures)	2 1 1 0
Table 2-7.	MSRs Common to the Silvermont and Airmont Microarchitectures Specific MSRs Supported by Intel Atom [®] Processors with a CPUID Signature DisplayFamily_DisplayModel	.2-128
Table 2-8.	Value of 06 37H, 06 4AH, 06 5AH, or 06 5DH	.2-133
Table 2-9.	Specific MSRs Supported by the Intel Atom [®] Processor E3000 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_37H	2-134
Table 2-10.	Specific MSRs Supported by Intel Atom [®] Processor C2000 Series with a CPUID Signature	
T.L. 0.11	DisplayFamily_DisplayModel Value of 06_4DH	.2-135
Table 2-11.	MSRs in Intel Atom [®] Processors Based on Airmont Microarchitecture.	
Table 2-12.	MSRs in Intel Atom [®] Processors Based on Goldmont Microarchitecture	
Table 2-13.	MSRs in Intel Atom [®] Processors Based on Goldmont Plus Microarchitecture	
Table 2-14.	MSRs in Intel Atom [®] Processors Based on Tremont Microarchitecture	.2-169
Table 2-15.	MSRs in Processors Based on Nehalem Microarchitecture	.2-171
Table 2-16.	Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series	
Table 2-17.	Additional MSRs in the Intel [®] Xeon [®] Processor 7500 Series	.2-195
Table 2-18.	Additional MSRs Supported by Intel [®] Processors Based on Westmere Microarchitecture	.2-215
Table 2-19.	Additional MSRs Supported by the Intel® Xeon® Processor E7 Family	
Table 2-20.	MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture	.2-219
Table 2-21.	MSRs Supported by the 2nd Generation Intel® Core™ Processors (Sandy Bridge Microarchitecture)	
Table 2-22.	Incore PMII MSRs Supported by 2nd Generation Intel® Core™ Processors	2-243
Table 2-23.	Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors	2-247
Table 2-24.	Uncore PMU MSRs in Intel® Xeon® Processor E5 Family.	2-252
Table 2-25.	Additional MSRs Supported by 3rd Generation Intel [®] Core [™] Processors Based on Ivy Bridge Microarchitecture .	2-258
Table 2-25.	MSRs Supported by the Intel [®] Xeon [®] Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)	
Table 2-20.	Additional MSRs Supported by the Intel [®] Xeon [®] Processor E7 v2 Family with a CPUID Signature	.2-201
	DisplayFamily_DisplayModel Value of 06_3EH.	2 272
Table 2 20	Uncore PMU MSRs in the Intel [®] Xeon [®] Processor E5 v2 and E7 v2 Families	
Table 2-28.		
Table 2-29.	Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures	
Table 2-30.	MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture)	.2-287
Table 2-31.	Additional Residency MSRs Supported by 4th Generation Intel® Core™ Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_45H	2 200
Table 2 22		
Table 2-32.	Additional MSRs Supported by the Intel® Xeon® Processor E5 v3 Family	.2-299
Table 2-33.	Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family.	
Table 2-34.	Additional MSRs Common to Processors Based on Broadwell Microarchitectures	
Table 2-35.	Additional MSRs Supported by Intel [®] Core [™] M Processors and 5th Generation Intel [®] Core [™] Processors	.2-330
Table 2-36.	Additional MSRs Common to the Intel® Xeon® Processor D and the Intel® Xeon® Processor E5 v4 Family	2 2 2 1
T-61- 2 27	Based on Broadwell Microarchitecture	.2-331
Table 2-37.	Additional MSRs Supported by Intel [®] Xeon [®] Processor D with a CPUID Signature DisplayFamily_DisplayModel Value of 06 56H	2 242
Table 2-38.		.2-542
1 able 2-30.	Additional MSRs Supported by Intel [®] Xeon [®] Processors with a CPUID Signature DisplayFamily_DisplayModel	2 246
Table 2 20	Value of 06_4FH	.2-340
Table 2-39.	Additional MSRs Supported by the 6th—13th Generation Intel® Core™ Processors, 1st—5th Generation	
	Intel® Xeon® Scalable Processor Families, Intel® Core™ Ultra 7 Processors, 8th Generation	
	Intel® Core™ i3 Processors, Intel® Xeon® E Processors, Intel® Xeon® 6 E-Core Processors,	
	Intel® Xeon® 6 P-Core Processors, and Intel® Series 2 Core™ Ultra Processors	.2-354
Table 2-40.	Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ Processors,	
	and 8th generation Intel® Core™ i3 Processors Additional MSRs Supported by the 7th Generation and 8th Generation Intel® Core™ Processors Based on	.2-375
Table 2-41.		
	Kaby Lake Microarchitecture and Coffee Lake Microarchitecture	.2-378
Table 2-42.	Additional MSRs Supported by the 8th Generation Intel® Core™ i3 Processors Based on	
	Cannon Lake Microarchitecture	.2-380
Table 2-43.	Uncore PMU MSRs Supported by Intel [®] Core [™] Processors Based on Cannon Lake Microarchitecture	
Table 2-44.	MSRs Supported by the 10th Generation Intel® Core™ Processors (Ice Lake Microarchitecture)	.2-386
Table 2-45.	Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake	
	Microarchitecture	.2-390
Table 2-46.	Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors Supporting	

vi Vol. 4

CONTENTS

PAGE

	Performance Hybrid Architecture	2-394
Table 2-47.	MSRs Supported by 12th and 13th Generation Intel® Core™ Processor P-core	
Table 2-48.	MSRs Supported by 12th and 13th Generation Intel [®] Core [™] Processor E-core	
Table 2-49.	Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors	2-400
Table 2-50.	MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature	
		2-403
Table 2-51.	MSRs Supported by the 3rd Generation Intel® Xeon® Scalable Processor Family with a CPUID Signature	
		2-420
Table 2-52.	Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families	
	(CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH)	2-422
Table 2-53.	Additional MSRs Supported by the Intel [®] Core [™] Ultra 7 Processors Supporting Performance	
	Hybrid Architecture	2-433
Table 2-54.	MSRs Supported by the Intel [®] Core [™] Ultra 7 Processor P-core	2-454
Table 2-55.	MSRs Supported by the Intel® Core™ Ultra 7 Processor E-core	2-455
Table 2-56.	Additional MSRs Supported by the Intel® Xeon® 6 P-Core Processors	2-457
Table 2-57.	Additional MSRs Supported by the Intel® Xeon® 6 E-Core Processors	2-475
Table 2-58.	Additional MSRs Supported by the Intel® Series 2 Core™ Ultra Processors Supporting Performance	
	Hybrid Architecture	2-490
Table 2-59.	MSRs Supported by the Intel® Series 2 Core™ Ultra Processor P-core	2-494
Table 2-60.	MSRs Supported by the Intel® Series 2 Core™ Ultra Processor E-core	
Table 2-61.	Selected MSRs Supported by Intel® Xeon Phi [™] Processors with a CPUID Signature DisplayFamily_DisplayModel	
		2-500
Table 2-62.	Additional MSRs Supported by the Intel® Xeon Phi [™] Processor 7215, 7285, 7295 Series	
	with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H	2-518
Table 2-63.	MSRs in the Pentium [®] 4 and Intel [®] Xeon [®] Processors	
Table 2-64.	MSRs Unique to 64-bit Intel® Xeon® Processor MP with Up to an 8 MB L3 Cache	2-546
Table 2-65.	MSRs Unique to Intel® Xeon® Processor 7100 Series	
Table 2-66.	MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV	
Table 2-67.	MSRs in Pentium M Processors	
Table 2-68.	MSRs in the P6 Family Processors	
Table 2-69.	MSRs in the Pentium Processor	

CONTENTS

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4: Model-Specific Registers (order number 335592) is part of a set that describes the architecture and programming environment of Intel[®] 64 and IA-32 architecture processors. Other volumes in this set are:

- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture (order number 253665).
- Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D: Instruction Set Reference (order numbers 253666, 253667, 326018, and 334569).
- The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D: System Programming Guide (order numbers 253668, 253669, 326019, and 332831).

The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 1, describes the basic architecture and programming environment of Intel 64 and IA-32 processors. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 2A, 2B, 2C, & 2D, describe the instruction set of the processor and the opcode structure. These volumes apply to application programmers and to programmers who write operating systems or executives. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volumes 3A, 3B, 3C, & 3D, describe the operating-system support environment of Intel 64 and IA-32 processors. These volumes target operating-system and BIOS designers. In addition, the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B, and the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, address the programming environment for classes of software that host operating systems. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3C, address the programming environment for classes of software that host operating systems. The Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 4, describes the model-specific registers of Intel 64 and IA-32 processors.

1.1 OVERVIEW OF THE MODEL-SPECIFIC REGISTERS

A description of this manual's content follows:

Chapter 1 — **About This Manual.** Gives an overview of all volumes of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, with chapter-specific details for the current volume.

Chapter 2 — **Model-Specific Registers (MSRs).** Lists the MSRs available in Intel processors, and describes their functions.

ABOUT THIS MANUAL

This chapter lists MSRs across Intel processor families. All MSRs listed can be read with the RDMSR and written with the WRMSR instructions. The scope of an MSR defines the set of processors that access the same MSR with RDMSR and WRMSR. Thread-scope MSRs are unique to every logical processor. Core-scope MSRs are shared by the threads in the same core; similarly for module-scope, die-scope, and package-scope.

When a processor package contains a single die, die-scope and package-scope are synonymous. When a package contains multiple die, they are distinct.

NOTE

For information on hierarchical level types supported, refer to the CPUID Leaf 1FH definition for the actual level type numbers: "V2 Extended Topology Enumeration Leaf" in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A. Also see Section 10.9.1, "Hierarchical Mapping of Shared Resources," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A.

Register addresses are given in both hexadecimal and decimal. The register name is the mnemonic register name and the bit description describes individual bits in registers.

Model specific registers and its bit-fields may be supported for a finite range of processor families/models. To distinguish between different processor family and/or models, software must use CPUID.01H leaf function to query the combination of DisplayFamily and DisplayModel to determine model-specific availability of MSRs (see CPUID instruction in Chapter 3, "Instruction Set Reference, A-L," in the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A). Table 2-1 lists the signature values of DisplayFamily and DisplayModel for various processor families or processor number series.

DisplayFamily_DisplayModel	Processor Families/Processor Number Series	
06_BDH	Intel® Series 2 Core™ Ultra processors supporting Lunar Lake performance hybrid architecture	
06_ADH, 06_AEH Intel® Xeon® 6 P-core processors based on Granite Rapids microarchitecture		
06_AFH	Intel® Xeon® 6 E-core processors based on Sierra Forest microarchitecture	
06_AAH	Intel® Core™ Ultra 7 processors supporting Meteor Lake performance hybrid architecture	
06_CFH	5th generation Intel® Xeon® Scalable Processor Family based on Emerald Rapids microarchitecture	
06_8FH	4th generation Intel® Xeon® Scalable Processor Family based on Sapphire Rapids microarchitecture	
06_BAH, 06_B7H, 06_BFH	13th generation Intel® Core™ processors supporting Raptor Lake performance hybrid architecture	
06_97H, 06_9AH	12th generation Intel® Core™ processors supporting Alder Lake performance hybrid architecture	
06_8CH, 06_8DH	11th generation Intel® Core™ processors based on Tiger Lake microarchitecture	
06_A7H	11th generation Intel® Core™ processors based on Rocket Lake microarchitecture	
06_7DH, 06_7EH	10th generation Intel® Core™ processors based on Ice Lake microarchitecture	
06_A5H, 06_A6H	10th generation Intel® Core™ processors based on Comet Lake microarchitecture	
06_66H	Intel® Core™ processors based on Cannon Lake microarchitecture	
06_8EH, 06_9EH	7th generation Intel® Core™ processors based on Kaby Lake microarchitecture, 8th and 9th generation Intel® Core™ processors based on Coffee Lake microarchitecture, Intel® Xeon® E processors based on Coffee Lake microarchitecture	
06_6AH, 06_6CH	3rd generation Intel® Xeon® Scalable Processor Family based on Ice Lake microarchitecture	

Table 2-1. CPUID Signature Values of DisplayFamily_DisplayModel

Table 2-1. CPUID Signature Values of DisplayFamily_DisplayModel (Contd.)

DisplayFamily_DisplayModel	odel Processor Families/Processor Number Series		
06_55H	Intel® Xeon® Scalable Processor Family based on Skylake microarchitecture, 2nd generation Intel® Xeon® Scalable Processor Family based on Cascade Lake product, and 3rd generation Intel® Xeon® Scalable Processor Family based on Cooper Lake product		
06_4EH, 06_5EH	6th generation Intel Core processors and Intel Xeon processor E3-1500m v5 product family and E3- 1200 v5 product family based on Skylake microarchitecture		
06_85H	Intel® Xeon Phi™ Processor 7215, 7285, 7295 Series based on Knights Mill microarchitecture		
06_57H	Intel® Xeon Phi™ Processor 3200, 5200, 7200 Series based on Knights Landing microarchitecture		
06_56H	Intel Xeon processor D-1500 product family based on Broadwell microarchitecture		
06_4FH	Intel Xeon processor E5 v4 Family based on Broadwell microarchitecture, Intel Xeon processor E7 v4 Family, Intel Core i7-69xx Processor Extreme Edition		
06_47H	5th generation Intel Core processors, Intel Xeon processor E3-1200 v4 product family based on Broadwell microarchitecture		
06_3DH	Intel Core M-5xxx Processor, 5th generation Intel Core processors based on Broadwell microarchitecture		
06_3FH	Intel Xeon processor E5-4600/2600/1600 v3 product families, Intel Xeon processor E7 v3 product families based on Haswell-E microarchitecture, Intel Core i7-59xx Processor Extreme Edition		
06_3CH, 06_45H, 06_46H	4th Generation Intel Core processor and Intel Xeon processor E3-1200 v3 product family based on Haswell microarchitecture		
06_3EH	Intel Xeon processor E7-8800/4800/2800 v2 product families based on Ivy Bridge-E microarchitecture		
06_3EH Intel Xeon processor E5-2600/1600 v2 product families and Intel Xeon processor E5-240 product family based on Ivy Bridge-E microarchitecture, Intel Core i7-49xx Processor Extr			
06_3AH	3rd Generation Intel Core Processor and Intel Xeon processor E3-1200 v2 product family based on Ivy Bridge microarchitecture		
06_2DH	Intel Xeon processor E5 Family based on Sandy Bridge microarchitecture, Intel Core i7-39xx Processor Extreme Edition		
06_2FH Intel Xeon Processor E7 Family			
06_2AH	Intel Xeon processor E3-1200 product family; 2nd Generation Intel Core i7, i5, i3 Processors 2xxx Series		
06_2EH	Intel Xeon processor 7500, 6500 series		
06_25H, 06_2CH	Intel Xeon processors 3600, 5600 series, Intel Core i7, i5, and i3 Processors		
06_1EH, 06_1FH	Intel Core i7 and i5 Processors		
06_1AH	Intel Core i7 Processor, Intel Xeon processor 3400, 3500, 5500 series		
06_1DH	Intel Xeon processor MP 7400 series		
06_17H	Intel Xeon processor 3100, 3300, 5200, 5400 series, Intel Core 2 Quad processors 8000, 9000 series		
06_0FH Intel Xeon processor 3000, 3200, 5100, 5300, 7300 series, Intel Core 2 Quad processor (Intel Core 2 Extreme 6000 series, Intel Core 2 Duo 4000, 5000, 6000, 7000 series proce Pentium dual-core processors			
06_0EH	Intel Core Duo, Intel Core Solo processors		
06_0DH	Intel Pentium M processor		
06_86H, 06_96H, 06_9CH	Intel Atom [®] processors, Intel [®] Celeron [®] processors, Intel [®] Pentium [®] processors, and Intel [®] Pentium [®] Silver processors based on Tremont Microarchitecture		
06_7AH	Intel Atom processors based on Goldmont Plus microarchitecture		
06_5FH	Intel Atom processors based on Goldmont microarchitecture (Denverton)		
06_5CH	Intel Atom processors based on Goldmont microarchitecture		

DisplayFamily_DisplayModel	Processor Families/Processor Number Series
06_4CH	Intel Atom processor X7-Z8000 and X5-Z8000 series based on Airmont microarchitecture
06_5DH Intel Atom processor X3-C3000 based on Silvermont microarchitecture	
06_5AH	Intel Atom processor Z3500 series
06_4AH	Intel Atom processor Z3400 series
06_37H	Intel Atom processor E3000 series, Z3600 series, Z3700 series
06_4DH	Intel Atom processor C2000 series
06_36H	Intel Atom processor S1000 Series
06_1CH, 06_26H, 06_27H, 06_35H, 06_36H	Intel Atom processor family, Intel Atom processor D2000, N2000, E2000, Z2000, C1000 series
0F_06H	Intel Xeon processor 7100, 5000 Series, Intel Xeon Processor MP, Intel Pentium 4, Pentium D processors
0F_03H, 0F_04H	Intel Xeon processor, Intel Xeon processor MP, Intel Pentium 4, Pentium D processors
06_09H	Intel Pentium M processor
0F_02H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
0F_0H, 0F_01H	Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors
06_7H, 06_08H, 06_0AH, 06_0BH	Intel Pentium III Xeon processor, Intel Pentium III processor
06_03H, 06_05H	Intel Pentium II Xeon processor, Intel Pentium II processor
06_01H	Intel Pentium Pro processor
05_01H, 05_02H, 05_04H	Intel Pentium processor, Intel Pentium processor with MMX Technology

Table 2-1. CPUID Signature Values of DisplayFamily_DisplayModel (Contd.)

The Intel® Quark[™] SoC X1000 processor can be identified by the signature of DisplayFamily_DisplayModel = 05_09H and SteppingID = 0

2.1 ARCHITECTURAL MSRS

Many MSRs have carried over from one generation of IA-32 processors to the next and to Intel 64 processors. A subset of MSRs and associated bit fields, which do not change on future processor generations, are now considered architectural MSRs. For historical reasons (beginning with the Pentium 4 processor), these "architectural MSRs" were given the prefix "IA32_". Table 2-2 lists the architectural MSRs, their addresses, their current names, their names in previous IA-32 processors, and bit fields that are considered architectural MSR addresses outside Table 2-2 and certain bit fields in an MSR address that may overlap with architectural MSR addresses are model-specific. Code that accesses a model-specific MSR and that is executed on a processor that does not support that MSR will generate an exception.

Architectural MSR or individual bit fields in an architectural MSR may be introduced or transitioned at the granularity of certain processor family/model or the presence of certain CPUID feature flags. The right-most column of Table 2-2 provides information on the introduction of each architectural MSR or its individual fields. This information is expressed either as signature values of "DF_DM" (see Table 2-1) or via CPUID flags.

Certain bit field position may be related to the maximum physical address width, the value of which is expressed as "MAXPHYADDR" in Table 2-2. "MAXPHYADDR" is reported by CPUID.8000_0008H leaf.

MSR address range between 40000000H - 4000FFFFH is marked as a specially reserved range. All existing and future processors will not implement any features using any MSR in this range.

Register Address: Hex, Decimal Architectural MSR N			e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
Register Address: OH, C)	IA32_P5_MC_ADDR (P5_MC_ADDR)	
See Section 2.23, "MSR	s in Pentium Processors."		Pentium Processor (05_01H)
Register Address: 1H, 1		IA32_P5_MC_TYPE (P5_MC_TYPE)	·
See Section 2.23, "MSR	s in Pentium Processors."		DF_DM = 05_01H
Register Address: 6H, 6	5	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "M	Ionitor/Mwait Address Range Deterr	mination."	0F_03H
Register Address: 10H,	16	IA32_TIME_STAMP_COUNTER (TSC)	·
See Section 19.17, "Tin	ne-Stamp Counter."		05_01H
Register Address: 17H,	23	IA32_PLATFORM_ID (MSR_PLATFOR	M_ID)
Platform ID (R/O) The operating system of proper microcode upda		information for the processor and the	06_01H
49:0	Reserved.		
	Contains information concerning the processor.525150000001010010010010010010100110011010110111011	e intended platform for the	
63:53	Reserved.		
Register Address: 1BH, 27 IA32_APIC_BASE (APIC_BASE) This register holds the APIC base address, permitting the relocation of the APIC memory map. S Section 12.4.4, "Local APIC Status and Location," and Section 12.4.5, "Relocating the Local APIC		location of the APIC memory map. See	06_01H
Registers." 7:0	Reserved.		
8	BSP Flag (R/W)		
9	Reserved.		
10			06_1AH
11	APIC Global Enable (R/W)	Enable x2APIC mode.	
(MAXPHYADDR -1):12	· · · · ·		
(MAXPHYADDR -1):12 APIC Base (R/W) 63: MAXPHYADDR Reserved.			
Register Address: 2FH, 47 IA32_BARRIER IA32_BARRIER (R/O) CPUID.07H.01H:EAX[27]=1 The IA32_BARRIER MSR ensures ordered execution by acting like LFENCE, controlling the sequencing of subsequent MSR reads after prior MSR reads and instructions. CPUID.07H.01H:EAX[27]=1			

Table 2-2. IA-32 Architectural MSRs

Register Address: Hex, Decimal Architectural MSR Nam			e (Former MSR Name)
Bit Fields	MSR/Bit	Comment	
31:0	DATA		
	Reserved. Always 0.		
63:32	Reserved.		
Register Address: 3A	H, 58	IA32_FEATURE_CONTROL	
Control Features in l	ntel 64 Processor (R/W)		If any one enumeration condition for defined bit field holds.
0	Lock bit (R/WO): (1 = locked). When set, locks this MSR from being written; writes to this bit will result in GP(0). Note: Once the Lock bit is set, the contents of this register cannot be modified. Therefore the lock bit must be set after configuring support for Intel Virtualization Technology and prior to transferring control to an option ROM or the OS. Hence, once the Lock bit is set, the entire IA32_FEATURE_CONTROL contents are preserved across RESET when PWRGOOD is not deasserted.		If any one enumeration condition for defined bit field position greater than bit 0 holds.
1	Enable VMX inside SMX operation executive to use VMX in conjunction Execution Technology. BIOS must set this bit only when the feature flag and SMX feature flag	If CPUID.01H:ECX[5] = 1 && CPUID.01H:ECX[6] = 1	
2	Enable VMX outside SMX operation system executive that does not re BIOS must set this bit only when th feature flag set (ECX bit 5).	If CPUID.01H:ECX[5] = 1	
7:3	Reserved.		
14:8	represents an enable control for a	SENTER Local Function Enables (R/WL) When set, each bit in the field represents an enable control for a corresponding SENTER function. This field is supported only if CPUID.1:ECX.[bit 6] is set.	
15	SENTER Global Enable (R/WL) This bit must be set to enable SENTER leaf functions. This bit is supported only if CPUID.1:ECX.[bit 6] is set.		If CPUID.01H:ECX[6] = 1
16	Reserved.		
17	SGX Launch Control Enable (R/WL) This bit must be set to enable runtime re-configuration of SGX Launch Control via the IA32_SGXLEPUBKEYHASHn MSR.		If CPUID.(EAX=07H, ECX=0H): ECX[30] = 1
18	SGX Global Enable (R/WL) This bit must be set to enable SGX leaf functions.		If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1
19	Reserved.		
20	LMCE On (R/WL) If IA32_MCG_CAP[27] = 1 When set, system software can program the MSRs associated with LMCE to configure delivery of some machine check exceptions to a single logical processor. If IA32_MCG_CAP[27] = 1		If IA32_MCG_CAP[27] = 1
63:21	Reserved.		
Register Address: 3E	H, 59	IA32_TSC_ADJUST	

Register Address: Hex, Decimal Architectural MS			R Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment	
Per Logical Processor TSC Adjust (R/Write to clear)			If CPUID.(EAX=07H, ECX=0H): EBX[1] = 1	
63:0	THREAD_ADJUST Local offset value of the IA32_TSC zero. A write to IA32_TSC will mod IA32_TSC_ADJUST and the conten internal invariant TSC hardware.			
Register Address: 48	Н, 72	IA32_SPEC_CTRL		
impact sibling logical p		ne core implementations, the bits may	If any one of the enumeration conditions for defined bit field positions holds.	
0	Indirect Branch Restricted Specula indirect branch.	tion (IBRS). Restricts speculation of	If CPUID.(EAX=07H, ECX=0):EDX[26]=1	
1	branch predictions on all logical pro	Single Thread Indirect Branch Predictors (STIBP). Prevents indirect branch predictions on all logical processors on the core from being controlled by any sibling logical processor in the same core.		
2		Speculative Store Bypass Disable (SSBD) delays speculative execution of a load until the addresses for all older stores are known.		
3	IPRED_DIS_U If 1, enables IPRED_DIS control for	IPRED_DIS_U If 1, enables IPRED_DIS control for CPL3.		
4	IPRED_DIS_S If 1, enables IPRED_DIS control for			
5	RRSBA_DIS_U If 1, disables RRSBA behavior for 0			
6	RRSBA_DIS_S If 1, disables RRSBA behavior for 0			
7	PSFD If 1, disables Fast Store Forwardin (SSBD) also disables this.	PSFD If 1, disables Fast Store Forwarding Predictor. Note that setting bit 2		
8	DDPD_U If 1, disables the Data Dependent Prefetcher that examines data values in memory while CPL = 3. Note that setting bit 2 (SSBD) also disables this.		If CPUID.(EAX=07H, ECX=2):EDX[3]=1	
9	Reserved.			
10	BHI_DIS_S When '1, enables BHI_DIS_S behavior.		If CPUID.(EAX=07H, ECX=2):EDX[4]=1	
63:11	Reserved.			
Register Address: 49	Н, 73	IA32_PRED_CMD		
Prediction Command (Gives software a way	(WO) • to issue commands that affect the s	tate of predictors.	If any one of the enumeration conditions for defined bit field positions holds.	

Register	Address: Hex, Decimal	2 Architectural MSRs (Contd.) Architectural MSR Name (Former MSR Name)		
Bit Fields MSR/Bit D		Description	Comment	
0	Indirect Branch Prediction Barrier (IBPB)		If CPUID.(EAX=07H, ECX=0):EDX[26]=1	
63:1	Reserved.			
Register Address: 4EH	I, 78	IA32_PPIN_CTL		
Protected Processor I	nventory Number Enable Control (R/\	м)	If CPUID.(EAX=07H, ECX=01H):EBX[0]=1 ¹	
0	LockOut (R/WO) If 0, indicates that further writes to IA32_PPIN_CTL is allowed. If 1, indicates that further writes to IA32_PPIN_CTL is disallowed. Writing 1 to this bit is only permitted if the Enable_PPIN bit is clear.			
	The Privileged System Software Ir IA32_PPIN_CTL[bit 1] to determin The Privileged System Software Ir write to this MSR.	e if IA32_PPIN is accessible.		
1	Enable_PPIN (R/W) If 1, indicates that IA32_PPIN is accessible using RDMSR. If 0, indicates that IA32_PPIN is inaccessible using RDMSR. Any attempt to read IA32_PPIN will cause #GP.			
63:2	Reserved.			
Register Address: 4FH	I, 79	IA32_PPIN		
Protected Processor I	nventory Number (R/O)		If CPUID.(EAX=07H, ECX=01H):EBX[0]=1 ¹	
63:0 Protected Processor Inventory Number (R/O) A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to IA32_PPIN is enabled. Access to IA32_PPIN is permitted only if IA32_PPIN_CTL[bits 1:0] = '10b'.				
Register Address: 79H	· · · ·	IA32_BIOS_UPDT_TRIG (BIOS_UPDT_	TRIG)	
BIOS Update Trigger (W) Executing a WRMSR instruction to this MSR causes a microcode update to be loaded into the processor. See Section 11.11.6, "Microcode Update Loader." A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits.		06_01H		
Register Address: 7AH, 122 IA32_FEATURE_ACTIVATI		IA32_FEATURE_ACTIVATION		
Feature Activation (R/W)				
Implements Feature Activation command. WRMSR to this address activates all 'activatable' features on this thread.				
0 SE Secure Enclaves feature activation.		 ۱.		
1	1 KL Keylocker feature activation.			
63:2	Reserved.			
Register Address: 7BH, 123 IA32_MCU_ENUMERATION				

Table 2-2. IA-32 Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
IA32_MCU_ENUMERAT	TION (R/O)		
Enumeration of archite	ectural features.		
0	UNIFORM_MCU_AVAIL		
	When set to 1, uniform microcode u UNIFORM_MCU_SCOPE (bits [10:8]) IA32_BIOS_UPDT_TRIG.		
	When set to 0, uniform microcode u IA32_BIOS_UPDT_TRIG are core sc	update is not available, and writes to oped.	
1	UNIFORM_MCU_CONFIG_REQD		
	When set to 1, indicates that config MCU components are updated on W UNIFORM_MCU_CONFIG_COMPLET determine whether the necessary	E (bit 2) should be checked to	
	When set to 0, indicates that no co UNIFORM_MCU_CONFIG_COMPLET		
2	UNIFORM_MCU_CONFIG_COMPLET	E	
	If UNIFORM_MCU_CONFIG_REQD (b ignored.	it 1) is 0, then this bit should be	
		1, then this bit indicates whether all n completed to ensure that all MCU MSR 79H.	
3	ARCH_ROLLBACK_SVN_COMMIT		
	When set to 1, indicates support for SVN reporting architecture, and MC	r the MCU deferred SVN architecture, CU rollback architecture.	
4	MCU_STAGING		
	When set to 1, indicates that the m supported by the processor. When staging capability is recommended IA32_BIOS_UPDT_TRIG operation.		
7:5	Reserved for future use.		
15:8	UNIFORM_MCU_SCOPE		
	Indicates the current* uniform micr	ocode update scope:	
	 0x02: Core Scoped 0x03: Module Scoped** 0x04: Tile Scoped** 0x05: Die Scoped** 0x80: Package Scoped 0xC0: Platform Scoped All others: Reserved for future use 		
	* The value of this field reflects the state of platform configuration and may change as the configuration changes during the boot process. Once configuration is complete, it is not expected to change during runtime.		
	** If these domains are enumerated report them as appropriate.	I by CPUID.1F, then this field may also	
63:16	Reserved for future use.		
Register Address: 7CH	, 124	IA32_MCU_STATUS	

Register /	Address: Hex, Decimal	Architectural MSR Name (I	Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
MCU Status (R/O)	I	-	
. ,	from the previous patch loads.		
0	MCU_PARTIAL_UPDATE		
	When set to 1, indicates that the most recent write to IA32_BIOS_UPDT_TRIG resulted in a partial update. This means that microcode update components were only partially updated after some portion of the MCU had already been committed and the Revision ID had been updated.		
1	AUTH_FAIL_ON_MCU_COMPONEN	Т	
	portion of the MCU after another p	thentication failure occurred on some portion of the MCU had already been I already been updated on the most TRIG.	
2	Reserved for future use.		
3	POST_BIOS_MCU		
	When set to 1, indicates that an update was successfully loaded via IA32_BIOS_UPDT_TRIG after bit 0 of MSR_BIOS_DONE (address 151H) was set to 1.		
63:4	Reserved for future use.		
Register Address: 82H	, 130	IA32_FZM_RANGE_INDEX	
	lle for a valid FZM region. Programme k register to R/W Domain Index. REGION_INDEX	ed by software and used by other FRM	
7.4	Holds the Index of domain.		
7:4	Reserved.		
12:8	DOMAIN_HANDLE Holds the Domain Handle.		
63:13	Reserved.		
Register Address: 83H	, 131	IA32_FZM_DOMAIN_CONFIG	
IA32_FZM_DOMAIN_C	onfig (R/O)		
Bit mask of valid region	ns within the domain identified by FZ	ZM_RANGE_INDEX.	
63:0	REGION_BITMAP		
	Bitmap of valid regions for a given	domain.	
Register Address: 84H, 132 IA32_FZM_RANGE_STARTADDR			
IA32_FZM_RANGE_ST			
Start address of the FZ	ZM range pointed to by FZM_RANGE_	_INDEX.	
51:0	START_ADDR Start address of the specified domain in FZM_RANGE_INDEX.		
63:52	Reserved.		
Register Address: 85H	100	IA32_FZM_RANGE_ENDADDR	

Table 2-2. IA-32 Architectural MSRS (Contd.) Register Address: Hex, Decimal Architectural MSR Na			e (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
IA32_FZM_RANGE_EN	DADDR (R/O)	-	
	cified domain in FZM_RANGE_INDE>	ζ.	
51:0	END_ADDR		
	End address of the specified doma	in in FZM_RANGE_INDEX.	
63:52	Reserved.		
Register Address: 86H,	134	IA32_FZM_RANGE_WRITESTATUS	
IA32_FZM_RANGE_WR	ITESTATUS (R/O)	•	
Write status of the FZN	I range pointed to by FZM_RANGE_	INDEX.	
0	WRITE_STATUS		
	Write status of the specified doma	in in FZM_RANGE_INDEX.	
1	READ_STATUS		
	Read status of the specified doma	in in FZM_RANGE_INDEX.	
63:2	Reserved.		
Register Address: 87H,	135	IA32_MKTME_KEYID_PARTITIONING	
MKTME KEY ID Partition	ning (R/O)		
Enumerates the numbe	er of activated KeylDs for Intel TME-	MK and Intel TDX.	
31:0	NUM_MKTME_KIDS		
	Number of activated Intel TME-MK KeyIDs. This field is supported on all		
	parts that enumerate support for Intel Total Memory Encryption - Multi- Key (Intel TME-MK). If IA32_TME_ACTIVATE.LOCK is 1, this field reports		
		(MK-1) else report 0. Intel TME-MK	
	KIDs will always span the KID rang	e [1 NUM_MKTME_KIDS].	
63:32	NUM_TDX_PRIV_KIDS		
		KeylDs. This field is supported on all	
	parts that enumerate support for IA32_TME_ACTIVATE.LOCK is 1, T		
	MAX_ACTIVATE_TDX_HKIDS (KTD) else report 0. TDX private KIDs will	
	always span the range [NUM_MKT NUM_TDX_PRIV_KIDS)].	ME_KIDS+1 (NUM_MKTME_KIDS +	
Register Address: 8BH,		IA32_BIOS_SIGN_ID (BIOS_SIGN/BBL_	
BIOS Update Signature	update signature following the exe	cution of CPUID 01H	06_01H
		guest states on VM entries or saving	
guest states on VM exi			
31:0	Reserved.		
63:32	PATCH_SIGN_ID		
	It is recommended that this field b		
		ns zero following the execution of code update is loaded. Any non-zero	
	value is the microcode update sign		
Register Address: 8CH,		IA32_SGXLEPUBKEYHASH0	•

Table 2-2.	IA-32 Architectural MSRs ((Contd.)
		conta.,

Register Address: Hex, Decimal		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
IA32_SGXLEPUBKEYHASH[63:0] (R/W) Bits 63:0 of the SHA256 digest of the SIGSTRUCT.MODULUS f the default value is the digest of Intel's signing key.		JS for SGX Launch Enclave. On reset,	Read permitted If CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && CPUID.(EAX=07H, ECX=0H):ECX[30]=1. Write permitted if CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && IA32_FEATURE_CONTROL[17]=1 && IA32_FEATURE_CONTROL[0] = 1.
Register Address: 8DH,	, 141	IA32_SGXLEPUBKEYHASH1	
		LUS for SGX Launch Enclave. On reset,	Same comment in MSR listing for IA32_SGXLEPUBKEYHASHO (MSR address 8CH, 140) applies here.
Register Address: 8EH,	142	IA32_SGXLEPUBKEYHASH2	
	ASH[191:128] (R/W) IA256 digest of the SIGSTRUCT.MOI e is the digest of Intel's signing key.	DULUS for SGX Launch Enclave. On	Same comment in MSR listing for IA32_SGXLEPUBKEYHASHO (MSR address 8CH, 140) applies here.
Register Address: 8FH,	143	IA32_SGXLEPUBKEYHASH3	
IA32_SGXLEPUBKEYHASH[255:192] (R/W) Bits 255:192 of the SHA256 digest of the SIGSTRUCT.MOI reset, the default value is the digest of Intel's signing key.		DULUS for SGX Launch Enclave. On	Same comment in MSR listing for IA32_SGXLEPUBKEYHASH0 (MSR address 8CH, 140) applies here.
Register Address: 90H,	. 144	IA32_SGXLEPUBKEYHASH4	
	ASH[319:256] (R/W) IA256 digest of the SIGSTRUCT.MOI e is the digest of Intel's signing key.	DULUS for SGX Launch Enclave. On	Same comment in MSR listing for IA32_SGXLEPUBKEYHASH0 (MSR address 8CH, 140) applies here.
Register Address: 91H,	. 145	IA32_SGXLEPUBKEYHASH5	
	ASH[383:320] (R/W) IA256 digest of the SIGSTRUCT.MOI e is the digest of Intel's signing key.	DULUS for SGX Launch Enclave. On	Same comment in MSR listing for IA32_SGXLEPUBKEYHASHO (MSR address 8CH, 140) applies here.
Register Address: 9BH,	. 155	IA32_SMM_MONITOR_CTL	
SMM Monitor Configura	tion (R/W)		If CPUID.01H: ECX[5]=1 CPUID.01H: ECX[6] = 1
0	Valid (R/W)		
1	Reserved.		
2	Controls SMI unblocking by VMXOFF (see Section 33.14.4).		If IA32_VMX_MISC[28]
11:3 Reserved.			
31:12	31:12 MSEG Base (R/W)		
63:32	53:32 Reserved.		
Register Address: 9EH,	158	IA32_SMBASE	
Base address of the log	gical processor's SMRAM image (R/O	, SMM only).	If IA32_VMX_MISC[15]
Register Address: BCH,	188	IA32_MISC_PACKAGE_CTLS	

Register Address: Hex, Decimal		Architectural MSR Nam	ie (Former MSR Name)
Bit Fields	MSR/Bit	MSR/Bit Description	
Power Filtering Contro This MSR has a value	•		If IA32_ARCH_CAPABILITIES [10] = 1
0	If set, RAPL MSRs report filtered p This bit can be changed from 0 to	ENERGY_FILTERING_ENABLE (R/W) If set, RAPL MSRs report filtered processor power consumption data. This bit can be changed from 0 to 1, but cannot be changed from 1 to 0. After setting, all attempts to clear it are ignored until the next processor	
63:1	Reserved.		
Register Address: BDH	l, 189	IA32_XAPIC_DISABLE_STATUS	•
xAPIC Disable Status (R/0)		If CPUID.(EAX-07H, ECX=0):EDX[29]=1 and IA32_ARCH_CAPABILITIES [21] = 1
0	LEGACY_XAPIC_DISABLED When set, indicates that the local <i>i</i> (IA32_APIC_BASE.EXTD = 1) and t IA32_APIC_BASE.EXTD will fail (e.g	hat attempts to clear	
63:1	Reserved.		
Register Address: C1H	l, 193	IA32_PMC0 (PERFCTR0)	
General Performance	Counter 0 (R/W)		If CPUID.0AH: EAX[15:8] > 0
Register Address: C2H	ł, 194	IA32_PMC1 (PERFCTR1)	
General Performance	Counter 1 (R/W)	•	If CPUID.0AH: EAX[15:8] > 1
Register Address: C3H	ł, 195	IA32_PMC2	
General Performance	Counter 2 (R/W)	•	If CPUID.0AH: EAX[15:8] > 2
Register Address: C4H	I, 196	IA32_PMC3	
General Performance	Counter 3 (R/W)	•	If CPUID.OAH: EAX[15:8] > 3
Register Address: C5H	ł, 197	IA32_PMC4	
General Performance	Counter 4 (R/W)	1	If CPUID.OAH: EAX[15:8] > 4
Register Address: C6H	l, 198	IA32_PMC5	
General Performance	Counter 5 (R/W)	1	If CPUID.OAH: EAX[15:8] > 5
Register Address: C7H	l, 199	IA32_PMC6	
General Performance	Counter 6 (R/W)	•	If CPUID.OAH: EAX[15:8] > 6
Register Address: C8H	ł, 200	IA32_PMC7	
General Performance	Counter 7 (R/W)		If CPUID.0AH: EAX[15:8] > 7
Register Address: C9H	I, 201	IA32_PMC8	
General Performance	Counter 8 (R/W)		If CPUID.0AH: EAX[15:8] > 8
Register Address: CAH	I, 202	IA32_PMC9	
General Performance	Counter 9 (R/W)	•	If CPUID.0AH: EAX[15:8] > 9
Register Address: CFH	1, 207	IA32_CORE_CAPABILITIES	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
IA32 Core Capabilities Register		If CPUID.(EAX=07H, ECX=0):EDX[30] = 1	
63:0	Reserved.		No architecturally defined bits.
Register Address: E1H,	225	IA32_UMWAIT_CONTROL	
UMWAIT Control (R/W)			
0	CO.2 is not allowed by the OS. Value to CO.1.	e of "1" means all CO.2 requests revert	
1	Reserved.		
31:2		o value indicates no maximum time. t value where the upper 30 bits come	
Register Address: E7H,	231	IA32_MPERF	
TSC Frequency Clock C	ounter (R/Write to clear)	•	If CPUID.06H: ECX[0] = 1
63:0	CO_MCNT: CO TSC Frequency Clock	Count	
	Increments at fixed interval (relation processor is in CO.		
	Cleared upon overflow / wrap-arou	und of IA32_APERF.	
Register Address: E8H,	232	IA32_APERF	Γ
	ock Counter (R/Write to clear)		If CPUID.06H: ECX[0] = 1
63:0	CO_ACNT: CO Actual Frequency Clo		
	Accumulates core clock counts at the coordinated clock frequency, when the logical processor is in CO.		
	Cleared upon overflow / wrap-arou		
Register Address: FEH,	254	IA32_MTRRCAP (MTRRcap)	
MTRR Capability (R/O)			06_01H
	"IA32_MTRR_DEF_TYPE MSR."		
7:0	VCNT: The number of variable men		
8	Fixed range MTRRs are supported	when set.	
9	Reserved.		
10	WC Supported when set.		
11	SMRR Supported when set.		
12	PRMRR supported when set.		
63:13	Reserved.		
Register Address: 10A		IA32_ARCH_CAPABILITIES	
Enumeration of Archite	. ,		If CPUID.(EAX=07H, ECX=0):EDX[29]=1
0	RDCL_NO: The processor is not sus (RDCL).	sceptible to Rogue Data Cache Load	
1	IBRS_ALL: The processor supports	enhanced IBRS.	

Register Address: Hex, Decimal Architectural MSR Name			me (Former MSR Name)	
Bit Fields	Bit Fields MSR/Bit Description		Comment	
2	RSBA: The processor supports RSE predictors may be used by RET ins using retpoline may be affected by	tructions when the RSB is empty. SW		
3	SKIP_L1DFL_VMENTRY: A value of flush the L1D on VM entry.	f 1 indicates the hypervisor need not		
4	SSB_NO: Processor is not susceptil	ble to Speculative Store Bypass.		
5	MDS_NO: Processor is not suscepti Sampling (MDS).	ible to Microarchitectural Data		
6	IF_PSCHANGE_MC_NO: The proces check error due to modifying the s invalidation.	sor is not susceptible to a machine ize of a code page without TLB		
7	TSX_CTRL: If 1, indicates presence	e of IA32_TSX_CTRL MSR.		
8	TAA_NO: If 1, processor is not affe	ected by TAA.		
9	MCU_CONTROL: If 1, the processor MSR.	r supports the IA32_MCU_CONTROL		
10	MISC_PACKAGE_CTLS: The process IA32_MISC_PACKAGE_CTLS MSR.	sor supports		
11	ENERGY_FILTERING_CTL: The processor supports setting and reading the IA32_MISC_PACKAGE_CTLS[0] (ENERGY_FILTERING_ENABLE) bit.			
12	DOITM: If 1, the processor supports Data Operand Independent Timing Mode.			
13	SBDR_SSDP_NO: The processor is not affected by either the Shared Buffers Data Read (SBDR) vulnerability or the Sideband Stale Data Propagator (SSDP).			
14	FBSDP_NO: The processor is not affected by the Fill Buffer Stale Data Propagator (FBSDP).			
15	PSDP_NO: The processor is not affected by vulnerabilities involving the Primary Stale Data Propagator (PSDP).			
16	MCU_ENUMERATION: If 1, the proc IA32_MCU_ENUMERATION and IA32_MCU_ENUMERATION			
17	FB_CLEAR: If 1, the processor supp part of MD_CLEAR operations with	ports overwrite of fill buffer values as the VERW instruction.		
18	FB_CLEAR_CTRL: If 1, the processo MSR and allows software to set bit	or supports the IA32_MCU_OPT_CTRL t 3 of that MSR (FB_CLEAR_DIS).		
19	RRSBA: A value of 1 indicates the processor may have the RRSBA alternate prediction behavior, if not disabled by RRSBA_DIS_U or RRSBA_DIS_S.			
20	BHI_NO: A value of 1 indicates BHI regardless of the value of IA32_SF			
21	XAPIC_DISABLE_STATUS: Enumera IA32_XAPIC_DISABLE_STATUS MS whether the legacy xAPIC is disabl			
22	MCU_EXTENDED_SERVICE: If 1, the servicing - IA32_MCU_EXT_SERVIC	e processor supports MCU Extended		

Register Address: Hex, Decimal Architectura		Architectural MSR Nam	e (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment	
23	OVERCLOCKING_STATUS: If set, the exists.	OVERCLOCKING_STATUS: If set, the IA32_OVERCLOCKING_STATUS MSR exists.		
24	PBRSB_NO: If 1, the processor is n Barrier Return Stack Buffer Predic	ot affected by issues related to Post- tions.		
25	GDS_CTRL: If 1, the processor supp GDS_MITG_LOCK bits of the IA32_			
26	GDS_NO: If 1, the processor is not	affected by Gather Data Sampling.		
27	RFDS_NO: If 1, the processor is no Sampling.	t affected by Register File Data		
28	RFDS_CLEAR: If 1, when VERW is e data from register files affected by	executed the processor will clear stale y Register File Data Sampling.		
29	IGN_UMONITOR_SUPPORT			
	If 0, IA32_MCU_OPT_CTRL bit 6 (IC	GN_UMONITOR) is not supported.		
	If 1, it indicates support of IA32_M	ICU_OPT_CTRL bit 6 (IGN_UMONITOR).		
30	MON_UMON_MITG_SUPPORT			
		10N_UMON_MITG) is not supported.		
	If 1, it indicates support of IA32_MCU_OPT_CTRL bit 7 (MON_UMON_MITG).			
63:31	Reserved.			
Register Address: 10	BH, 267	IA32_FLUSH_CMD		
Flush Command (WO) Gives software a way to invalidate structures with finer granularity than othe methods.		anularity than other architectural	If any one of the enumeration conditions for defined bit field positions holds.	
0	L1D_FLUSH		If CPUID.(EAX=07H,	
	Writeback and invalidate the L1 da	ita cache.	ECX=0):EDX[28]=1	
63:1	Reserved.			
Register Address: 10	FH, 271	IA32_TSX_FORCE_ABORT		
TSX Force Abort			If CPUID.(EAX=07H, ECX=0):EDX[13]=1	
0	RTM_FORCE_ABORT	RTM_FORCE_ABORT		
	If 1, all RTM transactions abort with EAX code 0.		If CPUID.(EAX=07H,ECX=0): EDX[11]=1, bit 0 is always 1 and writes to change it are ignored.	
			If SDV_ENABLE_RTM is 1, bit 0 is always 0 and writes to change it are ignored.	
1	TSX_CPUID_CLEAR		R/W, Default: 0	
	When set, CPUID.(EAX=07H,ECX=0 CPUID.(EAX=07H,ECX=0):EBX[4]=0		Can be set only if CPUID.(EAX=07H,ECX=0): EDX[11]=1 or if SDV_ENABLE_RTM is 1.	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
2	When set, CPUID.(EAX=07H,ECX=0):EDX[11]=0 and the processor may not force abort RTM. This unsupported mode should only be used for		R/W, Default: 0 If 0, can be set only if CPUID.(EAX=07H,ECX=0): EDX[11]=1.
63:3	Reserved.		
Register Address: 122	H, 290	IA32_TSX_CTRL	
IA32_TSX_CTRL (R/W)			Thread scope. Not architecturally serializing. Available when CPUID.ARCH_CAP(EAX=7H, ECX = 0):EDX[29] = 1 and IA32_ARCH_CAPABILITIES.bit 7 = 1.
0	RTM_DISABLE		
	When set to 1, XBEGIN will always	abort with EAX code 0.	
1	TSX_CPUID_CLEAR When set to 1, CPUID.07H.EBX.RTM [bit 11] and CPUID.07H.EBX.HLE [bit 4] report 0. When set to 0 and the SKU supports TSX, these bits will return 1.		
63:2	Reserved.		
Register Address: 123	H, 291	IA32_MCU_OPT_CTRL	
Microcode Update Opti	on Control (R/W)		If CPUID.(EAX=07H, ECX=0):EDX[9]=1 or CPUID.(EAX=07H, ECX=0H):EDX[11]=1 IA32_ARCH_CAPABILITIES [18] = 1 or IA32_ARCH_CAPABILITIES [25]=1 or IA32_ARCH_CAPABILITIES [29]=1 or IA32_ARCH_CAPABILITIES [30]=1
0	RNGDS_MITG_DIS (R/W) If 0 (default), SRBDS mitigation is enabled for RDRAND and RDSEED. If 1, SRBDS mitigation is disabled for RDRAND and RDSEED executed outside of Intel SGX enclaves.		If CPUID.(EAX=07H, ECX=0):EDX[9]=1
1	RTM_ALLOW If 0, XBEGIN will always abort with EAX code 0. If 1, XBEGIN behavior depends on the value of IA32_TSX_CTRL[RTM_DISABLE].		If CPUID.(EAX=07H, ECX=0H):EDX[11]=1 Read/Write Setting RTM_LOCKED prevents writes to this bit.
2	RTM_LOCKED When 1, RTM_ALLOW is locked at zero, writes to RTM_ALLOW will be ignored.		If CPUID.(EAX=07H, ECX=0H):EDX[11]=1 Read-Only status bit.
3	FB_CLEAR_DIS If 1, prevents the VERW instructio action.	n from performing an FB_CLEAR	If IA32_ARCH_CAPABILITIES [18]=1

Register Address: Hex, Decimal Architectural MSR Name			e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
4	GDS_MITG_DIS If 0, the Gather Data Sampling mitigation is enabled (patch load time default). If 1 on all threads for a given core, the Gather Data Sampling mitigation is disabled.		If IA32_arch_capabilities [25]=1
5	GDS_MITG_LOCK If 0, not locked, and GDS_MITG_DIS is under OS control. If 1, locked and GDS_MITG_DIS is forced to 0 (writes are ignored).		If IA32_arch_capabilities [25]=1
6			If IA32_ARCH_CAPABILITIES [29]=1
7	MON_UMON_MITG If 0 (default), disabled. If 1, enable: Flush the thread's previously monitored address from the CPU caches as part of the (U)MONITOR instruction. Additionally, for every 4th (U)MONITOR instruction within a core, flush the peer hyperthread's monitored address from the CPU caches as well. This will increase the latency of the instruction. This may have a minor impact on workloads using the (U)MONITOR instruction.		If IA32_arch_capabilities [30]=1
63:8	Reserved.		
Register Address: 174	H, 372	IA32_SYSENTER_CS	
SYSENTER_CS_MSR (R	/W)		06_01H
15:0	CS Selector.		
31:16	Not used.		Can be read and written.
63:32	Not used.		Writes ignored; reads return zero.
Register Address: 175	Н, 373	IA32_SYSENTER_ESP	
SYSENTER_ESP_MSR (R/W)		06_01H
Register Address: 176	Н, 374	IA32_SYSENTER_EIP	
SYSENTER_EIP_MSR (F	?/W)	·	06_01H
Register Address: 179	Н, 377	IA32_MCG_CAP (MCG_CAP)	
Global Machine Check C	apability (R/O)		06_01H
7:0	Count: Number of reporting banks.		
8	MCG_CTL_P: IA32_MCG_CTL is pre	sent if this bit is set.	
9	MCG_EXT_P: Extended machine check state registers are present if this bit is set.		
10	MCP_CMCI_P: Support for correcte	d MC error event is present.	06_01H
11	MCG_TES_P: Threshold-based erro is set.	r status register are present if this bit	

Registe	r Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	MSR/Bit Description	
15:12	Reserved.		
23:16	MCG_EXT_CNT: Number of extended present.	MCG_EXT_CNT: Number of extended machine check state registers present.	
24	MCG_SER_P: The processor support set.	ts software error recovery if this bit is	
25	Reserved.		
26	be invoked when an error is detect platform specific information in an	ocessor allows platform firmware to ted so that it may provide additional ACPI format "Generic Error Data uded in machine check bank registers.	06_3EH
27		ocessor supports extended state in MSR necessary to configure Local	06_3EH
63:28	Reserved.		
Register Address: 17	7AH, 378	IA32_MCG_STATUS (MCG_STATUS)	
Global Machine Chec	k Status (R/W)		06_01H
0	RIPV. Restart IP valid.		06_01H
1	EIPV. Error IP valid.		06_01H
2	MCIP. Machine check in progress.		06_01H
3	LMCE_S.		If IA32_MCG_CAP.LMCE_P[27] =1
63:4	Reserved.		
Register Address: 17	7BH, 379	IA32_MCG_CTL (MCG_CTL)	
Global Machine Chec	k Control (R/W)		If IA32_MCG_CAP.CTL_P[8] =1
Register Address: 18	30H—185H, 384—389	N/A	
Reserved			06_0EH ²
Register Address: 18	36H, 390	IA32_PERFEVTSEL0 (PERFEVTSEL0)	
Performance Event	Select Register 0 (R/W)	L	If CPUID.OAH: EAX[15:8] > 0
7:0	Event Select: Selects a performanc	e event logic unit.	
15:8	UMask: Qualifies the microarchitect selected event logic.	tural condition to detect on the	
16	USR: Counts while in privilege level	l is not ring 0.	
17	OS: Counts while in privilege level i	s ring 0.	
18	Edge: Enables edge detection if set	t.	
19	PC: Enables pin control.		
20	INT: Enables interrupt on counter o	overflow.	
21	conditions occurring across all logic core. When set to 0, the counter or	AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.	
22	EN: Enables the corresponding pert counting when this bit is set.	formance counter to commence	

Register A	Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
23	INV: Invert the CMASK.		
31:24	CMASK: When CMASK is not zero, the corresponding performance counter increments each cycle if the event count is greater than or equal to the CMASK.		
63:32	Reserved.		
Register Address: 187	H, 391	IA32_PERFEVTSEL1 (PERFEVTSEL1)	
Performance Event Sel	ect Register 1 (R/W)	•	If CPUID.0AH: EAX[15:8] > 1
Register Address: 188	Н, 392	IA32_PERFEVTSEL2	
Performance Event Sel	ect Register 2 (R/W)	•	If CPUID.0AH: EAX[15:8] > 2
Register Address: 189	Н, 393	IA32_PERFEVTSEL3	
Performance Event Sel	ect Register 3 (R/W)	•	If CPUID.0AH: EAX[15:8] > 3
Register Address: 18A	Н, 394	IA32_PERFEVTSEL4	
Performance Event Sel	ect Register 4 (R/W)	•	If CPUID.OAH: EAX[15:8] > 4
Register Address: 18Bl	Н, 395	IA32_PERFEVTSEL5	
Performance Event Sel	ect Register 5 (R/W)	•	If CPUID.0AH: EAX[15:8] > 5
Register Address: 18Ch	H, 396	IA32_PERFEVTSEL6	
Performance Event Sel	ect Register 6 (R/W)		If CPUID.0AH: EAX[15:8] > 6
Register Address: 18DI	Н, 397	IA32_PERFEVTSEL7	
Performance Event Sel	ect Register 7 (R/W)	•	If CPUID.0AH: EAX[15:8] > 7
Register Address: 18EH	H, 398	IA32_PERFEVTSEL8	
Performance Event Sel	ect Register 8 (R/W)	•	If CPUID.0AH: EAX[15:8] > 8
Register Address: 18FF	H, 399	IA32_PERFEVTSEL9	
Performance Event Sel	ect Register 9 (R/W)	•	If CPUID.0AH: EAX[15:8] > 9
Register Address: 18A	H—194H, 394—404	N/A	
Reserved.		•	06_0EH ³
Register Address: 195	H, 405	IA32_OVERCLOCKING_STATUS	
Overclocking Status (R	/0)	•	
IA32_ARCH_CAPABILIT	[IES[bit 23] enumerates support for	this MSR.	
0	Overclocking Utilized		
	Indicates if specific forms of overclocking have been enabled on this boo or reset cycle: 0 indicates no, 1 indicates yes.		
1	Undervolt Protection		
	Indicates if the "Dynamic OC Undervolt Protection" security feature is active: 0 indicates disabled, 1 indicates enabled.		
2	Overclocking Secure Status		
	Indicates that overclocking capabilities have been unlocked by BIOS, with or without overclocking: 0 indicates Not Secured, 1 indicates Secure.		
63:3	Reserved.		
Register Address: 196	H—197H, 406—407	N/A	
Reserved.			06_0EH ³

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields MSR/Bit Description** Comment Register Address: 198H, 408 IA32_PERF_STATUS Current Performance Status (R/O) 0F 03H See Section 16.1.1, "Software Interface For Initiating Performance State Transitions." Current Performance State Value. 15:0 63:16 Reserved. Register Address: 199H, 409 IA32_PERF_CTL Performance Control MSR (R/W) 0F_03H Software makes a request for a new Performance state (P-State) by writing this MSR. See Section 16.1.1, "Software Interface For Initiating Performance State Transitions." 15:0 Target performance State Value. 31:16 Reserved. 32 Intel® Dynamic Acceleration Technology Engage (R/W) 06 OFH (Mobile only) When set to 1: Disengages Intel Dynamic Acceleration Technology. 63:33 Reserved. Register Address: 19AH, 410 **IA32 CLOCK MODULATION** Clock Modulation Control (R/W) If CPUID.01H:EDX[22] = 1 See Section 16.8.3, "Software Controlled Clock Modulation." 0 Extended On-Demand Clock Modulation Duty Cycle. If CPUID.06H:EAX[5] = 1 3:1 On-Demand Clock Modulation Duty Cycle: Specific encoded values for If CPUID.01H:EDX[22] = 1 target duty cycle modulation. 4 On-Demand Clock Modulation Enable: Set 1 to enable modulation. If CPUID.01H:EDX[22] = 1 63:5 Reserved. Register Address: 19BH, 411 IA32 THERM INTERRUPT Thermal Interrupt Control (R/W) If CPUID.01H:EDX[22] = 1 Enables and disables the generation of an interrupt on temperature transitions detected with the processor's thermal sensors and thermal monitor. See Section 16.8.2, "Thermal Monitor." 0 High-Temperature Interrupt Enable If CPUID.01H:EDX[22] = 1 1 Low-Temperature Interrupt Enable If CPUID.01H:EDX[22] = 1 2 PROCHOT# Interrupt Enable If CPUID.01H:EDX[22] = 1 3 FORCEPR# Interrupt Enable If CPUID.01H:EDX[22] = 1 4 Critical Temperature Interrupt Enable If CPUID.01H:EDX[22] = 1 7:5 Reserved. 14:8 Threshold #1 Value If CPUID.01H:EDX[22] = 1 15 Threshold #1 Interrupt Enable If CPUID.01H:EDX[22] = 1 22:16 Threshold #2 Value If CPUID.01H:EDX[22] = 1 23 Threshold #2 Interrupt Enable If CPUID.01H:EDX[22] = 1 24 **Power Limit Notification Enable** If CPUID.06H:EAX[4] = 125 Hardware Feedback Notification Enable If CPUID.06H:EAX[24] = 1

Table 2-2. IA-32 Architectural MSRs (Contd.) Register Address: Hex, Decimal Architectural MSR Na		me (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
63:26	Reserved.		
Register Address: 190	H, 412	A32_THERM_STATUS	
Thermal Status Inform	nation (R/O)		If CPUID.01H:EDX[22] = 1
Contains status inforn monitoring facilities.	nation about the processor's thermal se	nsor and automatic thermal	
See Section 16.8.2, "T	hermal Monitor."		
0	Thermal Status (R/O)		If CPUID.01H:EDX[22] = 1
1	Thermal Status Log (R/W)		If CPUID.01H:EDX[22] = 1
2	PROCHOT # or FORCEPR# event (R/C	D)	If CPUID.01H:EDX[22] = 1
3	PROCHOT # or FORCEPR# log (R/WC	0)	If CPUID.01H:EDX[22] = 1
4	Critical Temperature Status (R/O)		If CPUID.01H:EDX[22] = 1
5	Critical Temperature Status log (R/W	CO)	If CPUID.01H:EDX[22] = 1
6	Thermal Threshold #1 Status (R/O)		If CPUID.01H:ECX[8] = 1
7	Thermal Threshold #1 log (R/WCO)		If CPUID.01H:ECX[8] = 1
8	Thermal Threshold #2 Status (R/O)		If CPUID.01H:ECX[8] = 1
9	Thermal Threshold #2 log (R/WC0)		If CPUID.01H:ECX[8] = 1
10	Power Limitation Status (R/O)		If CPUID.06H:EAX[4] = 1
11	Power Limitation log (R/WCO)		If CPUID.06H:EAX[4] = 1
12	Current Limit Status (R/O)		If CPUID.06H:EAX[7] = 1
13	Current Limit log (R/WCO)		If CPUID.06H:EAX[7] = 1
14	Cross Domain Limit Status (R/O)		If CPUID.06H:EAX[7] = 1
15	Cross Domain Limit log (R/WCO)		If CPUID.06H:EAX[7] = 1
22:16	Digital Readout (R/O)		If CPUID.06H:EAX[0] = 1
26:23	Reserved.		
30:27	Resolution in Degrees Celsius (R/O)		If CPUID.06H:EAX[0] = 1
31	Reading Valid (R/O)		If CPUID.06H:EAX[0] = 1
63:32	Reserved.		
Register Address: 1A0	H, 416	A32_MISC_ENABLE	
Enable Misc. Processo	Features (R/W)		
Allows a variety of pro	pcessor functions to be enabled and dis	abled.	
0	Fast-Strings Enable When set, the fast-strings feature (for REP MOVS and REP STORS) is enabled (default). When clear, fast-strings are disabled.		OF_OH
2:1	Reserved.		

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)		
Bit Fields	Bit Fields MSR/Bit Description		Comment	
3	 Automatic Thermal Control Circuit Enable (R/W) 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows the processor to automatically reduce power consumption in response to TCC activation. 0 = Disabled. Note: In some products clearing this bit might be ignored in critical thermal conditions, and TM1, TM2, and adaptive thermal throttling will still be activated. The default value of this field varies with product. See respective tables where default value is listed. 		OF_OH	
6:4	Reserved.			
7	_	Performance Monitoring Available (R) 1 = Performance monitoring enabled.		
10:8	Reserved.			
11	Branch Trace Storage Unavailable (R/O) 1 = Processor doesn't support branch trace storage (BTS). 0 = BTS is supported.		OF_OH	
12	Processor Event Based Sampling (PEBS) Unavailable (R/O) 1 = PEBS is not supported. 0 = PEBS is supported.		06_0FH	
15:13	Reserved.			
16	Enhanced Intel SpeedStep Technology Enable (R/W) 0= Enhanced Intel SpeedStep Technology disabled. 1 = Enhanced Intel SpeedStep Technology enabled.		If CPUID.01H: ECX[7] =1	
17	Reserved.			
18	supported. Software attempts to execute MO this bit is 0. When this bit is set to 1 (default), N	dicates that MONITOR/MWAIT are not	0F_03H	
		ot set (CPUID.01H:ECX[bit 0] = 0), the bit. BIOS must leave it in the default E3 feature flag is set to 0 may		
21:19	Reserved.	Reserved.		
22	Limit CPUID Maxval (R/W) When this bit is set to 1, CPUID.001 EAX[7:0] of 2.	H returns a maximum value in	CPUID.0H:EAX > 2 and CPUID.(EAX = 07H, ECX = 1):EBX. CPUIDMAXVAL_LIM_RMV [bit 3] = 0	

Register Address: Hex, Decimal Architectura		Architectural MSR Nam	SR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
23	xTPR Message Disable (R/W) When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority.		If CPUID.01H:ECX[14] = 1	
63:24	Reserved. Note: Some older processors defined one of these bits as a disable for the execute-disable feature of paging. If a processor supports this bit, this information is provided in the model-specific tables. See Table 2-3 for the definition of this bit.			
Register Address: 1B0	H, 432	IA32_ENERGY_PERF_BIAS		
Performance Energy B	ias Hint (R/W)	•	If CPUID.6H:ECX[3] = 1	
3:0	Power Policy Preference: 0 indicates preference to highest p 15 indicates preference to maximized			
63:4	Reserved.			
Register Address: 1B1	Н, 433	IA32_PACKAGE_THERM_STATUS		
Package Thermal Status Information (R/O) Contains status information about the package's thermal sensor. See Section 16.9, "Package Level Thermal Management."		If CPUID.06H: EAX[6] = 1		
0	Pkg Thermal Status (R/O)			
1	Pkg Thermal Status Log (R/W)			
2	Pkg PROCHOT # event. (R/O)			
3	Pkg PROCHOT # log. (R/WCO)			
4	Pkg Critical Temperature Status. (R/O)			
5	Pkg Critical Temperature Status Log. (R/WC0)			
6	Pkg Thermal Threshold #1 Status. (R/O)			
7	Pkg Thermal Threshold #1 Log. (R/WCO)			
8	Pkg Thermal Threshold #2 Status.	(R/O)		
9	Pkg Thermal Threshold #1 Log. (R/WCO)			
10	Pkg Power Limitation Status. (R/O)			
11	Pkg Power Limitation Log. (R/WCO)			
15:12	Reserved.			
22:16	Pkg Digital Readout. (R/O)			
25:23	Reserved.			
26	Hardware Feedback Interface Structure Change Status.		If CPUID.06H:EAX.[19] = 1	
63:27	Reserved.			
Register Address: 1B2H, 434 IA32_PACKAGE_THERM_INTERRU				
package's thermal sens	e generation of an interrupt on temp	perature transitions detected with the	If CPUID.06H: EAX[6] = 1	

Register Address: Hex, Decimal		, ,	ctural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
0	Pkg High-Temperature Interrupt Enable.			
1	Pkg Low-Temperature Interrupt Enable.			
2	Pkg PROCHOT# Interrupt Enable.			
3	Reserved.			
4	Pkg Overheat Interrupt Enable.			
7:5	Reserved.			
14:8	Pkg Threshold #1 Value.			
15	Pkg Threshold #1 Interrupt Enable	2.		
22:16	Pkg Threshold #2 Value.			
23	Pkg Threshold #2 Interrupt Enable).		
24	Pkg Power Limit Notification Enab	le.		
25	Hardware Feedback Interrupt Enal	ble.	If CPUID.06H:EAX.[19] = 1	
63:26	Reserved.			
Register Address: 1C	4H, 452	IA32_XFD		
Extended Feature Dis	sable Control (R/W)		If CPUID.(EAX=0DH,ECX=1):	
	E-enabled features are temporarily di	sabled.	EAX[4] = 1	
See Section 13.14 of Volume 1.	the Intel $^{ extsf{R}}$ 64 and IA-32 Architecture	s Software Developer's Manual,		
Register Address: 1C	5H, 453	IA32_XFD_ERR	•	
Extended Feature Di	Extended Feature Disable Error Code (R/W)		If CPUID.(EAX=0DH,ECX=1):	
	E-enabled features caused a fault due	-	EAX[4] = 1	
See Section 13.14 of Volume 1.	the Intel [®] 64 and IA-32 Architecture	es Software Developer's Manual,		
Register Address: 1D9H, 473 IA32_DEBUGCTL (MSR_DEBUGCTLA		IA32_DEBUGCTL (MSR_DEBUGCTLA,	MSR_DEBUGCTLB)	
Trace/Profile Resource Control (R/W)		•	06_0EH	
0		LBR: Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.		
1		BTF: Setting this bit to 1 enables the processor to treat EFLAGS.TF as single-step on branches instead of single-step on instructions.		
2	BLD: Enable OS bus-lock detection. See Section 19.3.1.6 of the Intel [®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B.		If (CPUID.(EAX=07H, ECX=0):ECX[24] = 1)	
5:3	Reserved.			
6	TR: Setting this bit to 1 enables branch trace messages to be sent.		06_0EH	
7	BTS: Setting this bit enables branch trace messages (BTMs) to be logged in a BTS buffer.		06_0EH	
8	BTINT: When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full.		06_0EH	
9	1: BTS_OFF_OS: When set, BTS or	1: BTS_OFF_OS: When set, BTS or BTM is skipped if CPL = 0.		
	BTS_OFF_USR: When set, BTS or BTM is skipped if CPL > 0.		06_0FH	

Register Address: Hex, Decimal Architectural MSR N		me (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
11	FREEZE_LBRS_ON_PMI: When set, the LBR stack is frozen on a PMI request.		If CPUID.01H: ECX[15] = 1 && CPUID.0AH: EAX[7:0] > 1
12		FREEZE_PERFMON_ON_PMI: When set, each ENABLE bit of the global counter control MSR are frozen (address 38FH) on a PMI request.	
13	ENABLE_UNCORE_PMI: When set, receive and generate PMI on beha		06_1AH
14	FREEZE_WHILE_SMM: When set, fi while in SMM.	reezes PerfMon and trace messages	If IA32_PERF_CAPABILITIES[12] = 1
15	RTM_DEBUG: When set, enables D	R7 debug bit on XBEGIN.	If (CPUID.(EAX=07H, ECX=0):EBX[11] = 1)
63:16	Reserved.		
Register Address: 10	DDH, 477	IA32_LER_FROM_IP	
Last Event Record Se	ource IP Register (R/W)		
63:0	FROM_IP The source IP of the recorded bra	nch or event in canonical form	Reset Value: 0
Register Address: 10		IA32_LER_TO_IP	
	estination IP Register (R/W)		
			Depart Values 0
63:0	-	l branch or event, in canonical form.	Reset Value: 0
Register Address: 16		IA32_LER_INFO	
55:0	ast Event Record Info Register (R/W) 5:0 Undefined, may be zero or non-zero. Writes of non- zero values do not fault, but reads may return a different value.		Reset Value: 0
59:56	BR_TYPE	BR_TYPE The branch type recorded by this LBR. Encodings match those of	
60	Undefined, may be zero or non-ze	Undefined, may be zero or non-zero. Writes of non- zero values do not fault, but reads may return a different value.	
61	TSX_ABORT This LBR record is a TSX abort. On	TSX_ABORT This LBR record is a TSX abort. On processors that do not support Intel [®] TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0),	
62	IN_TSX This LBR record records a branch that retired during a TSX transaction. On processors that do not support Intel® TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined.		Reset Value: 0
63	MISPRED The recorded branch taken/not-taken resolution (for conditional branches) or target (for any indirect branch, including RETs) was mispredicted.		Reset Value: 0
Register Address: 1F	2H, 498	IA32_SMRR_PHYSBASE	
SMRR Base Address Base address of SMN	(Writeable only in SMM)		If IA32_MTRRCAP.SMRR[11] = 1

Register Address: Hex, Decimal Architectural MSR I		me (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
7:0	Type. Specifies memory type of the range.		
11:8	Reserved.		
31:12	PhysBase		
	SMRR physical Base Address.		
63:32	Reserved.		
Register Address: 1F	3H, 499	IA32_SMRR_PHYSMASK	
SMRR Range Mask (V	Vriteable only in SMM)		If IA32_MTRRCAP[SMRR] = 1
Range Mask of SMM	memory range.		
10:0	Reserved.		
11	Valid		
	Enable range mask.		
31:12	PhysMask		
	SMRR address range mask.		
63:32	Reserved.		
Register Address: 1F	8H, 504	IA32_PLATFORM_DCA_CAP	
DCA Capability (R)			If CPUID.01H: ECX[18] = 1
Register Address: 1F	9H, 505	IA32_CPU_DCA_CAP	
If set, CPU supports	Prefetch-Hint type.	-	If CPUID.01H: ECX[18] = 1
Register Address: 1F	AH, 506	IA32_DCA_0_CAP	
DCA type 0 Status a	nd Control register.		If CPUID.01H: ECX[18] = 1
0	DCA_ACTIVE: Set by HW when D are set.	DCA is fuse-enabled and no defeatures	
2:1	TRANSACTION		
6:3	DCA_TYPE		
10:7	DCA_QUEUE_SIZE		
12:11	Reserved.		
16:13	DCA_DELAY: Writes will update	DCA_DELAY: Writes will update the register but have no HW side-effect.	
23:17	Reserved.		
24	SW_BLOCK: SW can request DCA	SW_BLOCK: SW can request DCA block by setting this bit.	
25	Reserved.		
26	HW_BLOCK: Set when DCA is blocked by HW (e.g., CRO.CD = 1).		
31:27	Reserved.		
Register Address: 20	0H, 512	IA32_MTRR_PHYSBASE0 (MTRRphys	sBase0)
See Section 13.11.2.	3, "Variable Range MTRRs."		If IA32_MTRRCAP[7:0] > 0
Register Address: 20	1H, 513	IA32_MTRR_PHYSMASKO	
MTRRphysMask0			If IA32_MTRRCAP[7:0] > 0
Register Address: 20	2H, 514	IA32_MTRR_PHYSBASE1	
 MTRRphysBase1			If IA32_MTRRCAP[7:0] > 1

Register Add Bit Fields Register Address: 203H, 9 MTRRphysMask1 Register Address: 204H, 9		/Bit Description	ISR Name (Former MSR Name) Comment
Register Address: 203H, MTRRphysMask1			Comment
MTRRphysMask1	515		
		IA32_MTRR_PHYSMASK1	
Register Address: 204H,			If IA32_MTRRCAP[7:0] > 1
<u> </u>	516	IA32_MTRR_PHYSBASE2	
MTRRphysBase2			If IA32_MTRRCAP[7:0] > 2
Register Address: 205H,	517	IA32_MTRR_PHYSMASK2	
MTRRphysMask2			If IA32_MTRRCAP[7:0] > 2
Register Address: 206H,	518	IA32_MTRR_PHYSBASE3	
MTRRphysBase3			If IA32_MTRRCAP[7:0] > 3
Register Address: 207H,	519	IA32_MTRR_PHYSMASK3	
MTRRphysMask3			If IA32_MTRRCAP[7:0] > 3
Register Address: 208H,	520	IA32_MTRR_PHYSBASE4	
MTRRphysBase4			If IA32_MTRRCAP[7:0] > 4
Register Address: 209H,	521	IA32_MTRR_PHYSMASK4	
MTRRphysMask4			If IA32_MTRRCAP[7:0] > 4
Register Address: 20AH,	522	IA32_MTRR_PHYSBASE5	
MTRRphysBase5			If IA32_MTRRCAP[7:0] > 5
Register Address: 20BH,	523	IA32_MTRR_PHYSMASK5	
MTRRphysMask5			If IA32_MTRRCAP[7:0] > 5
Register Address: 20CH, 5	524	IA32_MTRR_PHYSBASE6	
MTRRphysBase6			If IA32_MTRRCAP[7:0] > 6
Register Address: 20DH,	525	IA32_MTRR_PHYSMASK6	
MTRRphysMask6			If IA32_MTRRCAP[7:0] > 6
Register Address: 20EH, 5	526	IA32_MTRR_PHYSBASE7	
MTRRphysBase7			If IA32_MTRRCAP[7:0] > 7
Register Address: 20FH, 5	527	IA32_MTRR_PHYSMASK7	
MTRRphysMask7			If IA32_MTRRCAP[7:0] > 7
Register Address: 210H,	528	IA32_MTRR_PHYSBASE8	
MTRRphysBase8			If IA32_MTRRCAP[7:0] > 8
Register Address: 211H,	529	IA32_MTRR_PHYSMASK8	
MTRRphysMask8			If IA32_MTRRCAP[7:0] > 8
Register Address: 212H,	530	IA32_MTRR_PHYSBASE9	<u> </u>
MTRRphysBase9			If IA32_MTRRCAP[7:0] > 9
Register Address: 213H,	531	IA32_MTRR_PHYSMASK9	· · · · ·
MTRRphysMask9			If IA32_MTRRCAP[7:0] > 9
Register Address: 250H, 5	592	IA32_MTRR_FIX64K_00000	
MTRRfix64K_00000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 258H, (600	IA32_MTRR_FIX16K_80000	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/E	Bit Description	Comment
MTRRfix16K_80000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 259	H, 601	IA32_MTRR_FIX16K_A0000	
MTRRfix16K_A0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 268	H, 616	IA32_MTRR_FIX4K_C0000 (MTRRfix	(4K_C0000)
See Section 13.11.2.2,	"Fixed Range MTRRs."		If CPUID.01H: EDX.MTRR[12] =1
Register Address: 269	H, 617	IA32_MTRR_FIX4K_C8000	•
MTRRfix4K_C8000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26A	H, 618	IA32_MTRR_FIX4K_D0000	-
MTRRfix4K_D0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26B	H, 619	IA32_MTRR_FIX4K_D8000	
MTRRfix4K_D8000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26Cl	H, 620	IA32_MTRR_FIX4K_E0000	
MTRRfix4K_E0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26D	H, 621	IA32_MTRR_FIX4K_E8000	
MTRRfix4K_E8000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26E	H, 622	IA32_MTRR_FIX4K_F0000	
MTRRfix4K_F0000			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 26FI	H, 623	IA32_MTRR_FIX4K_F8000	
MTRRfix4K_F8000.			If CPUID.01H: EDX.MTRR[12] =1
Register Address: 277	H, 631	IA32_PAT	
IA32_PAT (R/W)			If CPUID.01H: EDX.MTRR[16] =1
2:0	PAO		
7:3	Reserved.		
10:8	PA1		
15:11	Reserved.		
18:16	PA2		
23:19	Reserved.		
26:24	РАЗ		
31:27	Reserved.		
34:32	PA4		
39:35	Reserved.		
42:40	PA5		
47:43	Reserved.		
50:48	PA6		
55:51	Reserved.		
58:56	PA7		
63:59	Reserved.		

Register	Table 2-2. IA-3 Address: Hex, Decimal	Architectural MSR Name (Former MSR Name)	
		t Description Comment	
Register Address: 280		IA32_MC0_CTL2	
	CMCI capability for bank 0. (R/W)		If IA32_MCG_CAP[10] = 1 &&
	'IA32_MCi_CTL2 MSRs."		IA32_MCG_CAP[7:0] > 0
14:0	Corrected error count threshold.		
29:15	Reserved.		
30	CMCI_EN		
63:31	Reserved.		
Register Address: 281	H, 641	IA32_MC1_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)	-	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 1
Register Address: 282	H, 642	IA32_MC2_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 2
Register Address: 283	H, 643	IA32_MC3_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 3
Register Address: 284	Н, 644	IA32_MC4_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 4
Register Address: 285	H, 645	IA32_MC5_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)	•	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 5
Register Address: 286	H, 646	IA32_MC6_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 6
Register Address: 287	H, 647	IA32_MC7_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 7
Register Address: 288	H, 648	IA32_MC8_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 8
Register Address: 289	H, 649	IA32_MC9_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 9
Register Address: 28A	Н, 650	IA32_MC10_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 10
Register Address: 28B	H, 651	IA32_MC11_CTL2	
Same fields as IA32_M	ICO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 11
Register Address: 28C	Н, 652	IA32_MC12_CTL2	

Register Address: Hex, Decimal		A-32 Architectural M	tectural MSR Name (Former MSR Name)
Bit Fields MSR/Bit		/Bit Description	Comment
Same fields as IA32_MC0	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 12
Register Address: 28DH, 6	553	IA32_MC13_CTL2	
Same fields as IA32_MC0	_CTL2. (R/W)	•	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 13
Register Address: 28EH, 6	554	IA32_MC14_CTL2	
Same fields as IA32_MC0	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 14
Register Address: 28FH, 6	555	IA32_MC15_CTL2	
Same fields as IA32_MC0	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 15
Register Address: 290H, 6	556	IA32_MC16_CTL2	
Same fields as IA32_MC0	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 16
Register Address: 291H, 6	557	IA32_MC17_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 17
Register Address: 292H, 6	558	IA32_MC18_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 18
Register Address: 293H, 6	559	IA32_MC19_CTL2	
Same fields as IA32_MC0	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 19
Register Address: 294H, 6	560	IA32_MC20_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 20
Register Address: 295H, 6	561	IA32_MC21_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 21
Register Address: 296H, 6	562	IA32_MC22_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 22
Register Address: 297H, 6	563	IA32_MC23_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 23
Register Address: 298H, 6	564	IA32_MC24_CTL2	
Same fields as IA32_MCO	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 24
Register Address: 299H, 6	565	IA32_MC25_CTL2	
Same fields as IA32_MC0	_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 25
Register Address: 29AH, 6	566	IA32_MC26_CTL2	

Table 2-2	IA-32 Archite	ctural MSRs	(Contd)
	IA-JL AICHIC		(Conta.)

Register Address: Hex, Decimal		Architectural M	SR Name (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
Same fields as IA32_N	1CO_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 26
Register Address: 29E	3H, 667	IA32_MC27_CTL2	
Same fields as IA32_N	1C0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 27
Register Address: 290	CH, 668	IA32_MC28_CTL2	
Same fields as IA32_N	1C0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 28
Register Address: 290	DH, 669	IA32_MC29_CTL2	
Same fields as IA32_N	1C0_CTL2. (R/W)	1	If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 29
Register Address: 298	H, 670	IA32_MC30_CTL2	
Same fields as IA32_N	1C0_CTL2. (R/W)		If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 30
Register Address: 29F	H, 671	IA32_MC31_CTL2	
Same fields as IA32_MC0_CTL2. (R/W)			If IA32_MCG_CAP[10] = 1 && IA32_MCG_CAP[7:0] > 31
Register Address: 2D0	CH, 732	IA32_INTEGRITY_STATUS	
IA32_INTEGRITY_STATUS (R/O) Provides status information for integrity features.		If CPUID(EAX=70H, ECX=1H).EDX[24]=1	
0	I_AM_IN_STATIC_LSM O: Static LSM is not active on this logical processor. 1: Static LSM is active on this logical processor.		
63:1	Reserved.		
Register Address: 2FF	H, 767	IA32_MTRR_DEF_TYPE	
MTRRdefType (R/W)			If CPUID.01H: EDX.MTRR[12] =1
2:0	Default Memory Type		
9:3	Reserved.		
10	Fixed Range MTRR Enable		
11	MTRR Enable	MTRR Enable	
63:12	Reserved.		
Register Address: 309	9H, 777	IA32_FIXED_CTR0	
Fixed-Function Perfo	rmance Counter O (R/W): Counts Inst	r_Retired.Any.	If CPUID.0AH:EDX[4:0] >0 CPUID.0AH:ECX[0] = 1 CPUID.23H.1H:EBX[0] = 1
Register Address: 30A	AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter 1 (R/W): Counts CPU_		_CLK_Unhalted.Core.	If CPUID.0AH:EDX[4:0] >1 CPUID.0AH:ECX[1] = 1 CPUID.23H.1H:EBX[1] = 1
Register Address: 30E	3H, 779	IA32_FIXED_CTR2	· · · · · ·

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields** MSR/Bit Description Comment Fixed-Function Performance Counter 2 (R/W): Counts CPU_CLK_Unhalted.Ref. If CPUID.0AH:EDX[4:0] >2 || CPUID.0AH:ECX[2] = 1 || CPUID.23H.1H:EBX[2] = 1 IA32_FIXED_CTR3 Register Address: 30CH, 780 Fixed-Function Performance Counter 3 (R/W): Top-down Microarchitecture Analysis unhalted If CPUID.0AH:EDX[4:0] >3 || number of available slots. CPUID.0AH:ECX[3] = 1 || CPUID.23H.1H:EBX[3] = 1 Register Address: 30DH, 781 IA32_FIXED_CTR4 Fixed-Function Performance Counter 4 (R/W): Top-down bad speculation. If CPUID.0AH:EDX[4:0] >4 || CPUID.0AH:ECX[4] = 1 || CPUID.23H.1H:EBX[4] = 1 47:0 FIXED COUNTER Top-down bad speculation counter. 63:46 Reserved. Register Address: 30EH, 782 IA32_FIXED_CTR5 Fixed-Function Performance Counter 5 (R/W): Top-down Frontend Bound. If CPUID.0AH:EDX[4:0] >5 || CPUID.0AH:ECX[5] = 1 || CPUID.23H.1H:EBX[5] = 1 47:0 FIXED COUNTER Top-down Frontend Bound counter. 63:46 Reserved. Register Address: 30FH, 783 IA32 FIXED CTR6 Fixed-Function Performance Counter 6 (R/W): Top-down retiring. If CPUID.OAH:EDX[4:0] >6 || CPUID.0AH:ECX[6] = 1 || CPUID.23H.1H:EBX[6] = 1 47:0 FIXED COUNTER Top-down Retiring counter. 63:46 Reserved. Register Address: 345H, 837 IA32_PERF_CAPABILITIES Read Only MSR that enumerates the existence of performance monitoring features. (R/O) If CPUID.01H: ECX[15] = 1 5:0 LBR format 6 PEBS Trap 7 PEBSSaveArchRegs 11:8 PEBS Record Format 12 1: Freeze while SMM is supported. 13 1: Full width of counter writable via IA32_A_PMCx. 14 PEBS BASELINE 15 1: Performance metrics available. 16 1: PEBS output will be written into the Intel PT trace stream. If CPUID.0x7.0.EBX[25]=1 17 1: Indicates support for PEBS Retire Latency output. 18 TSX_ADDRESS

Register Address: Hex, Decimal Architectural MSR Name			e (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
19	RDPMC_METRICS_CLEAR			
63:20	Reserved.			
Register Address: 38	3DH, 909	IA32_FIXED_CTR_CTRL		
	ormance Counter Control (R/W) while the results of ANDing respective	enable bit in	If CPUID.OAH: EAX[7:0] > 1	
	_CTRL with the corresponding OS or U			
0	EN0_OS: Enable Fixed Counter 0 to	o count while CPL = 0.		
1	ENO_Usr: Enable Fixed Counter 0 t	o count while CPL > 0.		
2			If CPUID.0AH:EAX[7:0] > 2 && CPUID.0AH:EDX[15]=0	
3	ENO_PMI: Enable PMI when fixed co	ounter 0 overflows.		
4	EN1_OS: Enable Fixed Counter 1to	count while CPL = 0.		
5	EN1_Usr: Enable Fixed Counter 1 to	o count while CPL > 0.		
6	AnyThr1: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.		If CPUID.OAH:EAX[7:0] > 2 && CPUID.OAH:EDX[15]=0	
7	EN1_PMI: Enable PMI when fixed counter 1 overflows.			
8	EN2_OS: Enable Fixed Counter 2 to count while CPL = 0.			
9	EN2_Usr: Enable Fixed Counter 2 t	o count while CPL > 0.		
10	AnyThr2: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.		If CPUID.0AH:EAX[7:0] > 2 && CPUID.0AH:EDX[15]=0	
11	EN2_PMI: Enable PMI when fixed co	ounter 2 overflows.		
12	EN3_OS: Enable Fixed Counter 3 to	o count while CPL = 0.		
13	EN3_Usr: Enable Fixed Counter 3 t	o count while CPL > 0.		
14	Reserved.			
15	EN3_PMI: Enable PMI when fixed co	EN3_PMI: Enable PMI when fixed counter 3 overflows.		
63:16	Reserved.			
Register Address: 38EH, 910 IA32_PERF_GLOBAL_STATUS				
Global Performance	Counter Status (R/O)		If CPUID.OAH: EAX[7:0] > 0 II (CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=014H, ECX=0):ECX[0] = 1)	
0	Ovf_PMC0: Overflow status of IA3	2_PMC0.	If CPUID.OAH: EAX[15:8] > 0	
1	Ovf_PMC1: Overflow status of IA3	2_PMC1.	If CPUID.0AH: EAX[15:8] > 1	
2	Ovf_PMC2: Overflow status of IA3	2_PMC2.	If CPUID.0AH: EAX[15:8] > 2	
3	Ovf_PMC3: Overflow status of IA3	2_РМСЗ.	If CPUID.OAH: EAX[15:8] > 3	

Register Address: Hex, Decimal Architectural MSR Name			e (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description		
n	Ovf_PMCn: Overflow status of IA32	Ovf_PMCn: Overflow status of IA32_PMCn.		
31:n+1	Reserved.			
32	Ovf_FixedCtr0: Overflow status of	IA32_FIXED_CTR0.	If CPUID.0AH: EAX[7:0] > 1	
33	Ovf_FixedCtr1: Overflow status of	IA32_FIXED_CTR1.	If CPUID.OAH: EAX[7:0] > 1	
34	Ovf_FixedCtr2: Overflow status of	IA32_FIXED_CTR2.	If CPUID.OAH: EAX[7:0] > 1	
32+m	Ovf_FixedCtrm: Overflow status of	f IA32_FIXED_CTRm.	If CPUID.0AH:ECX[m] == 1 CPUID.0AH:EDX[4:0] > m	
47:33+m	Reserved.			
48	OVF_PERF_METRICS: If this bit is se counter has overflowed and a PMI i fixed counter 3 should normally ha overflow occurred.	is triggered; however, an overflow of		
54:49	Reserved.			
55	Trace_ToPA_PMI: A PMI occurred d that was completely filled.	Trace_ToPA_PMI: A PMI occurred due to a ToPA entry memory buffer that was completely filled.		
57:56	Reserved.			
58	LBR_Frz. LBRs are frozen due to:		If CPUID.OAH: EAX[7:0] > 3	
	 IA32_DEBUGCTL.FREEZE_LBR_C The LBR stack overflowed. 	 IA32_DEBUGCTL.FREEZE_LBR_ON_PMI=1. The LBR stack overflowed. 		
59	CTR_Frz. Performance counters in	the core PMU are frozen due to:	If CPUID.0AH: EAX[7:0] > 3	
		 IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI=1. One or more core PMU counters overflowed. 		
60		ASCI: Data in the performance counters in the core PMU may include contributions from the direct or indirect operation Intel SGX to protect an enclave.		
61	Ovf_Uncore: Uncore counter overfl	low status.	If CPUID.0AH: EAX[7:0] > 2	
62	OvfBuf: DS SAVE area Buffer overf	flow status.	If CPUID.0AH: EAX[7:0] > 0	
63	CondChgd: Status bits of this regist	ter have changed.	If CPUID.0AH: EAX[7:0] > 0	
Register Address: 38	3FH, 911	IA32_PERF_GLOBAL_CTRL		
Global Performance Counter Control (R/W) Counter increments while the result of ANDing the respective enable bit in this MSR with the corresponding OS or USR bits in the general-purpose or fixed counter control MSR is true.			If CPUID.0AH: EAX[7:0] > 0	
	EN_PMC0			
1	EN_PMC1			
2	EN_PMC2		If CPUID.0AH: EAX[15:8] > 1 If CPUID.0AH: EAX[15:8] > 2	
n	EN_PMCn			
31:n+1	Reserved.		If CPUID.OAH: EAX[15:8] > n	
32	EN_FIXED_CTR0		If CPUID.0AH: EDX[4:0] > 0	
33	EN_FIXED_CTR1		If CPUID.OAH: EDX[4:0] > 1	
34	EN_FIXED_CTR2		If CPUID.OAH: EDX[4:0] > 2	

Registe	er Address: Hex, Decimal	Architectural MSR Nar	ne (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
32+m	EN_FIXED_CTRm	EN_FIXED_CTRm	
47:33+m	Reserved.		
48	EN_PERF_METRICS: If this bit is se enabled, built-in performance met	et and fixed counter 3 is effectively rics are enabled.	
63:49	Reserved.		
Register Address: 39	90H, 912	IA32_PERF_GLOBAL_STATUS_RESE	Ŧ
Global Performance Counter Overflow Reset Control (R/W)		If CPUID.0AH: EAX[7:0] > 3 II (CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=14H, ECX=0):ECX[0] = 1)	
0	Set 1 to Clear Ovf_PMC0 bit.		If CPUID.0AH: EAX[15:8] > 0
1	Set 1 to Clear Ovf_PMC1 bit.		If CPUID.0AH: EAX[15:8] > 1
2	Set 1 to Clear Ovf_PMC2 bit.		If CPUID.0AH: EAX[15:8] > 2
Π	Set 1 to Clear Ovf_PMCn bit.		If CPUID.OAH: EAX[15:8] > n
31:n	Reserved.		
32	Set 1 to Clear Ovf_FIXED_CTR0 bi	Set 1 to Clear Ovf_FIXED_CTRO bit.	
33	Set 1 to Clear Ovf_FIXED_CTR1 bit.		If CPUID.OAH: EDX[4:0] > 1
34	Set 1 to Clear Ovf_FIXED_CTR2 bit.		If CPUID.OAH: EDX[4:0] > 2
32+m	Set 1 to Clear Ovf_FIXED_CTRm bit.		If CPUID.0AH:ECX[m] == 1 CPUID.0AH:EDX[4:0] > m
47:33+m	Reserved.	Reserved.	
48		RESET_OVF_PERF_METRICS: If this bit is set, it will clear the status bit in the IA32_PERF_GLOBAL_STATUS register for the PERF_METRICS counters.	
54:49	Reserved.		
55	Set 1 to Clear Trace_ToPA_PMI bit	Set 1 to Clear Trace_ToPA_PMI bit.	
57:56	Reserved.	Reserved.	
58	Set 1 to Clear LBR_Frz bit.	Set 1 to Clear LBR_Frz bit.	
59	Set 1 to Clear CTR_Frz bit.		
60	Set 1 to Clear ASCI bit.		
61	Set 1 to Clear Ovf_Uncore bit.		06_2EH
62	Set 1 to Clear OvfBuf bit.		If CPUID.OAH: EAX[7:0] > 0
63	Set 1 to clear CondChgd bit.		If CPUID.OAH: EAX[7:0] > 0
Register Address: 39	91H, 913	IA32_PERF_GLOBAL_STATUS_SET	

Register Address: Hex, Decimal Architectural MSR Nam			e (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description		
Global Performance Counter Overflow Set Control (R/W)		If CPUID.0AH: EAX[7:0] > 3 II (CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=014H, ECX=0):ECX[0] = 1)		
0	Set 1 to cause Ovf_PMC0 = 1.		If CPUID.0AH: EAX[7:0] > 3	
1	Set 1 to cause Ovf_PMC1 = 1.		If CPUID.0AH: EAX[15:8] > 1	
2	Set 1 to cause Ovf_PMC2 = 1.		If CPUID.0AH: EAX[15:8] > 2	
n	Set 1 to cause Ovf_PMCn = 1.		If CPUID.0AH: EAX[15:8] > n	
31:n	Reserved.			
32	Set 1 to cause Ovf_FIXED_CTR0 =	1.	If CPUID.0AH: EAX[7:0] > 3	
33	Set 1 to cause Ovf_FIXED_CTR1 =	1.	If CPUID.0AH: EAX[7:0] > 3	
34	Set 1 to cause Ovf_FIXED_CTR2 =	1.	If CPUID.0AH: EAX[7:0] > 3	
32+m	Set 1 to cause Ovf_FIXED_CTRm =	1.	If CPUID.0AH:ECX[m] == 1 CPUID.0AH:EDX[4:0] > m	
47:33+m	Reserved.			
48		SET_OVF_PERF_METRICS: If this bit is set, it will set the status bit in the IA32_PERF_GLOBAL_STATUS register for the PERF_METRICS counters.		
54:49	Reserved.	Reserved.		
55	Set 1 to cause Trace_ToPA_PMI = 1.		If CPUID.(EAX=07H, ECX=0):EBX[25] = 1 && CPUID.(EAX=014H, ECX=0):ECX[0] = 1	
57:56	Reserved.			
58	Set 1 to cause LBR_Frz = 1.		If CPUID.OAH: EAX[7:0] > 3	
59	Set 1 to cause CTR_Frz = 1.		If CPUID.0AH: EAX[7:0] > 3	
60	Set 1 to cause ASCI = 1.	Set 1 to cause ASCI = 1.		
61	Set 1 to cause Ovf_Uncore = 1.		If CPUID.0AH: EAX[7:0] > 3	
62	Set 1 to cause OvfBuf = 1.		If CPUID.OAH: EAX[7:0] > 3	
63	Reserved.			
Register Address: 39	2H, 914	IA32_PERF_GLOBAL_INUSE		
Indicator that core PerfMon interface is in use. (R/O)			If CPUID.0AH: EAX[7:0] > 3	
0	IA32_PERFEVTSEL0 in use.	IA32_PERFEVTSELO in use.		
1	IA32_PERFEVTSEL1 in use.		If CPUID.0AH: EAX[15:8] > 1	
2	IA32_PERFEVTSEL2 in use.		If CPUID.0AH: EAX[15:8] > 2	
n	IA32_PERFEVTSELn in use.		If CPUID.0AH: EAX[15:8] > n	
31:n+1	Reserved.	Reserved.		
32	IA32_FIXED_CTR0 in use.	IA32_FIXED_CTR0 in use.		
33	IA32_FIXED_CTR1 in use.			
34	IA32_FIXED_CTR2 in use.	IA32_FIXED_CTR2 in use.		

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/E	MSR/Bit Description	
32+m	IA32_FIXED_CTRm in use.		
62:33+m	Reserved or model specific.		
63	PMI in use.		
Register Address: 3F	1H, 1009	IA32_PEBS_ENABLE	
PEBS Control (R/W)			
0	Enable PEBS on IA32_PMCO.		06_0FH
3:1	Reserved or model specific.		
31:4	Reserved.		
35:32	Reserved or model specific.		
63:36	Reserved.		
Register Address: 40	0H, 1024	IA32_MC0_CTL	
MCO_CTL			If IA32_MCG_CAP.CNT >0
Register Address: 40	1H, 1025	IA32_MC0_STATUS	
MCO_STATUS			If IA32_MCG_CAP.CNT >0
Register Address: 40	2H, 1026	IA32_MC0_ADDR ¹	
MCO_ADDR		-	If IA32_MCG_CAP.CNT >0
Register Address: 40	3H, 1027	IA32_MC0_MISC	
MCO_MISC			If IA32_MCG_CAP.CNT >0
Register Address: 40	4H, 1028	IA32_MC1_CTL	
MC1_CTL			If IA32_MCG_CAP.CNT >1
Register Address: 40	5H, 1029	IA32_MC1_STATUS	
MC1_STATUS		-	If IA32_MCG_CAP.CNT >1
Register Address: 40	6H, 1030	IA32_MC1_ADDR ²	
MC1_ADDR			If IA32_MCG_CAP.CNT >1
Register Address: 40	7H, 1031	IA32_MC1_MISC	
MC1_MISC			If IA32_MCG_CAP.CNT >1
Register Address: 40	8H, 1032	IA32_MC2_CTL	
MC2_CTL		-	If IA32_MCG_CAP.CNT >2
Register Address: 40	9H, 1033	IA32_MC2_STATUS	
MC2_STATUS			If IA32_MCG_CAP.CNT >2
Register Address: 40	AH, 1034	IA32_MC2_ADDR ¹	
MC2_ADDR			If IA32_MCG_CAP.CNT >2
Register Address: 40	BH, 1035	IA32_MC2_MISC	
MC2_MISC			If IA32_MCG_CAP.CNT >2
Register Address: 40	СН, 1036	IA32_MC3_CTL	
MC3_CTL			If IA32_MCG_CAP.CNT >3
Register Address: 40	DH, 1037	IA32_MC3_STATUS	

Table 2-2.	IA-32 Architectural	MSRs ((Contd.)	
------------	---------------------	--------	----------	--

Register Address: Hex, [Decimal Architect	Architectural MSR Name (Former MSR Name)		
Bit Fields	MSR/Bit Description	Comment		
MC3_STATUS		If IA32_MCG_CAP.CNT >3		
Register Address: 40EH, 1038	IA32_MC3_ADDR ¹			
MC3_ADDR		If IA32_MCG_CAP.CNT >3		
Register Address: 40FH, 1039	IA32_MC3_MISC	<u> </u>		
MC3_MISC		If IA32_MCG_CAP.CNT >3		
Register Address: 410H, 1040	IA32_MC4_CTL	<u> </u>		
MC4_CTL		If IA32_MCG_CAP.CNT >4		
Register Address: 411H, 1041	IA32_MC4_STATUS	<u> </u>		
MC4_STATUS		If IA32_MCG_CAP.CNT >4		
Register Address: 412H, 1042	IA32_MC4_ADDR ¹			
MC4_ADDR		If IA32_MCG_CAP.CNT >4		
Register Address: 413H, 1043	IA32_MC4_MISC	<u> </u>		
MC4_MISC		If IA32_MCG_CAP.CNT >4		
Register Address: 414H, 1044	IA32_MC5_CTL			
MC5_CTL		If IA32_MCG_CAP.CNT >5		
Register Address: 415H, 1045	IA32_MC5_STATUS	<u> </u>		
MC5_STATUS		If IA32_MCG_CAP.CNT >5		
Register Address: 416H, 1046	IA32_MC5_ADDR ¹			
MC5_ADDR		If IA32_MCG_CAP.CNT >5		
Register Address: 417H, 1047	IA32_MC5_MISC	·		
MC5_MISC		If IA32_MCG_CAP.CNT >5		
Register Address: 418H, 1048	IA32_MC6_CTL			
MC6_CTL		If IA32_MCG_CAP.CNT >6		
Register Address: 419H, 1049	IA32_MC6_STATUS	1		
MC6_STATUS		If IA32_MCG_CAP.CNT >6		
Register Address: 41AH, 1050	IA32_MC6_ADDR ¹	•		
MC6_ADDR		If IA32_MCG_CAP.CNT >6		
Register Address: 41BH, 1051	IA32_MC6_MISC	•		
MC6_MISC		If IA32_MCG_CAP.CNT >6		
Register Address: 41CH, 1052	IA32_MC7_CTL	·		
MC7_CTL		If IA32_MCG_CAP.CNT >7		
Register Address: 41DH, 1053	IA32_MC7_STATUS	· · · · · · · · · · · · · · · · · · ·		
MC7_STATUS		If IA32_MCG_CAP.CNT >7		
Register Address: 41EH, 1054	IA32_MC7_ADDR ¹			
MC7_ADDR		If IA32_MCG_CAP.CNT >7		
Register Address: 41FH, 1055	IA32_MC7_MISC			
MC7_MISC		If IA32_MCG_CAP.CNT >7		

Register Address: Hex, Decimal Architectural MSR Name (Former MSR Name) **Bit Fields MSR/Bit Description** Comment Register Address: 420H, 1056 IA32_MC8_CTL If IA32_MCG_CAP.CNT >8 MC8 CTL Register Address: 421H, 1057 IA32_MC8_STATUS MC8 STATUS If IA32 MCG CAP.CNT >8 Register Address: 422H, 1058 IA32 MC8 ADDR¹ MC8 ADDR If IA32 MCG CAP.CNT >8 Register Address: 423H, 1059 IA32 MC8 MISC MC8 MISC If IA32 MCG CAP.CNT >8 IA32_MC9_CTL Register Address: 424H, 1060 If IA32_MCG_CAP.CNT >9 MC9_CTL Register Address: 425H, 1061 IA32_MC9_STATUS MC9_STATUS If IA32_MCG_CAP.CNT >9 Register Address: 426H, 1062 IA32_MC9_ADDR¹ If IA32_MCG_CAP.CNT >9 MC9 ADDR Register Address: 427H, 1063 IA32_MC9_MISC If IA32 MCG CAP.CNT >9 MC9 MISC Register Address: 428H, 1064 IA32_MC10_CTL MC10 CTL If IA32_MCG_CAP.CNT >10 Register Address: 429H, 1065 IA32 MC10 STATUS MC10_STATUS If IA32_MCG_CAP.CNT >10 IA32_MC10_ADDR1 Register Address: 42AH, 1066 MC10_ADDR If IA32_MCG_CAP.CNT >10 Register Address: 42BH, 1067 IA32_MC10_MISC MC10_MISC If IA32_MCG_CAP.CNT >10 Register Address: 42CH, 1068 IA32_MC11_CTL MC11 CTL If IA32 MCG CAP.CNT >11 Register Address: 42DH, 1069 IA32_MC11_STATUS MC11_STATUS If IA32 MCG CAP.CNT >11 IA32 MC11 ADDR¹ Register Address: 42EH, 1070 MC11 ADDR If IA32_MCG_CAP.CNT >11 Register Address: 42FH, 1071 IA32 MC11 MISC MC11_MISC If IA32_MCG_CAP.CNT >11 Register Address: 430H, 1072 IA32_MC12_CTL MC12_CTL If IA32_MCG_CAP.CNT >12 Register Address: 431H, 1073 IA32_MC12_STATUS MC12_STATUS If IA32_MCG_CAP.CNT >12 IA32 MC12 ADDR¹ Register Address: 432H, 1074

Register Address: Hex,	Decimal Architect	Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description	Comment	
MC12_ADDR		If IA32_MCG_CAP.CNT >12	
Register Address: 433H, 1075	IA32_MC12_MISC		
MC12_MISC		If IA32_MCG_CAP.CNT >12	
Register Address: 434H, 1076	IA32_MC13_CTL	<u>.</u>	
MC13_CTL		If IA32_MCG_CAP.CNT >13	
Register Address: 435H, 1077	IA32_MC13_STATUS	<u>.</u>	
MC13_STATUS	I	If IA32_MCG_CAP.CNT >13	
Register Address: 436H, 1078	IA32_MC13_ADDR ¹	<u>.</u>	
MC13_ADDR		If IA32_MCG_CAP.CNT >13	
Register Address: 437H, 1079	IA32_MC13_MISC	<u>.</u>	
MC13_MISC		If IA32_MCG_CAP.CNT >13	
Register Address: 438H, 1080	IA32_MC14_CTL	<u>.</u>	
MC14_CTL		If IA32_MCG_CAP.CNT >14	
Register Address: 439H, 1081	IA32_MC14_STATUS	· · · · · · · · · · · · · · · · · · ·	
MC14_STATUS		If IA32_MCG_CAP.CNT >14	
Register Address: 43AH, 1082	IA32_MC14_ADDR ¹	<u>.</u>	
MC14_ADDR		If IA32_MCG_CAP.CNT >14	
Register Address: 43BH, 1083	IA32_MC14_MISC		
MC14_MISC		If IA32_MCG_CAP.CNT >14	
Register Address: 43CH, 1084	IA32_MC15_CTL	<u>.</u>	
MC15_CTL		If IA32_MCG_CAP.CNT >15	
Register Address: 43DH, 1085	IA32_MC15_STATUS		
MC15_STATUS		If IA32_MCG_CAP.CNT >15	
Register Address: 43EH, 1086	IA32_MC15_ADDR ¹		
MC15_ADDR		If IA32_MCG_CAP.CNT >15	
Register Address: 43FH, 1087	IA32_MC15_MISC		
MC15_MISC	I	If IA32_MCG_CAP.CNT >15	
Register Address: 440H, 1088	IA32_MC16_CTL		
MC16_CTL	I	If IA32_MCG_CAP.CNT >16	
Register Address: 441H, 1089	IA32_MC16_STATUS		
MC16_STATUS		If IA32_MCG_CAP.CNT >16	
Register Address: 442H, 1090	IA32_MC16_ADDR ¹		
MC16_ADDR		If IA32_MCG_CAP.CNT >16	
Register Address: 443H, 1091	IA32_MC16_MISC		
MC16_MISC		If IA32_MCG_CAP.CNT >16	
Register Address: 444H, 1092	IA32_MC17_CTL		
MC17_CTL	ŀ	If IA32_MCG_CAP.CNT >17	

	Table 2-2. IA-32 Architectural MSRs (Co	ntd.)
Register Address: Hex, D	ecimal Architectural	MSR Name (Former MSR Name)
Bit Fields	MSR/Bit Description	Comment
Register Address: 445H, 1093	IA32_MC17_STATUS	
MC17_STATUS		If IA32_MCG_CAP.CNT >17
Register Address: 446H, 1094	IA32_MC17_ADDR ¹	
MC17_ADDR	· · · · · · · · · · · · · · · · · · ·	If IA32_MCG_CAP.CNT >17
Register Address: 447H, 1095	IA32_MC17_MISC	
MC17_MISC		If IA32_MCG_CAP.CNT >17
Register Address: 448H, 1096	IA32_MC18_CTL	
MC18_CTL		If IA32_MCG_CAP.CNT >18
Register Address: 449H, 1097	IA32_MC18_STATUS	
MC18_STATUS		If IA32_MCG_CAP.CNT >18
Register Address: 44AH, 1098	IA32_MC18_ADDR ¹	
MC18_ADDR	·	If IA32_MCG_CAP.CNT >18
Register Address: 44BH, 1099	IA32_MC18_MISC	
MC18_MISC	ŀ	If IA32_MCG_CAP.CNT >18
Register Address: 44CH, 1100	IA32_MC19_CTL	
MC19_CTL	+	If IA32_MCG_CAP.CNT >19
Register Address: 44DH, 1101	IA32_MC19_STATUS	
MC19_STATUS	·	If IA32_MCG_CAP.CNT >19
Register Address: 44EH, 1102	IA32_MC19_ADDR ¹	
MC19_ADDR	· ·	If IA32_MCG_CAP.CNT >19
Register Address: 44FH, 1103	IA32_MC19_MISC	
MC19_MISC	•	If IA32_MCG_CAP.CNT >19
Register Address: 450H, 1104	IA32_MC20_CTL	
MC20_CTL	· ·	If IA32_MCG_CAP.CNT >20
Register Address: 451H, 1105	IA32_MC20_STATUS	
MC20_STATUS	· ·	If IA32_MCG_CAP.CNT >20
Register Address: 452H, 1106	IA32_MC20_ADDR ¹	
MC20_ADDR	+	If IA32_MCG_CAP.CNT >20
Register Address: 453H, 1107	IA32_MC20_MISC	
MC20_MISC	· · · · ·	If IA32_MCG_CAP.CNT >20
Register Address: 454H, 1108	IA32_MC21_CTL	
MC21_CTL	·	If IA32_MCG_CAP.CNT >21
Register Address: 455H, 1109	IA32_MC21_STATUS	
MC21_STATUS		If IA32_MCG_CAP.CNT >21
Register Address: 456H, 1110	IA32_MC21_ADDR ¹	
MC21_ADDR	· · · · · · · · · · · · · · · · · · ·	If IA32_MCG_CAP.CNT >21
Register Address: 457H, 1111	IA32_MC21_MISC	

Register Address: Hex,	Decimal Architectu	Architectural MSR Name (Former MSR Name)		
Bit Fields	MSR/Bit Description	Comment		
MC21_MISC		If IA32_MCG_CAP.CNT >21		
Register Address: 458H, 1112	IA32_MC22_CTL			
MC22_CTL		If IA32_MCG_CAP.CNT >22		
Register Address: 459H, 1113	IA32_MC22_STATUS			
MC22_STATUS		If IA32_MCG_CAP.CNT >22		
Register Address: 45AH, 1114	IA32_MC22_ADDR ¹			
MC22_ADDR		If IA32_MCG_CAP.CNT >22		
Register Address: 45BH, 1115	IA32_MC22_MISC			
MC22_MISC		If IA32_MCG_CAP.CNT >22		
Register Address: 45CH, 1116	IA32_MC23_CTL			
MC23_CTL		If IA32_MCG_CAP.CNT >23		
Register Address: 45DH, 1117	IA32_MC23_STATUS			
MC23_STATUS		If IA32_MCG_CAP.CNT >23		
Register Address: 45EH, 1118	IA32_MC23_ADDR ¹			
MC23_ADDR		If IA32_MCG_CAP.CNT >23		
Register Address: 45FH, 1119	IA32_MC23_MISC			
MC23_MISC		If IA32_MCG_CAP.CNT >23		
Register Address: 460H, 1120	IA32_MC24_CTL			
MC24_CTL		If IA32_MCG_CAP.CNT >24		
Register Address: 461H, 1121	IA32_MC24_STATUS			
MC24_STATUS		If IA32_MCG_CAP.CNT >24		
Register Address: 462H, 1122	IA32_MC24_ADDR ¹			
MC24_ADDR		If IA32_MCG_CAP.CNT >24		
Register Address: 463H, 1123	IA32_MC24_MISC			
MC24_MISC		If IA32_MCG_CAP.CNT >24		
Register Address: 464H, 1124	IA32_MC25_CTL			
MC25_CTL		If IA32_MCG_CAP.CNT >25		
Register Address: 465H, 1125	IA32_MC25_STATUS			
MC25_STATUS		If IA32_MCG_CAP.CNT >25		
Register Address: 466H, 1126	IA32_MC25_ADDR ¹			
MC25_ADDR		If IA32_MCG_CAP.CNT >25		
Register Address: 467H, 1127	IA32_MC25_MISC			
MC25_MISC		If IA32_MCG_CAP.CNT >25		
Register Address: 468H, 1128	IA32_MC26_CTL			
MC26_CTL		If IA32_MCG_CAP.CNT >26		
Register Address: 469H, 1129	IA32_MC26_STATUS			
MC26_STATUS		If IA32_MCG_CAP.CNT >26		

Table 2-2. IA-32 Architectural MSRs (Contd.)				
Register Address: Hex,	Idress: Hex, Decimal Architectural MSR Name (Former MSR Name)			
Bit Fields	MSR/Bit Description	Comment		
Register Address: 46AH, 1130	IA32_MC26_ADDR ¹			
MC26_ADDR		If IA32_MCG_CAP.CNT >26		
Register Address: 46BH, 1131	IA32_MC26_MISC			
MC26_MISC	•	If IA32_MCG_CAP.CNT >26		
Register Address: 46CH, 1132	IA32_MC27_CTL			
MC27_CTL	· · ·	If IA32_MCG_CAP.CNT >27		
Register Address: 46DH, 1133	IA32_MC27_STATUS			
MC27_STATUS	· · ·	If IA32_MCG_CAP.CNT >27		
Register Address: 46EH, 1134	IA32_MC27_ADDR ¹			
MC27_ADDR		If IA32_MCG_CAP.CNT >27		
Register Address: 46FH, 1135	IA32_MC27_MISC			
MC27_MISC	·	If IA32_MCG_CAP.CNT >27		
Register Address: 470H, 1136	IA32_MC28_CTL			
MC28_CTL	I	If IA32_MCG_CAP.CNT >28		
Register Address: 471H, 1137	IA32_MC28_STATUS			
MC28_STATUS		If IA32_MCG_CAP.CNT >28		
Register Address: 472H, 1138	IA32_MC28_ADDR ¹			
MC28_ADDR	·	If IA32_MCG_CAP.CNT >28		
Register Address: 473H, 1139	IA32_MC28_MISC			
MC28_MISC	·	If IA32_MCG_CAP.CNT >28		
Register Address: 474H, 1140	IA32_MC29_CTL			
MC29_CTL		If IA32_MCG_CAP.CNT >29		
Register Address: 475H, 1141	IA32_MC29_STATUS			
MC29_STATUS	·	If IA32_MCG_CAP.CNT >29		
Register Address: 476H, 1142	IA32_MC29_ADDR			
MC29_ADDR		If IA32_MCG_CAP.CNT >29		
Register Address: 477H, 1143	IA32_MC29_MISC			
MC29_MISC		If IA32_MCG_CAP.CNT >29		
Register Address: 478H, 1144	IA32_MC30_CTL			
MC30_CTL	· · ·	If IA32_MCG_CAP.CNT >30		
Register Address: 479H, 1145	IA32_MC30_STATUS			
MC30_STATUS		If IA32_MCG_CAP.CNT >30		
Register Address: 47AH, 1146	IA32_MC30_ADDR			
MC30_ADDR		If IA32_MCG_CAP.CNT >30		
Register Address: 47BH, 1147	IA32_MC30_MISC			
MC30_MISC		If IA32_MCG_CAP.CNT >30		
Register Address: 47CH, 1148	IA32_MC31_CTL			

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
MC31_CTL			If IA32_MCG_CAP.CNT >31
Register Address: 47D	H, 1149	IA32_MC31_STATUS	
MC31_STATUS		•	If IA32_MCG_CAP.CNT >31
Register Address: 47E	ł, 1150	IA32_MC31_ADDR	·
MC31_ADDR			If IA32_MCG_CAP.CNT >31
Register Address: 47Fh	ł, 1151	IA32_MC31_MISC	
MC31_MISC			If IA32_MCG_CAP.CNT >31
Register Address: 480	H, 1152	IA32_VMX_BASIC	
Reporting Register of E	Basic VMX Capabilities (R/O)	•	If CPUID.01H:ECX.[5] = 1
See Appendix A.1, "Bas	ic VMX Information."		
Register Address: 481	H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Re	gister of Pin-Based VM-Execution (Controls (R/O)	If CPUID.01H:ECX.[5] = 1
See Appendix A.3.1, "Pi	n-Based VM-Execution Controls."		
Register Address: 482	H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Re	gister of Primary Processor-Based	VM-Execution Controls (R/O)	If CPUID.01H:ECX.[5] = 1
See Appendix A.3.2, "P	imary Processor-Based VM-Executi	on Controls."	
Register Address: 483	ł, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Re	gister of Primary VM-Exit Controls	(R/O)	If CPUID.01H:ECX.[5] = 1
See Appendix A.4.1, "Pr	imary VM-Exit Controls."		
Register Address: 484		IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-Entry Controls (R/O)			If CPUID.01H:ECX.[5] = 1
See Appendix A.5, "VM-			
Register Address: 485	ł, 1157	IA32_VMX_MISC	
	liscellaneous VMX Capabilities (R/O)	If CPUID.01H:ECX.[5] = 1
See Appendix A.6, "Mis			
Register Address: 486		IA32_VMX_CR0_FIXED0	
	gister of CRO Bits Fixed to 0 (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.7, "VM		1	
Register Address: 487		IA32_VMX_CR0_FIXED1	
	gister of CRO Bits Fixed to 1 (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.7, "VM		1	
Register Address: 488		IA32_VMX_CR4_FIXED0	
1 5 1 5	gister of CR4 Bits Fixed to 0 (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.8, "VM			
Register Address: 489		IA32_VMX_CR4_FIXED1	
	egister of CR4 Bits Fixed to 1 (R/O)		If CPUID.01H:ECX.[5] = 1
See Appendix A.8, "VM			
Register Address: 48A	1, 1162	IA32_VMX_VMCS_ENUM	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
Capability Reporting Register of VMCS Field Enumeration (R/O) See Appendix A.9, "VMCS Enumeration."			If CPUID.01H:ECX.[5] = 1
Register Address: 48Bl		IA32_VMX_PROCBASED_CTLS2	
	egister of Secondary Processor-Base econdary Processor-Based VM-Exect		If (CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTLS[63])
Register Address: 48Ch	Н, 1164	IA32_VMX_EPT_VPID_CAP	
Capability Reporting Register of EPT and VPID (R/O) See Appendix A.10, "VPID and EPT Capabilities."			If (CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTLS[63] && (IA32_VMX_PROCBASED_CTLS2[3 3] IA32_VMX_PROCBASED_CTLS2[3 7]))
Register Address: 48D	Н, 1165	IA32_VMX_TRUE_PINBASED_CTLS	
	egister of Pin-Based VM-Execution F in-Based VM-Execution Controls."	lex Controls (R/O)	If (CPUID.01H:ECX.[5] && IA32_VMX_BASIC[55])
Register Address: 48E	Н, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
	egister of Primary Processor-Based \ rimary Processor-Based VM-Execution		If(CPUID.01H:ECX.[5] && IA32_VMX_BASIC[55])
Register Address: 48FH, 1167 IA32_VMX_TRUE_EXIT_CTLS			
Capability Reporting Re See Appendix A.4, "VM	egister of VM-Exit Flex Controls (R/O -Exit Controls."))	lf(CPUID.01H:ECX.[5] && IA32_VMX_BASIC[55])
Register Address: 490	Н, 1168	IA32_VMX_TRUE_ENTRY_CTLS	
	Capability Reporting Register of VM-Entry Flex Controls (R/O) See Appendix A.5, "VM-Entry Controls."		lf(CPUID.01H:ECX.[5] && IA32_VMX_BASIC[55])
Register Address: 491	H, 1169	IA32_VMX_VMFUNC	
Capability Reporting Register of VM-Function Controls (R/O)		If(CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTLS[63] && IA32_VMX_PROCBASED_CTLS2[4 5])	
Register Address: 492	H, 1170	IA32_VMX_PROCBASED_CTLS3	
Capability Reporting Register of Tertiary Processor-Based VM-Execution Controls (R/O) See Appendix A.3.4, "Tertiary Processor-Based VM-Execution Controls."		If (CPUID.01H:ECX.[5] && IA32_VMX_PROCBASED_CTLS[49])	
Register Address: 493	H, 1171	IA32_VMX_EXIT_CTLS2	
Capability Reporting Register of Secondary VM-Exit Controls (R/O) See Appendix A.4.2, "Secondary VM-Exit Controls."		If (CPUID.01H:ECX.[5] && IA32_VMX_EXIT_CTLS[63])	
Register Address: 4C1	H, 1217	IA32_A_PMCO	

Register Ad	Register Address: Hex, Decimal		MSR Name (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
Full Width Writable IA32_	PMCO Alias (R/W)		If (CPUID.OAH:EAX[15:8] > 0) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[0] = 1
Register Address: 4C2H,	1218	IA32_A_PMC1	
Full Width Writable IA32_	PMC1 Alias (R/W)		If (CPUID.OAH:EAX[15:8] > 1) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[1]= 1
Register Address: 4C3H,	1219	IA32_A_PMC2	
Full Width Writable IA32_	PMC2 Alias (R/W)		If (CPUID.0AH:EAX[15:8] > 2) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[2] = 1
Register Address: 4C4H,	1220	IA32_A_PMC3	
Full Width Writable IA32_	PMC3 Alias (R/W)		If (CPUID.OAH:EAX[15:8] > 3) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[3] = 1
Register Address: 4C5H,	1221	IA32_A_PMC4	
Full Width Writable IA32_	PMC4 Alias (R/W)		If (CPUID.OAH:EAX[15:8] > 4) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[4] = 1
Register Address: 4C6H,	1222	IA32_A_PMC5	
Full Width Writable IA32_	PMC5 Alias (R/W)		If (CPUID.0AH:EAX[15:8] > 5) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[5] = 1
Register Address: 4C7H,	1223	IA32_A_PMC6	
Full Width Writable IA32_	PMC6 Alias (R/W)	·	If (CPUID.OAH:EAX[15:8] > 6) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[6] = 1
Register Address: 4C8H,	1224	IA32_A_PMC7	
Full Width Writable IA32_	PMC7 Alias (R/W)		If (CPUID.0AH:EAX[15:8] > 7) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[7] = 1

Register Address: Hex, Decimal		Architectural MSR Nan	ne (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
Register Address: 4C9	H, 1225	IA32_A_PMC8	
Full Width Writable IA3	2_PMC8 Alias (R/W)		If (CPUID.OAH:EAX[15:8] > 8) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[8] = 1
Register Address: 4CA	H, 1226	IA32_A_PMC9	
Full Width Writable IA3	2_PMC9 Alias (R/W)		If (CPUID.0AH:EAX[15:8] > 9) && IA32_PERF_CAPABILITIES[13] = 1) CPUID.(EAX=23H,ECX=1):EAX[9] = 1
Register Address: 4D0	H, 1232	IA32_MCG_EXT_CTL	
-	nal some MCEs to only a single logica IA32_MCG_EXT_CTL MSR."	al processor in the system. (R/W)	If IA32_MCG_CAP.LMCE_P =1
0	LMCE_EN Enable / Disable local machine chec	ck exception.	
63:1	Reserved.		
Register Address: 500	H, 1280	IA32_SGX_SVN_STATUS	-
Status and SVN Thresh	nold of SGX Support for ACM (R/O)		If CPUID.(EAX=07H, ECX=0H): EBX[2] = 1
0	Lock.		See Section 40.11.3, "Interactions with Authenticated Code Modules (ACMs)."
15:1	Reserved.		
23:16	SGX_SVN_SINIT		See Section 40.11.3, "Interactions with Authenticated Code Modules (ACMs)."
63:24	Reserved.		
Register Address: 560	H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base Register (R/W)			If ((CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && ((CPUID.(EAX=14H,ECX=0):ECX[0] = 1) (CPUID.(EAX=14H,ECX=0):ECX[2] = 1)))
6:0	Reserved.		
Maxphyaddr ⁴ -1:7	Base physical address.		
63:MAXPHYADDR	Reserved.		
Register Address: 561	H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	

Register Address: Hex, Decimal		Architectural MSRS (Co	Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
Trace Output Mask Po	ointers Register (R/W)		If ((CPUID.(EAX=07H, ECX=0):EBX[25] = 1) && ((CPUID.(EAX=14H,ECX=0):ECX[0] = 1) (CPUID.(EAX=14H,ECX=0):ECX[2] = 1)))	
6:0	Reserved.			
31:7	MaskOrTableOffset.			
63:32	Output Offset.			
Register Address: 57	OH, 1392	IA32_RTIT_CTL		
Trace Control Registe	er (R/W)		If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)	
0	TraceEn			
1	CYCEn		If (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)	
2	OS			
3	User			
4	PwrEvtEn		If (CPUID.(EAX=07H, ECX=1):EBX[5] = 1)	
5	FUPonPTW		lf (CPUID.(EAX=07H, ECX=1):EBX[4] = 1)	
6	FabricEn		lf (CPUID.(EAX=07H, ECX=0):ECX[3] = 1)	
7	CR3Filter		lf (CPUID.(EAX=14H, ECX=0):EBX[0] = 1)	
8	ТоРА			
9	MTCEn		lf (CPUID.(EAX=07H, ECX=0):EBX[3] = 1)	
10	TSCEn			
11	DisRETC			
12	PTWEn		lf (CPUID.(EAX=07H, ECX=1):EBX[4] = 1)	
13	BranchEn			
17:14	MTCFreq.		lf (CPUID.(EAX=07H, ECX=0):EBX[3] = 1)	
18	Reserved, must be zero.			
22:19	CycThresh		lf (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)	
23	Reserved, must be zero.			
27:24	PSBFreq		lf (CPUID.(EAX=07H, ECX=0):EBX[1] = 1)	
30:28	Reserved, must be zero.			

Register Address: Hex, Decimal Architectural N		ctural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
31	EventEn	EventEn	
35:32	ADDRO_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
39:36	ADDR1_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
43:40	ADDR2_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
47:44	ADDR3_CFG		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)
54:48	Reserved, must be zero.		
55	DisTNT		If (CPUID.(EAX=14H, ECX=0):EBX[8] = 1)
56	InjectPsbPmiOnEnable		If (CPUID.(EAX=07H, ECX=1):EBX[6] = 1)
63:57	Reserved, must be zero.		
Register Address: 57	71H, 1393	IA32_RTIT_STATUS	
Tracing Status Regis	ter (R/W)	•	If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)
0	FilterEn (writes ignored).	FilterEn (writes ignored).	
1	ContexEn (writes ignored).		
2	TriggerEn (writes ignored).	TriggerEn (writes ignored).	
3	Reserved.		
4	Error		
5	Stopped		
6	PendPSB		If (CPUID.(EAX=07H, ECX=0):EBX[6] = 1)
7	PendToPAPMI		If (CPUID.(EAX=07H, ECX=0):EBX[6] = 1)
31:8	Reserved, must be zero.		
48:32	PacketByteCnt	PacketByteCnt	
63:49	Reserved.		
Register Address: 572H, 1394 IA32_RTIT_CR3_MATCH		ТСН	
Trace Filter CR3 Match Register (R/W)		If (CPUID.(EAX=07H, ECX=0):EBX[25] = 1)	
4:0	Reserved.		
63:5	CR3[63:5] value to match.	CR3[63:5] value to match.	
Register Address: 58	30H, 1408	IA32_RTIT_ADDR0_/	4
Region 0 Start Address (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)	

Register Address: Hex, Decimal		Architectural MS	R Name (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 581	H, 1409	IA32_RTIT_ADDR0_B	
Region 0 End Address	(R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 0)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 582	Н, 1410	IA32_RTIT_ADDR1_A	
Region 1 Start Address	5 (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 583	H, 1411	IA32_RTIT_ADDR1_B	
Region 1 End Address	(R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 1)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 584	H, 1412	IA32_RTIT_ADDR2_A	
Region 2 Start Address	s (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 585	Н, 1413	IA32_RTIT_ADDR2_B	
Region 2 End Address	(R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 2)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 586	Н, 1414	IA32_RTIT_ADDR3_A	
Region 3 Start Address	s (R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 587	Н, 1415	IA32_RTIT_ADDR3_B	
Region 3 End Address	(R/W)		If (CPUID.(EAX=07H, ECX=1):EAX[2:0] > 3)
47:0	Virtual Address.		
63:48	SignExt_VA		
Register Address: 600	H, 1536	IA32_DS_AREA	

	Table 2-2. IA-32	2 Architectural MSRs (Contd.)	
Register	Register Address: Hex, Decimal Architectural MSR Nam		e (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
manage the BTS and P	DS Save Area (R/W) Points to the linear address of the first byte of the DS buffer management area, which is used to manage the BTS and PEBS buffers. See Section 21.6.3.4, "Debug Store (DS) Mechanism."		If(CPUID.01H:EDX.DS[21] = 1
63:0	The linear address of the first byte IA-32e mode is active.	of the DS buffer management area, if	
31:0	The linear address of the first byte not in IA-32e mode.	of the DS buffer management area, if	
63:32	Reserved if not in IA-32e mode.		
Register Address: 6A0	H, 1696	IA32_U_CET	
Configure User Mode C	ET (R/W)		Bits 1:0 are defined if CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1. Bits 5:2 and bits 63:10 are defined if CPUID.(EAX=07H, ECX=0H):EDX.CET_IBT[20] = 1.
0	SH_STK_EN: When set to 1, enable	shadow stacks at CPL3.	
1	WR_SHSTK_EN: When set to 1, ena	ables the WRSSD/WRSSQ instructions.	
2	ENDBR_EN: When set to 1, enables indirect branch tracking.		
3	LEG_IW_EN: Enable legacy compatibility treatment for indirect branch tracking.		
4	NO_TRACK_EN: When set to 1, enables use of no-track prefix for indirect branch tracking.		
5		SUPPRESS_DIS: When set to 1, disables suppression of CET indirect branch tracking on legacy compatibility.	
9:6	Reserved; must be zero.		
10	SUPPRESS: When set to 1, indirect to an be written to 1 only if TRACKE	branch tracking is suppressed. This bit R is written as IDLE.	
11	TRACKER: Value of the indirect bra IDLE (0), WAIT_FOR_ENDBRANCH(nch tracking state machine. Values: 1).	
63:12	EB_LEG_BITMAP_BASE: Linear address bits 63:12 of a legacy code page bitmap used for legacy compatibility when indirect branch tracking is enabled.		
	If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are used.		
Register Address: 6A2	Register Address: 6A2H, 1698 IA32_S_CET		
Configure Supervisor N	Configure Supervisor Mode CET (R/W)		See IA32_U_CET (6A0H) for reference; similar format.
Register Address: 6A4H, 1700 IA32_PL0_SSP			

Register A	Register Address: Hex, Decimal Architectural MSR Name		e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
If the processor does n of the MSRs are reserv represent a non-canon	ed. On processors that support Intel	se fields have only 32 bits; bits 63:32 64 architecture this value cannot 31:0 are loaded. Bits 1:0 of the MSR	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
Register Address: 6A5I	Н, 1701	IA32_PL1_SSP	
If the processor does n of the MSRs are reserv represent a non-canon	ed. On processors that support Intel ical address. In protected mode, only	se fields have only 32 bits; bits 63:32	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
Register Address: 6A6I	H, 1702	IA32_PL2_SSP	
If the processor does n of the MSRs are reserv represent a non-canon	Linear address to be loaded into SSP on transition to privilege level 2. (R/W) If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are loaded. Bits 1:0 of the MSR must be 0. Transitions to privilege level 2 from a higher privilege level will check that bit 2 is also		
Register Address: 6A7I	Н, 1703	IA32_PL3_SSP	
		If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1	
Register Address: 6A8I	H, 1704	IA32_INTERRUPT_SSP_TABLE_ADDR	
the IST index (when no	t 0) from the interrupt gate descript t on processors that do not support l	nat are selected in IA-32e mode using tor. (R/W) ntel 64 architecture. This field cannot	If CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1
Register Address: 6E0H	H, 1760	IA32_TSC_DEADLINE	
TSC Target of Local AP	IC's TSC Deadline Mode (R/W)		If CPUID.01H:ECX.[24] = 1
63:0 REGISTER_VALUE TSC-deadline value.			
Register Address: 6E1H	H, 1761	IA32_PKRS	
Specifies the PK permissions associated with each protection domain for supervisor pages (R/W)		If CPUID.(EAX=07H, ECX=0H):ECX.PKS [31] = 1	
31:0	31:0 For domain i (i between 0 and 15), bits 2i and 2i+1 contain the AD and WD permissions, respectively.		
63:32	Reserved.		
Register Address: 770	H, 1904	IA32_PM_ENABLE	
Enable/disable HWP (R/W)		If CPUID.06H:EAX.[7] = 1	

		2 Architectural MSRs (Contd.)	
	Register Address: Hex, Decimal Architectural MSR Name		. ,
Bit Fields		Description	Comment If CPUID.06H:EAX.[7] = 1
0	writes to the HWP_ENABLE bit are	HWP_ENABLE (R/W) Note this bit can only be enabled once from the default value. Once set, writes to the HWP_ENABLE bit are ignored. Only RESET will clear this bit. Default = 0. See Section 16.4.2, "Enabling HWP."	
63:1	Reserved.		
Register Address: 77	1H, 1905	IA32_HWP_CAPABILITIES	
HWP Performance Ra	nge Enumeration (R/O)		If CPUID.06H:EAX.[7] = 1
7:0	Highest_Performance See Section 16.4.3, "HWP Perform	ance Range and Dynamic Capabilities."	If CPUID.06H:EAX.[7] = 1
15:8	Guaranteed_Performance See Section 16.4.3, "HWP Perform	ance Range and Dynamic Capabilities."	If CPUID.06H:EAX.[7] = 1
23:16	Most_Efficient_Performance See Section 16.4.3, "HWP Perform	ance Range and Dynamic Capabilities".	If CPUID.06H:EAX.[7] = 1
31:24	Lowest_Performance See Section 16.4.3, "HWP Performance Range and Dynamic Capabilities."		If CPUID.06H:EAX.[7] = 1
63:32	Reserved.		
Register Address: 77	2H, 1906	IA32_HWP_REQUEST_PKG	
Power Management (Control Hints for All Logical Processors	ntrol Hints for All Logical Processors in a Package (R/W)	
7:0	Minimum_Performance See Section 16.4.4, "Managing HWP."		If CPUID.06H:EAX.[11] = 1
15:8	Maximum_Performance See Section 16.4.4, "Managing HWP."		If CPUID.06H:EAX.[11] = 1
23:16	Desired_Performance See Section 16.4.4, "Managing HW	Desired_Performance	
31:24	Energy_Performance_Preference See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[11] = 1 && CPUID.06H:EAX.[10] = 1
41:32	Activity_Window See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[11] = 1 && CPUID.06H:EAX.[9] = 1
63:42	Reserved.		
Register Address: 77	3H, 1907	IA32_HWP_INTERRUPT	
Control HWP Native I	nterrupts (R/W)		If CPUID.06H:EAX.[8] = 1
0		EN_Guaranteed_Performance_Change See Section 16.4.6, "HWP Notifications."	
1	EN_Excursion_Minimum See Section 16.4.6, "HWP Notifications."		If CPUID.06H:EAX.[8] = 1
63:2	Reserved.		
Register Address: 77	4H, 1908	IA32_HWP_REQUEST	
Power Management (Control Hints to a Logical Processor (R	?/W)	If CPUID.06H:EAX.[7] = 1
7:0	Minimum_Performance See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1

Registe	Register Address: Hex, Decimal Architectural MSR Nam		e (Former MSR Name)
Bit Fields	MSR/Bit	MSR/Bit Description	
15:8	Maximum_Performance See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1
23:16	Desired_Performance See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1
31:24	Energy_Performance_Preference See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[10] = 1
41:32	Activity_Window See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[9] = 1
42	Package_Control See Section 16.4.4, "Managing HW	P."	If CPUID.06H:EAX.[7] = 1 && CPUID.06H:EAX.[11] = 1
63:43	Reserved.		
Register Address: 72	75H, 1909	IA32_PECI_HWP_REQUEST_INFO	
IA32_PECI_HWP_RE	QUEST_INFO	•	
7:0		PERFORMANCE): Used by OS to read performance input. Default value is 0.	
15:8		Maximum Performance (MAXIMUM_PERFORMANCE): Used by OS to read the latest value of PECI maximum performance input. Default value is 0.	
23:16	Reserved.	Reserved.	
31:24		Energy Performance Preference (ENERGY_PERFORMANCE_PREFERENCE): Used by OS to read the latest value of PECI Energy Performance Preference input. Default value is 0.	
59:32	Reserved.	Reserved.	
60	Indicates whether PECI is currently Preference input. If set to '1', PECI	EPP PECI Override (EPP_PECI_OVERRIDE): Indicates whether PECI is currently overriding the Energy Performance Preference input. If set to '1', PECI is overriding the Energy Performance Preference input. If clear (0), OS has control over Energy Performance	
61	Reserved.		
62	Max PECI Override (MAX_PECI_OV	ERRIDE):	
-	Indicates whether PECI is currently overriding the Maximum Performance input. If set to '1', PECI is overriding the Maximum Performance input. If clear (0), OS has control over Maximum Performance input. Default value is 0.		
63	Indicates whether PECI is currently input. If set to '1', PECI is overriding	Min PECI Override (MIN_PECI_OVERRIDE): Indicates whether PECI is currently overriding the Minimum Performance input. If set to '1', PECI is overriding the Minimum Performance input. If clear (0), OS has control over Minimum Performance input. Default value is 0.	
Register Address: 72	76H, 1910	IA32_HWP_CTL	
IA32_HWP_CTL		•	If CPUID.06H:EAX.[22] = 1

Register Address: Hex, Decimal		Architectural MSR Na	me (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
0	PKG_CTL_POLARITY Defines which HWP Request MSR is used whether Thread level or package level. When package MSR is used, the thread MSR valid bits define which thread MSR fields override the package. Default value is 0.		If CPUID.06H:EAX.[22] = 1
63:1	Reserved.		
Register Address: 777	7H, 1911	IA32_HWP_STATUS	
Log bits indicating cha	nges to Guaranteed & excursions to	Minimum (R/W)	If CPUID.06H:EAX.[7] = 1
0	Guaranteed_Performance_Change See Section 16.4.5, "HWP Feedbac	· · ·	If CPUID.06H:EAX.[7] = 1
1	Reserved.		
2	Excursion_To_Minimum (R/WCO) See Section 16.4.5, "HWP Feedbac	ck."	If CPUID.06H:EAX.[7] = 1
63:3	Reserved.		
Register Address: 7A3	3H, 1955	IA32_MCU_EXT_SERVICE	
MCU Extended Service	e (R/O)		IfIA32_ARCH_CAPABILITIES[22] = 1
3:0	ALLOWED_PERIODS Value indicates the allowed periods for extended servicing. Value x means that all extended servicing periods are allowed till period x.		
63:4	Reserved.		
Register Address: 7A4H, 1956 IA32_MCU_ROLLBACK_MIN_ID			
Minimal MCU Revision	ID (R/O) ID that software can rollback to per	boot	If IA32_MCU_ENUMERATION[3] = 1
31:0	REVISION_ID		
	Minimal MCU revision ID for rollba	ck	
63:32	Reserved for future use.		
Register Address: 7A5	5H, 1957	IA32_MCU_STAGING_MBOX_ADDR	
IA32_MCU_STAGING_ Reports MMIO address	MBOX_ADDR (R/O) s of MCU staging DOE mailbox.		
63:0	ADDR MMIO address base of MCU stagin		
Register Address: 7B0H, 1968 IA32_ROLLBACK_SIGN_ID_0			
Rollback ID 0 (R/O)		If IA32_MCU_ENUMERATION[3] =	
	and SVN of a supported rollback targ	get or 0 if none.	1
31:0	MCU_ROLLBACK_ID MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.		

Register	Address: Hex, Decimal	Architectural MSR	Name (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
Register Address: 7B1	H, 1969	IA32_ROLLBACK_SIGN_ID_1	
Rollback ID 1 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the rep	oorted MCU Rollback ID.	
63:48	Reserved.		
Register Address: 782	2H, 1970	IA32_ROLLBACK_SIGN_ID_2	
Rollback ID 2 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the rep	oorted MCU Rollback ID.	
63:48	Reserved.		
Register Address: 783	3H, 1971	IA32_ROLLBACK_SIGN_ID_3	
Rollback ID 3 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID and SVN of a supported rollback target or 0 if none.			1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the rep	ported MCU Rollback ID.	
63:48	Reserved.		
Register Address: 784	iH, 1972	IA32_ROLLBACK_SIGN_ID_4	
Rollback ID 4 (R/O)		·	If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.		
Register Address: 785	5H, 1973	IA32_ROLLBACK_SIGN_ID_5	
Rollback ID 5 (R/O)		If IA32_MCU_ENUMERATION[3] =	
Holds the Revision ID	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the rep	ported MCU Rollback ID.	

Register Address: Hex, Decimal		Architectural MS	Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
63:48	Reserved.			
Register Address: 7	B6H, 1974	IA32_ROLLBACK_SIGN_ID_6		
Rollback ID 6 (R/O)			If IA32_MCU_ENUMERATION[3] =	
Holds the Revision I	D and SVN of a supported rollback ta	arget or 0 if none.	1	
31:0	MCU_ROLLBACK_ID	MCU_ROLLBACK_ID		
47.00	MCU supported Rollback ID.			
47:32		ROLLBACK_MCU_SVN MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.			
Register Address: 7	B7H, 1975	IA32_ROLLBACK_SIGN_ID_7		
Rollback ID 7 (R/O)			If IA32_MCU_ENUMERATION[3] =	
Holds the Revision I	D and SVN of a supported rollback ta	arget or 0 if none.	1	
31:0	MCU_ROLLBACK_ID			
	MCU supported Rollback ID.			
47:32	ROLLBACK_MCU_SVN			
	MCU SVN corresponding to the r	reported MCU Rollback ID.		
63:48	Reserved.			
Register Address: 7	B8H, 1976	IA32_ROLLBACK_SIGN_ID_8		
Rollback ID 8 (R/O)			If IA32_MCU_ENUMERATION[3] =	
. ,	D and SVN of a supported rollback ta	rget or 0 if none.	1	
31:0	MCU_ROLLBACK_ID			
	MCU supported Rollback ID.			
47:32	ROLLBACK_MCU_SVN			
	MCU SVN corresponding to the reported MCU Rollback ID.			
63:48	Reserved.			
Register Address: 7		IA32_ROLLBACK_SIGN_ID_9		
Rollback ID 9 (R/O)			If IA32_MCU_ENUMERATION[3] =	
Holds the Revision ID and SVN of a supported rollback target or 0 if none.		raet or 0 if none.	1	
31:0	MCU_ROLLBACK_ID			
51.0	MCU supported Rollback ID.			
47:32	ROLLBACK_MCU_SVN			
		MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.			
Register Address: 7	BAH, 1978	IA32_ROLLBACK_SIGN_ID_10		
Rollback ID 10 (R/O)			If IA32_MCU_ENUMERATION[3] =	
	D and SVN of a supported rollback ta	rget or 0 if none.	1	
31:0	MCU_ROLLBACK_ID	<u>.</u>		
· ·	MCU supported Rollback ID.			

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
47:32	ROLLBACK_MCU_SVN MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.		
Register Address: 7BB	H, 1979	IA32_ROLLBACK_SIGN_ID_11	
Rollback ID 11 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID a	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.		
Register Address: 7BC	Н, 1980	IA32_ROLLBACK_SIGN_ID_12	
Rollback ID 12 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID a	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.		
Register Address: 7BD	PH, 1981	IA32_ROLLBACK_SIGN_ID_13	
Rollback ID 13 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID a	and SVN of a supported rollback targ	jet or 0 if none.	1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
	MCU SVN corresponding to the reported MCU Rollback ID.		
63:48	Reserved.		
Register Address: 7BEH, 1982 IA32_ROLLBACK_SIGN_ID		IA32_ROLLBACK_SIGN_ID_14	
Rollback ID 14 (R/O)			If IA32_MCU_ENUMERATION[3] =
Holds the Revision ID and SVN of a supported rollback target or 0 if none.			1
31:0	MCU_ROLLBACK_ID		
	MCU supported Rollback ID.		
47:32	ROLLBACK_MCU_SVN		
MCU SVN corresponding to the reported MCU R		ported MCU Rollback ID.	
63:48	Reserved.		
Register Address: 7BF	Register Address: 7BFH, 1983 IA32_ROLLBACK_SIGN_ID_15		
Rollback ID 15 (R/O)			If IA32_MCU_ENUMERATION[3] =
. ,	and SVN of a supported rollback targ		1

Register Address: Hex, Decimal Arch		Architectural	itectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment	
31:0	MCU_ROLLBACK_ID MCU supported Rollback ID.			
47:32	ROLLBACK_MCU_SVN	the reported MCU Rollback ID.		
63:48	Reserved.			
Register Address: 80		IA32_X2APIC_APICID		
x2APIC ID Register (I			If CPUID.01H:ECX[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 80)3H, 2051	IA32_X2APIC_VERSION		
x2APIC Version Regi	ster (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 80	08H, 2056	IA32_X2APIC_TPR	<u> </u>	
x2APIC Task Priority	Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 80	DAH, 2058	IA32_X2APIC_PPR		
x2APIC Processor Pr	iority Register (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 80	BH, 2059	IA32_X2APIC_EOI		
x2APIC EOI Register	(W/O)	·	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 80	DH, 2061	IA32_X2APIC_LDR		
x2APIC Logical Desti	nation Register (R/O)	•	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 80	0FH, 2063	IA32_X2APIC_SIVR		
x2APIC Spurious Inte	errupt Vector Register (R/W)	•	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 81	0H, 2064	IA32_X2APIC_ISR0		
x2APIC In-Service Register Bits 31:0 (R/0)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1		
Register Address: 81	1H, 2065	IA32_X2APIC_ISR1		
x2APIC In-Service Register Bits 63:32 (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 81	2H, 2066	IA32_X2APIC_ISR2		
x2APIC In-Service Re	gister Bits 95:64 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 81	3H, 2067	IA32_X2APIC_ISR3		
x2APIC In-Service Re	egister Bits 127:96 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 81	4H, 2068	IA32_X2APIC_ISR4		
x2APIC In-Service Re	egister Bits 159:128 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/	Bit Description	Comment
Register Address: 815H	I, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service Register Bits 191:160 (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 816H	I, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service Regis	ter Bits 223:192 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 817H	I, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service Regis	ter Bits 255:224 (R/O)	·	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 818H	l, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode Re	egister Bits 31:0 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 819H	l, 2073	IA32_X2APIC_TMR1	
x2APIC Trigger Mode Re	egister Bits 63:32 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81AF	l, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode Re	egister Bits 95:64 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81BH	I, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode Re	egister Bits 127:96 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81CH	l, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode Re	egister Bits 159:128 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81DH	l, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode Re	egister Bits 191:160 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 81EH	l, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode Re	egister Bits 223:192 (R/O)		If (CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1)
Register Address: 81FH	l, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode Re	egister Bits 255:224 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 820H	I, 2080	IA32_X2APIC_IRR0	
x2APIC Interrupt Reque	est Register Bits 31:0 (R/O)	· · · · · · · · · · · · · · · · · · ·	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 821H	I, 2081	IA32_X2APIC_IRR1	
x2APIC Interrupt Reque	est Register Bits 63:32 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 822H	I, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Reque	est Register Bits 95:64 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1

Table 2-2. IA-32 Architectural MSRs (Contd.)				
Register Address: Hex, Decimal Architectural I		Architectural MSR Na	me (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment	
Register Address: 823	H, 2083	IA32_X2APIC_IRR3		
x2APIC Interrupt Request Register Bits 127:96 (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 824	H, 2084	IA32_X2APIC_IRR4		
x2APIC Interrupt Requ	est Register Bits 159:128 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 825	H, 2085	IA32_X2APIC_IRR5		
x2APIC Interrupt Requ	est Register Bits 191:160 (R/O)	1	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 826	H, 2086	IA32_X2APIC_IRR6		
x2APIC Interrupt Requ	est Register Bits 223:192 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 827	H, 2087	IA32_X2APIC_IRR7		
x2APIC Interrupt Requ	est Register Bits 255:224 (R/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 828	H, 2088	IA32_X2APIC_ESR		
x2APIC Error Status Re	egister (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 82FI	H, 2095	IA32_X2APIC_LVT_CMCI		
x2APIC LVT Corrected Machine Check Interrupt Register (R/W)		R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 830	H, 2096	IA32_X2APIC_ICR		
x2APIC Interrupt Com	nand Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 832	H, 2098	IA32_X2APIC_LVT_TIMER		
x2APIC LVT Timer Inte	errupt Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 833	H, 2099	IA32_X2APIC_LVT_THERMAL		
x2APIC LVT Thermal S	ensor Interrupt Register (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 834	H, 2100	IA32_X2APIC_LVT_PMI		
x2APIC LVT Performar	nce Monitor Interrupt Register (R/W)	If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 835	Н, 2101	IA32_X2APIC_LVT_LINT0		
x2APIC LVT LINTO Reg	jister (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 836	Н, 2102	IA32_X2APIC_LVT_LINT1		
x2APIC LVT LINT1 Reg	jister (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	
Register Address: 837	Н, 2103	IA32_X2APIC_LVT_ERROR		
x2APIC LVT Error Regi	ster (R/W)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1	

Register A	Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
Register Address: 838	H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count Register (R/W)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 839	H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count Register (R/O)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 83EF	ł, 2110	IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration Register (R/W)			If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 83FF	ł, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI Registe	r (W/O)		If CPUID.01H:ECX.[21] = 1 && IA32_APIC_BASE.[10] = 1
Register Address: 981	1, 2433	IA32_TME_CAPABILITY	
Memory Encryption Ca	bability MSR		If CPUID.07H:ECX.[13] = 1
0	Support for AES-XTS 128-bit encryption algorithm. (NIST standard)		
1	Support for AES-XTS 128-bit encryption with integrity algorithm.		
2	Support for AES-XTS 256-bit encryption algorithm.		
29:3	Reserved.		
30	SUPPORT_IA32_TME_CLEAR_SAV	ED_KEY	
	Support for the IA32_TME_CLEAR_SAVED_KEY MSR.		
31	TME encryption bypass supported.		
35:32	MK_TME_MAX_KEYID_BITS		
	Number of bits which can be allocated for usage as key identifiers for multi-key memory encryption.		
		of 15, which could address 32K keys.	
	Zero if TME-MK is not supported.		
50:36	MK_TME_MAX_KEYS		
Indicates the maximum number of keys which ar			
	This value may not be a power of a KeyID 0 is specially reserved and is		
63:51	KeyID 0 is specially reserved and is not accounted for in this field. Reserved.		
Register Address: 982H, 2434 IA32_TME_ACTIVATE		IA32 TME ACTIVATE	
Memory Encryption Activation MSR		If CPUID.07H:ECX.[13] = 1	
This MSR is used to lock the MSRs listed below. Any write to the following MSRs will be ignored after they are locked. The lock is reset when CPU is reset.			
• IA32_TME_ACTIVATE			
IA32_TME_EXCLUDE_MASK			
IA32_TME_EXCLUDE_BASE			
Note that IA32_TME_EXCLUDE_MASK and IA32_TME_EXCLUDE_BASE must be configured before IA32_TME_ACTIVATE.			

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description	
0	Lock R/O - Will be set upon succes value ignored.	sful WRMSR (or first SMI); written	
1	Hardware Encryption Enable This bit also enables TME-MK; TME enabling encryption hardware.	-MK cannot be enabled without	
2	Key Select 0: Create a new TME key (expecte 1: Restore the TME key from stora standby).	,	
3	Save TME Key for Standby Save key into storage to be used v Note: This may not be supported in		
7:4	TME Policy/Encryption Algorithm Only algorithms enumerated in IA32_TME_CAPABILITY are allowed. For example: 0000 - AES-XTS-128. 0001 - AES-XTS-128 with integrity. 0010 - AES-XTS-256. Other values are invalid.		
30:8	Reserved.		
31	 TME Encryption Bypass Enable When encryption hardware is enabled: Total Memory Encryption is enabled using a CPU generated ephemeral key based on a hardware random number generator when this bit is set to 0. Total Memory Encryption is bypassed (no encryption/decryption for KeyID0) when this bit is set to 1. Software must inspect Hardware Encryption Enable (bit 1) and TME encryption bypass Enable (bit 31) to determine if TME encryption is enabled. 		
35:32	enumeration, this is an encoded va Writing a value greater than MK_T #GP. Writing a non-zero value to this fie Encryption Enable) is not also set t enabled to use TME-MK.	o allocate to TME-MK usage. Similar to	
47:36	Reserved.		

Register	Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
63:48	MK_TME_CRYPTO_ALGS		
	Reserved if TME-MK is not enume	rated, otherwise:	
	Bit 48: AES-XTS 128.		
	Bit 49: AES-XTS 128 with integrit	у.	
	Bit 50: AES-XTS 256.		
	Bit 63:51: Reserved (#GP)		
		ryption algorithms are allowed for by the key loading ISA ('1 = allowed).	
Register Address: 983	H, 2435	IA32_TME_EXCLUDE_MASK	
Memory Encryption Ex	clude Mask		If CPUID.07H:ECX.[13] = 1
10:0	Reserved.		
11	Enable: When set to '1', then TME_ TME_EXCLUDE_MASK are used to TME/TME-MK (for KeyID=0).		
Maxphyaddr-1:12	TMEEMASK: This field indicates th order to qualify as a TME/TME-MK access.		
63:MAXPHYADDR	Reserved; must be zero.		
Register Address: 984	H, 2436	IA32_TME_EXCLUDE_BASE	
Memory Encryption Ex	clude Base	-	IF CPUID.07H:ECX.[13] = 1
11:0	Reserved.		
Maxphyaddr-1:12	TMEEBASE: Base physical address KeyID=0) encryption.	to be excluded for TME/TME-MK (for	
63:MAXPHYADDR	Reserved; must be zero.		
Register Address: 985	H, 2437	IA32_UINTR_RR	
User Interrupt Reques	t Register (R/W)		IF CPUID.07H.01H:EDX[13]=1
63:0	UIRR Bitmap of requested user interrup	ot vectors.	
Register Address: 986	H, 2438	IA32_UINTR_HANDLER	
User Interrupt Handler	Address (R/W)		IF CPUID.07H.01H:EDX[13]=1
63:0	UIHANDLER		
-	User interrupt handler linear addre	ess.	
Register Address: 987		IA32_UINTR_STACKADJUST	
User Interrupt Stack A			IF CPUID.07H.01H:EDX[13]=1
0	LOAD_RSP		
-	User interrupt stack mode.		
2:1	Reserved.		
63:3	STACK_ADJUST		
	Stack adjust value.		
		IA32_UINTR_MISC	
Register Address: 988	11, 2440		

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
31:0	UITTSZ The highest index of a valid entry in the user-interrupt target table. Valid entries are indices 0UITTSZ (inclusive).		
39:32	UINV User-interrupt notification vector.		
63:40	Reserved.		
Register Address: 989	H, 2441	IA32_UINTR_PD	
User Interrupt PID Add	lress (R/W)		If CPUID.07H.01H:EDX[13]=1
5:0	Reserved.		
63:6	UPIDADDR User-interrupt notification process address.	ing accesses a UPID at this linear	
Register Address: 98A	H, 2442	IA32_UINTR_TT	
User-Interrupt Target	Table (R/W)		If CPUID.07H.01H:EDX[13]=1
0	SENDUIPI_ENABLE User-interrupt target table is valid.		
3:1	Reserved.		
63:4	UITTADDR User-interrupt target table base linear address.		
Register Address: 990	H, 2448	IA32_COPY_STATUS ⁵	
Status of Most Recent	Platform to Local or Local to Platfor	m Copies (R/O)	If ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] = 1))
0	IWKEY_COPY_SUCCESSFUL Status of most recent copy to or fi	rom IWKeyBackup.	If ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] = 1))
63:1	Reserved.		
Register Address: 991	H, 2449	IA32_IWKEYBACKUP_STATUS ⁵	
Information about IWK	eyBackup Register (R/O)		If ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] =1))
0	Backup/Restore Valid Cleared when a write to IWKeyBackup is initiated, and then set when the latest write of IWKeyBackup has been written to storage that persists across S3/S4 sleep state. If S3/S4 is entered between when an IWKeyBackup write occurs and when this bit is set, then IWKeyBackup may not be recovered after S3/S4 exit. During S3/S4 sleep state exit (system wake up), this bit is cleared. It is set again when IWKeyBackup is restored from persistent storage and thus available to be copied to IWKey using IA32_COPY_PLATFORM_TO_LOCAL MSR. Another write to IWKeyBackup (via IA32_COPY_LOCAL_TO_PLATFORM MSR) may fail if a previous write has not yet set this bit.		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] =1))
1	Reserved.		
2	Backup Key Storage Read/Write Er Updated prior to backup/restore va encountered while backing up or re		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] =1))

Desister		2 Architectural MSRs (Contd.)	o (Former MSD Name)	
		Architectural MSR Nam		
Bit Fields		Description	Comment	
3	IWKeyBackup Consumed Set after the previous backup operation has been consumed by the platform. This does not indicate that the system is ready for a second IWKeyBackup write as the previous IWKeyBackup write may still need to set Backup/restore valid.		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(07H,0).ECX[23] =1))	
63:4	Reserved.			
Register Address: 9FE	BH, 2555	IA32_TME_CLEAR_SAVED_KEY		
IA32_TME_CLEAR_SA	VED_KEY (W/O)			
0	TME_CLEAR_SAVED_KEY Clear saved TME keys.			
63:1	Reserved.			
Register Address: C80	DH, 3200	IA32_DEBUG_INTERFACE		
Silicon Debug Feature	e Control (R/W)		If CPUID.01H:ECX.[11] = 1	
0	Enable (R/W) BIOS set 1 to enable Silicon debug	features. Default is 0.	If CPUID.01H:ECX.[11] = 1	
29:1	Reserved.			
30	Lock (R/W): If 1, locks any further change to the MSR. The lock bit is set automatically on the first SMI assertion even if not explicitly set by BIOS. Default is 0.		If CPUID.01H:ECX.[11] = 1	
31	Debug Occurred (R/O): This "sticky bit" is set by hardware to indicate the status of bit 0. Default is 0.		If CPUID.01H:ECX.[11] = 1	
63:32	Reserved.			
Register Address: C81	1H, 3201	IA32_L3_QOS_CFG		
L3 QOS Configuration	(R/W)		If (CPUID.(EAX=10H, ECX=1):ECX.[2] = 1)	
0	Enable (R/W) Set 1 to enable L3 CAT masks and Prioritization (CDP) mode.	Set 1 to enable L3 CAT masks and CLOS to operate in Code and Data		
63:1	Reserved. Attempts to write to re	eserved bits result in a #GP(0).		
Register Address: C82	2H, 3202	IA32_L2_QOS_CFG		
L2 QOS Configuration (R/W)		If (CPUID.(EAX=10H, ECX=2):ECX.[2] = 1)		
0	Enable (R/W) Set 1 to enable L2 CAT masks and CLOS to operate in Code and Data Prioritization (CDP) mode.			
63:1	Reserved. Attempts to write to re	eserved bits result in a #GP(0).		
Register Address: C83	3H, 3203	IA32_L3_I0_QOS_CFG		
L3 I/O QOS Configurat	tion (R/W) nable the I/O RDT features.		If (CPUID.(EAX=0FH, ECX=1):EAX.[10:9] = 1)	
0	L3 I/O RDT Allocation Enable.			
1	L3 I/O RDT Monitoring Enable.			
•			1	

Register A	ddress: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
63:2	Reserved.		
Register Address: C88H	1, 3208	IA32_RESOURCE_PRIORITY	
Thread scope Resource	Priority Enable (R/W)	•	
0	ENABLE		
	When set, enables model specific f Resource Priority mode.	eatures that can be used to create a	
63:1	Reserved.		
Register Address: C89H	1, 3209	IA32_RESOURCE_PRIORITY_PKG	
IA32_RESOURCE_PRIO	RITY_PKG (R/W)		
0	ENABLE		
	Enable Resource Priority feature.		
63:1	Reserved.		
Register Address: C8DH	ł, 32 <mark>1</mark> 3	IA32_QM_EVTSEL	
Monitoring Event Selec	t Register (R/W)		If (CPUID.(EAX=07H, ECX=0):EBX.[12] = 1)
7:0	Event ID: ID of a supported monitor	ing event to report via IA32_QM_CTR.	
31:8	Reserved.		
N+31:32	Resource Monitoring ID: ID for monitoring hardware to report monitored data via IA32_QM_CTR.		N = Ceil (Log ₂ (CPUID.(EAX= 0FH, ECX=0H).EBX[31:0] +1))
63:N+32	Reserved.		
Register Address: C8EH	ł, 3214	IA32_QM_CTR	
Monitoring Counter Reg	jister (R/O)		If (CPUID.(EAX=07H, ECX=0):EBX.[12] = 1)
61:0	Resource Monitored Data.		
62	Unavailable: If 1, indicates data for monitored for this resource or RM		
63	Error: If 1, indicates an unsupporte IA32_PQR_QM_EVTSEL.	ed RMID or event type was written to	
Register Address: C8FF	l, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)			If ((CPUID.(EAX=07H, ECX=0):EBX[12] =1) or (CPUID.(EAX=07H, ECX=0):EBX[15] =1))
N-1:0	Resource Monitoring ID (R/W): ID for monitoring hardware to track internal operation, e.g., memory access.		N = Ceil (Log ₂ (CPUID.(EAX= 0FH, ECX=0H).EBX[31:0] +1))
31:N	Reserved.		
63:32	CLOS (R/W): The class of service (CLOS) to enforce (on writes); returns the current CLOS when read.		If (CPUID.(EAX=07H, ECX=0):EBX.[15] = 1)
Register Address: C90H	I-D8FH, 3216-3471	Reserved MSR Address Space for CA	
See Section 19.19.4.1,	"Enumeration and Detection Suppor	t of Cache Allocation Technology."	
Register Address: C90H	1, 3216	IA32_L3_MASK_0	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
L3 CAT Mask for COSO (R/W)			If (CPUID.(EAX=10H, ECX=0H):EBX[1] != 0)
31:0	Capacity Bit Mask (R/W)		
63:32	Reserved.		
Register Address: C90	H+n, 3216+n	IA32_L3_MASK_n	
L3 CAT Mask for COSn	(R/W)		n = CPUID.(EAX=10H, ECX=1H):EDX[15:0]
31:0	Capacity Bit Mask (R/W)		
63:32	Reserved.		
Register Address: D10	H—D4FH, 3344—3407	Reserved MSR Address Space for L2	CAT Mask Registers
See Section 19.19.4.1,	"Enumeration and Detection Suppor	t of Cache Allocation Technology."	
Register Address: D10	H, 3344	IA32_L2_MASK_0	
L2 CAT Mask for COSO (R/W)			If (CPUID.(EAX=10H, ECX=0H):EBX[2] != 0)
31:0	Capacity Bit Mask (R/W)		
63:32	Reserved.		
Register Address: D10	H+n, 3344+n	IA32_L2_MASK_n	
L2 CAT Mask for COSn	(R/W)		n = CPUID.(EAX=10H, ECX=2H):EDX[15:0]
31:0	Capacity Bit Mask (R/W)		
63:32	Reserved.		
Register Address: D18	H, 3352	IA32_L2_MASK_8	
L2 CAT Mask for COS8	(R/W)		
15:0 WAY_MASK Capacity Bit Mask. Available ways vectors for class of service of '1 in bit indicates allocation to the way is allowed. '0 indicates allo to the way is not allowed.			
63:16	Reserved.		
Register Address: D19	H, 3353	IA32_L2_MASK_9	
L2 CAT Mask for COS9 (R/W)			
See IA32_L2_MASK_8 (D18H) for reference; similar format.			
Register Address: D1AH, 3354		IA32_L2_MASK_10	
L2 CAT Mask for COS10 (R/W)			
See IA32_L2_MASK_8 (D18H) for reference; similar format.			
Register Address: D1B		IA32_L2_MASK_11	
L2 CAT Mask for COS1			
	(D18H) for reference; similar format		
Register Address: D1CH, 3356IA32_L2_MASK_12			

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
L2 CAT Mask for COS	12 (R/W)		
See IA32_L2_MASK_	3 (D18H) for reference; similar forma	t.	
Register Address: D1	DH, 3357	IA32_L2_MASK_13	
L2 CAT Mask for COS	13 (R/W)		
See IA32_L2_MASK_	3 (D18H) for reference; similar forma	t.	
Register Address: D1	EH, 3358	IA32_L2_MASK_14	
L2 CAT Mask for COS	14 (R/W)		
See IA32_L2_MASK_	3 (D18H) for reference; similar forma	t.	
Register Address: D1	FH, 3359	IA32_L2_MASK_15	
L2 CAT Mask for COS	15 (R/W)	•	
See IA32_L2_MASK_	3 (D18H) for reference; similar forma	t.	
Register Address: D5	DH, 3408	IA32_L2_QOS_EXT_BW_THRTL_0	
IA32_L2_QOS_EXT_E	W_THRTL_0 (R/W)		CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth e	nforcement for COSO.		and CPUID.(EAX=10H,ECX=3H):EDX \geq
			0
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greate	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D5	1H, 3409	IA32_L2_QOS_EXT_BW_THRTL_1	
IA32_L2_QOS_EXT_E			CPUID.(EAX=10H,ECX=0H):EBX[3]
	nforcement for COS1.		and
-			CPUID.(EAX=10H,ECX=3H):EDX ≥ 1
6:0	RBE_ENFORCEMENT_VAL		
0.0	Max Delay value cannot be greate	r than 90 percent - 0x5a.	
63:7	Reserved.	· ·······	
Register Address: D5		IA32_L2_QOS_EXT_BW_THRTL_2	
IA32_L2_QOS_EXT_E			CPUID.(EAX=10H,ECX=0H):EBX[3]
	nforcement for COS2.		and
			CPUID.(EAX=10H,ECX=3H):EDX ≥ 2
6:0	RBE_ENFORCEMENT_VAL		-
	Max Delay value cannot be greater than 90 percent - 0x5a.		
63:7	Reserved.		
Register Address: D5		IA32_L2_QOS_EXT_BW_THRTL_3	
IA32_L2_QOS_EXT_E			CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth enforcement for COS3.			and
-			CPUID.(EAX=10H,ECX=3H):EDX ≥ 3
6:0	RBE_ENFORCEMENT_VAL		

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
63:7	Reserved.		
Register Address: D54	Н, 3412	IA32_L2_QOS_EXT_BW_THRTL_4	
IA32_L2_QOS_EXT_BV	√_THRTL_4 (R/W)		CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth en	forcement for COS4.		and CPUID.(EAX=10H,ECX=3H):EDX ≥ 4
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greater	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D55	H, 3413	IA32_L2_QOS_EXT_BW_THRTL_5	
IA32_L2_QOS_EXT_BV			CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth en			and CPUID.(EAX=10H,ECX=3H):EDX ≥ 5
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greater	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D56	H, 3414	IA32_L2_QOS_EXT_BW_THRTL_6	
IA32_L2_QOS_EXT_BV	V_THRTL_6 (R/W)		CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth en	forcement for COS6.		and CPUID.(EAX=10H,ECX=3H):EDX ≥ 6
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greate	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D57	Н, 3415	IA32_L2_QOS_EXT_BW_THRTL_7	
IA32_L2_QOS_EXT_BV	√_THRTL_7 (R/W)	•	CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth en	forcement for COS7.		and CPUID.(EAX=10H,ECX=3H):EDX ≥ 7
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greated	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D58H, 3416 IA32_L2_QOS_EXT_BW_THRTL_8			
IA32_L2_QOS_EXT_BW_THRTL_8 (R/W)			CPUID.(EAX=10H,ECX=0H):EBX[3]
Memory Bandwidth enforcement for COS8.			and CPUID.(EAX=10H,ECX=3H):EDX ≥ 8
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greater	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D59	H, 3417	IA32_L2_QOS_EXT_BW_THRTL_9	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
IA32_L2_QOS_EXT_BW_THRTL_9 (R/W) Memory Bandwidth enforcement for COS9.		CPUID.(EAX=10H,ECX=0H):EBX[3] and CPUID.(EAX=10H,ECX=3H):EDX \geq 9	
6:0	RBE_ENFORCEMENT_VAL Max Delay value cannot be greater	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D5A		IA32_L2_QOS_EXT_BW_THRTL_10	
IA32_L2_QOS_EXT_BV Memory Bandwidth en	V_THRTL_10 (R/W)		CPUID.(EAX=10H,ECX=0H):EBX[3] and CPUID.(EAX=10H,ECX=3H):EDX \geq 10
6:0	RBE_ENFORCEMENT_VAL Max Delay value cannot be greated	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D5BI	H, 3419	IA32_L2_QOS_EXT_BW_THRTL_11	
IA32_L2_QOS_EXT_BW_THRTL_11 (R/W) Memory Bandwidth enforcement for COS11.		CPUID.(EAX=10H,ECX=0H):EBX[3] and CPUID.(EAX=10H,ECX=3H):EDX \geq 11	
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greater	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D5Cl	H, 3420	IA32_L2_QOS_EXT_BW_THRTL_12	
IA32_L2_QOS_EXT_BV Memory Bandwidth en			CPUID.(EAX=10H,ECX=0H):EBX[3] and CPUID.(EAX=10H,ECX=3H):EDX \geq 12
6:0	RBE_ENFORCEMENT_VAL Max Delay value cannot be greater	r than 90 percent - 0x5a.	
63:7	Reserved.		
Register Address: D5D	H, 3421	IA32_L2_QOS_EXT_BW_THRTL_13	
IA32_L2_QOS_EXT_BW_THRTL_13 (R/W) Memory Bandwidth enforcement for COS13.		CPUID.(EAX=10H,ECX=0H):EBX[3] and CPUID.(EAX=10H,ECX=3H):EDX \geq 13	
6:0	RBE_ENFORCEMENT_VAL Max Delay value cannot be greater than 90 percent - 0x5a.		
63:7	Reserved.		
Register Address: D5E	Register Address: D5EH, 3422 IA32_L2_QOS_EXT_BW_THRTL_14		
IA32_L2_QOS_EXT_BV Memory Bandwidth en			CPUID.(EAX=10H,ECX=0H):EBX[3] and CPUID.(EAX=10H,ECX=3H):EDX \geq 14

Register Address: Hex, Decimal A		Architectural MSR Nar	me (Former MSR Name)
Bit Fields	1	Description	Comment
6:0	RBE_ENFORCEMENT_VAL		
	Max Delay value cannot be greater than 90 percent - 0x5a.		
63:7	Reserved.		
Register Address: D9	ОН, 3472	IA32_BNDCFGS	
Supervisor State of N	1PX Configuration (R/W)		If (CPUID.(EAX=07H, ECX=0H):EBX[14] = 1)
0	EN: Enable Intel MPX in supervisor	mode.	
1	BNDPRESERVE: Preserve the bour instructions in the absence of the		
11:2	Reserved, must be zero.		
63:12	Base Address of Bound Directory.		
Register Address: D9	1H, 3473	IA32_COPY_LOCAL_TO_PLATFORM	5
Copy Local State to F	Platform State (W)	•	IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))
0	IWKeyBackup Copy IWKey to IWKeyBackup.		
63:1	Reserved.		
Register Address: D9	2H, 3474	IA32_COPY_PLATFORM_TO_LOCAL	5
Copy Platform State	to Local State (W)	•	IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))
0	IWKeyBackup Copy IWKeyBackup to IWKey.		IF ((CPUID.19H:EBX[4] = 1) && (CPUID.(EAX=07H, ECX=0H).ECX[23] = 1))
63:1	Reserved.		
Register Address: D9	3H, 3475	IA32_PASID	
Process Address Spa	ce Identifier. (R/W)		
19:0	Process address space identifier (F currently running software thread		
30:20	Reserved.		
31	Valid. Execution of ENQCMD cause	s a #GP if this bit is clear.	
63:32	Reserved.		
Register Address: DA	OH, 3488	IA32_XSS	
Extended Supervisor	State Mask (R/W)		If(CPUID.(0DH, 1):EAX.[3] = 1
7:0	Reserved.		
8	PT State (R/W)	PT State (R/W)	
9	Reserved.		
10	PASID State (R/W)		
11	CET_U State (R/W)		

Registe	r Address: Hex, Decimal	Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	MSR/Bit Description	
12	CET_S State (R/W)	CET_S State (R/W)	
13	HDC State (R/W)		
14	UINTR State (R/W)		
15	LBR State (R/W)		
16	HWP State (R/W)		
63:17	Reserved.		
Register Address: DB	0H, 3504	IA32_PKG_HDC_CTL	·
Package Level Enable	e/Disable HDC (R/W)		If CPUID.06H:EAX.[13] = 1
0	HDC_Pkg_Enable (R/W)		If CPUID.06H:EAX.[13] = 1
	Force HDC idling or wake up HDC-id See Section 16.5.2, "Package level	dled logical processors in the package. Enabling HDC."	
63:1	Reserved.		
Register Address: DB	1H, 3505	IA32_PM_CTL1	
Enable/Disable the H	DC Thread Level Activity (R/W)		If CPUID.06H:EAX.[13] = 1
0	SDC_ALLOWED (R/W)		If CPUID.06H:EAX.[13] = 1
		Set this bit to allow this thread to be forced into HDC idle state. Clearing this bit blocks HDC-enter (HW) request. Default value: 1. See Section	
63:1	Reserved.		
Register Address: DB	2H, 3506	IA32_THREAD_STALL	
 Per-Logical_Processo	or_ID HDC Idle Residency (R/O)		If CPUID.06H:EAX.[13] = 1
63:0	Stall_Cycle_Cnt (R/W)		If CPUID.06H:EAX.[13] = 1
	Stalled cycles due to HDC forced ic Section 16.5.4.1.	lle on this logical processor. See	
Register Address: E0	ОН, 3584	IA32_QOS_CORE_BW_THRTL_0	
CBA Levels Based on	COS for Bandwidth Throttling (R/W)	•	CPUID.10H.0H:EBX[5]=1
3:0	COSO_LEVEL		
	CBA Level for COS[0]. Levels are p	rogrammed from 0 to 15.	
7:4	Reserved.		
11:8	COS1_LEVEL		
	CBA Level for COS[1]. Levels are p	rogrammed from 0 to 15.	
15:12	Reserved.		
19:16	COS2_LEVEL		
	CBA Level for COS[2]. Levels are p	CBA Level for COS[2]. Levels are programmed from 0 to 15.	
25:20	Reserved.	Reserved.	
27:24	COS3_LEVEL		
	CBA Level for COS[3]. Levels are p	rogrammed from 0 to 15.	
31:28	Reserved.		
35:32	COS4_LEVEL		
	CBA Level for COS[4]. Levels are p	rogrammed from 0 to 15.	

Registe	Table 2-2. IA-32 Architectural MS r Address: Hex, Decimal Archit	ectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description	Comment	
39:36	Reserved.		
43:40	COS5_LEVEL		
	CBA Level for COS[5]. Levels are programmed from 0 to	o 15.	
47:44	Reserved.		
51:48	COS6_LEVEL		
	CBA Level for COS[6]. Levels are programmed from 0 to	o 15.	
Register Address: E0	1H, 3585 IA32_QOS_CORE_B	W_THRTL_1	
CBA Levels Based on	COS for Bandwidth Throttling (R/W)	CPUID.10H.0H:EBX[5]=1	
3:0	COS8_LEVEL		
	CBA Level for COS[8]. Levels are programmed from 0 to	o 15.	
7:4	Reserved.		
11:8	COS9_LEVEL		
	CBA Level for COS[9]. Levels are programmed from 0 to	o 15.	
15:12	Reserved.		
19:16	COS10_LEVEL		
	CBA Level for COS[10]. Levels are programmed from 0	to 15.	
25:20	Reserved.		
27:24	COS11_LEVEL		
	CBA Level for COS[11]. Levels are programmed from 0	to 15.	
31:28	Reserved.		
35:32	COS12_LEVEL		
	CBA Level for COS[12]. Levels are programmed from 0	to 15.	
39:36	Reserved.		
43:40	COS13_LEVEL		
	CBA Level for COS[13]. Levels are programmed from 0	to 15.	
47:44	Reserved.		
51:48	COS14_LEVEL		
	CBA Level for COS[14]. Levels are programmed from 0	to 15.	
55:50	Reserved.		
59:56	COS15_LEVEL		
	CBA Level for COS[15]. Levels are programmed from 0 to 15.		
63:60	Reserved		
Register Address: 12	00H-121FH, 4608-4639 IA32_LBR_x_INFO		
	ntry X Info Register (R/W)		
An attempt to read o	r write IA32_LBR_x_INFO such that $x \ge IA32_LBR_DEPTH$.DEPTH will #GP.	
15:0	CYC_CNT	Reset Value: 0	
	The elapsed CPU cycles (saturating) since the last LBR w Section 18.1.3.3.	vas recorded. See	
55:16	Undefined, may be zero or non-zero. Writes of non- zer fault, but reads may return a different value.	o values do not Reset Value: O	

Register Address: Hex, Decimal Architectural MSR I		Architectural MSR Nam	ame (Former MSR Name)	
Bit Fields	MSR/Bit	MSR/Bit Description		
59:56	BR_TYPE The branch type recorded by this I 0000B: COND 0001B: JMP Indirect 0010B: JMP Direct 0011B: CALL Indirect 0100B: CALL Direct 0101B: RET 011xB: Reserved 1xxxB: Other Branch	LBR. Encodings:	Reset Value: 0	
60	CYC_CNT_VALID CYC_CNT value is valid. See Section	n 20.1.3.3.	Reset Value: 0	
61		This LBR record is a TSX abort. On processors that do not support Intel TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0),		
62	On processors that do not support			
63	MISPRED The recorded branch direction (cor branch) was mispredicted.	The recorded branch direction (conditional branch) or target (indirect		
Register Address: 14	400H, 5120	IA32_SEAMRR_BASE		
SEAM Memory Rang	e Register for TDX - Base Address (R/V	+ N)		
2:0	Reserved.			
3	CONFIGURED Set to 1 by BIOS if range is configu	ured.		
24:4	Reserved.			
51:25	BASE SEAM Range Register BASE addres	SS.		
63:52	Reserved.			
Register Address: 14	401H, <mark>5121</mark>	IA32_SEAMRR_MASK		
SEAM Memory Rang	e Register for TDX (R/W)			
9:0	Reserved.			
10	LOCK Set by BIOS to indicate range is co	nfigured and locked.		
24:11	Reserved.			
51:25	MASK Mask value for SEAMRR matching.	Lowest granularity is 32M.		
63:52	Reserved.			

Bit Fields MSR/Bit Description Comment Register Address: 1406H, 5126 IA32_MCU_CONTROL If CPUID.07H.0H:EDX[29]=1 && IA32_ARCH_CAPABILITIES.MCU_C ONTROL in the Microcode Update Trigger MSR, IA32_BIOS_UPDT_TRIG. If CPUID.07H.0H:EDX[29]=1 && IA32_ARCH_CAPABILITIES.MCU_C ONTROL=1 0 LOCK IA32_MCU_LOAD IA32_MCU_LOAD 1 DIS_MCU_LOAD If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). Image: SMM_BYPASS 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM SMM 63:3 Reserved. IA32_LBR_CTL IA32_LBR_CTL
MCU Control (R/W) If CPUID.07H.0H:EDX[29]=1 && Controls the behavior of the Microcode Update Trigger MSR, IA32_BIOS_UPDT_TRIG. If CPUID.07H.0H:EDX[29]=1 && 0 LOCK Once set, further writes to this MSR will cause a #GP(0) fault. Bypassed during SMM if EN_SMM_BYPASS (bit 2) is set. Intervention 1 DIS_MCU_LOAD If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). EN_SMM_BYPASS 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3
Controls the behavior of the Microcode Update Trigger MSR, IA32_BIOS_UPDT_TRIG. IA32_ARCH_CAPABILITIES.MCU_C ONTROL=1 0 LOCK Once set, further writes to this MSR will cause a #GP(0) fault. Bypassed during SMM if EN_SMM_BYPASS (bit 2) is set. 1 DIS_MCU_LOAD If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3 Reserved.
Once set, further writes to this MSR will cause a #GP(0) fault. Bypassed during SMM if EN_SMM_BYPASS (bit 2) is set. 1 DIS_MCU_LOAD If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3 Reserved.
during SMM if EN_SMM_BYPASS (bit 2) is set. 1 DIS_MCU_LOAD If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3
If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3 Reserved.
attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect). 2 EN_SMM_BYPASS If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3 Reserved.
If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3 Reserved.
regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality. 63:3 Reserved.
Pogistor Addross: 14CEH 5226
Last Branch Record Enabling and Configuration Register (R/W)
0 LBREn Reset Value: 0
When set, enables LBR recording.
1 OS Reset Value: 0
When set, allows LBR recording when CPL == 0.
2 USR Reset Value: 0
When set, allows LBR recording when CPL != 0.
3 CALL_STACK Reset Value: 0
When set, records branches in call-stack mode. See Section 20.1.2.4.
15:4 Reserved. Reset Value: 0
16 COND
When set, records taken conditional branches. See Section 20.1.2.3.
17 NEAR_REL_JMP
When set, records near relative JMPs. See Section 20.1.2.3.
18 NEAR_IND_JMP
When set, records near indirect JMPs. See Section 20.1.2.3.
19 NEAR_REL_CALL
When set, records near relative CALLs. See Section 20.1.2.3.
20 NEAR_IND_CALL When set, records near indirect CALLs. See Section 20.1.2.3.
21 NEAR_RET When set, records near RETs. See Section 20.1.2.3.
22 OTHER_BRANCH
When set, records other branches. See Section 20.1.2.3.

Register Address: Hex, Decimal		Architectural MSRS (Contd.) Architectural MSR Name (Former MSR Name)	
Bit Fields			Comment
63:23	Reserved.		
Register Address: 14Cf		IA32_LBR_DEPTH	
	ximum Stack Depth Register (R/W)		
N:0	DEPTH		Reset Value: Varies
	The number of LBRs to be used for recording. Supported values are indicated by the bitmap in CPUID.(EAX=01CH,ECX=0):EAX[7:0]. The reset value will match the maximum supported by the CPU. Writes of unsupported values will #GP fault.		
63:N+1	Reserved.		Reset Value: 0
Register Address: 1500	DH—151FH, 5376—5407	IA32_LBR_x_FROM_IP	
	FROM_IP The source IP of the recorded brar	hat $x \ge IA32_LBR_DEPTH.DEPTH$ will here the second state of the	Reset Value: 0
	to bits above MAXLINADDR-1 are i	-	
	DH—161FH, 5632—5663	IA32_LBR_x_TO_IP	
	try X Destination IP Register (R/W)	$k \ge IA32_LBR_DEPTH.DEPTH will #GP.$	
63:0		$k \ge 1A32_cBR_DEFTH.DEFTH Will #GF.$	Reset Value: 0
05.0	_	branch or event, in canonical form. -1 are ignored.	
Register Address: 17D	DH, 6096	IA32_HW_FEEDBACK_PTR	
Hardware Feedback Int	terface Pointer	1	If CPUID.06H:EAX.[19] = 1
0	Valid (R/W) When set to 1, indicates a valid pointer is programmed into the ADDR field of the MSR.		
11:1	Reserved.		
(Maxphyaddr-1):12	ADDR (R/W) Physical address of the page frame of the first page of the hardware feedback interface structure.		
63:MAXPHYADDR	Reserved.		
Register Address: 17D	1H, 6097	IA32_HW_FEEDBACK_CONFIG	
Hardware Feedback Interface Configuration		·	If CPUID.06H:EAX.[19] = 1
0	Enable (R/W) When set to 1, enables the hardwa	are feedback interface.	
63:1	Reserved.		
Register Address: 17D	2H, 6098	IA32_THREAD_FEEDBACK_CHAR	
Thread Feedback Chara	acteristics (R/O)		If CPUID.06H:EAX.[23] = 1
7:0	Application Class ID, pointing into t	he Intel Thread Director structure.	
62:8	Reserved.		

	Table 2-2. IA-3	2 Architectural MSRs (Contd.)	
Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
63	Valid bit. When set to 1 the OS Scheduler can use the Class ID (in bits 7:0) for its scheduling decisions. If this bit is 0, the Class ID field should be ignored. It is recommended that the OS uses the last known Class ID of the software thread for its scheduling decisions.		
Register Address: 17D	4H, 6100	IA32_HW_FEEDBACK_THREAD_CONF	FIG
	hread Configuration (R/W)		
0	Enables Intel Thread Director. When Thread Director is enabled. Default	n set to 1, logical processor scope Intel t is 0 (disabled).	
63:1	Reserved.		
Register Address: 17D	AH, 6106	IA32_HRESET_ENABLE	
History Reset Enable (R/W)		
0	Enable reset of the Intel Thread Di	rector history.	
31:1	Reserved for other capabilities that instruction.	Reserved for other capabilities that can be reset by the HRESET	
63:32	Reserved.		
Register Address: 190	ОН, 6400	IA32_PMC_GP0_CTR	
Full Width Writable General Performance Counter 0 (R/W)			If CPUID.0AH:EAX[15:8] > 0 and IA32_PERF_CAPABILITIES[13] =1
47:0	RELOAD_VALUE Contains the reload value to be loaded into the associated counter by Auto Counter Reload. Will be 1-extended to 48 bits.		
63:48	Reserved.		
Register Address: 190	1H, 6401	IA32_PMC_GP0_CFG_A	·
IA32_PMC_GP0_CFG_A (R/W) Performance Event Select Register used to control the operation of the General Performance Counter 0.		eration of the General Performance	If CPUID.0AH:EAX[15:8] > 0
7:0	EVENT_SELECT Selects a performance event logic	unit.	
15:8	UMASK Qualifies the microarchitectural condition to detect on the selected event logic.		
16	USR When set, events are counted only when the processor is operating at privilege levels 1, 2 or 3. This flag can be used in conjunction with the OS flag.		
17		y when the processor is operating at sed in conjunction with the USER flag.	
18	EDGE When set, enables edge detection	of events.	
19	Reserved.		

Table 2-2. IA-32 Architectural MSRS (Contd.) Register Address: Hex, Decimal Architectural MSR Nar		e (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
20	INT When set, the processor generates on counter overflow for this counter	an exception through its local APIC er's thread.	
21	ANYTHREAD If CPUID.AOH.EDX[15] is 1, then this bit is deprecated. When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR.		
22	ENABLE When set, performance counting is monitoring counter; when clear, the		
23			
31:24	CMASK When CMASK is not zero, the corresponding performance counter increments by 1 each cycle if the event count is >= CMASK. This mask enables counting cycles in which multiple occurrences happen (for example, two or more instructions retired per clock).		
34:32	Reserved.		
35	EN_LBR_LOG When set enables updating LBRs with that counters event occurrences, if selected event is precise.		
36	EQUAL When EQ flag is set and the INV flag is clear, the comparison evaluates to true if the selected performance monitoring event (the event) is equal to the specified Counter Mask value (CMask). When EQ flag is set and INV flag is set, the comparison evaluates to true if the event is less-than the CMask value and the event is not zero. Note if CMask is zero, the EQ flag is ignored.		
39:37	Reserved.		
47:40	UMASK2 Unit mask 2 (UMASK2) field (bits 40 through 47) - These bits qualify the condition that the selected event logic unit detects. Valid UMASK2 values for each event logic unit are specific to the unit. The new UMASK2 field may also be used in conjunction with UMASK.		
63:48	Reserved.		
Register Address: 190	3H, 6403	IA32_PMC_GP0_CFG_C	
IA32_PMC_GP0_CFG_0	C (R/W)		
Extended Perf event s	elector for GP counter 0.		

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields		Description	Comment
31:0	RELOAD_VALUE Contains the reload value to be loaded into the associated counter by Auto Counter Reload. Will be 1-extended to 48 bits.		
63:32	Reserved.		
Register Address: 190-	4H, 6404	IA32_PMC_GP1_CTR	
	neral Performance Counter 1 (R/W) TR (1900H) for reference; similar fo	rmat.	If CPUID.0AH:EAX[15:8] > 1 and IA32_PERF_CAPABILITIES[13]=1
Register Address: 190		IA32_PMC_GP1_CFG_A	-
IA32_PMC_GP1_CFG_A	A (R/W)		If CPUID.0AH:EAX[15:8] > 1
Performance Event Se	lect Register used to control the ope MC_GPO_CFG_A (1901H) for refere		
Register Address: 190	7H, 6407	IA32_PMC_GP1_CFG_C	
	C (R/W) elector for GP counter 1. FG_C (1903H) for reference; similar	format.	
Register Address: 190	BH, 6408	IA32_PMC_GP2_CTR	
Full Width Writable General Performance Counter 2 (R/W) See IA32_PMC_GPO_CTR (1900H) for reference; similar for		rmat.	If CPUID.0AH:EAX[15:8] > 2 and IA32_PERF_CAPABILITIES[13]=1
Register Address: 1909H, 6409		IA32_PMC_GP2_CFG_A	1
IA32_PMC_GP2_CFG_A (R/W)			If CPUID.0AH:EAX[15:8] > 2
Performance Event Select Register used to control the ope Counter 2. See IA32_PMC_GP0_CFG_A (1901H) for referer			
Register Address: 190	AH, 6410	IA32_PMC_GP2_CFG_B	
IA32_PMC_GP2_CFG_E	3 (R/W)	•	
GP counter reload conf	iguration register.		
1:0	Reserved.		
2	RELOAD_PMC2 Reload GP2 when GP2 overflows.		
3	RELOAD_PMC3 Reload GP2 when GP3 overflows.		
4	RELOAD_PMC4 Reload GP2 when GP4 overflows.		
5	RELOAD_PMC5 Reload GP2 when GP5 overflows.		
6	RELOAD_PMC6 Reload GP2 when GP6 overflows.		
7	RELOAD_PMC7 Reload GP2 when GP7 overflows.		
31:8	Reserved.		

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
32	RELOAD_FC0 Reload GP2 when FC0 overflows.		
33	RELOAD_FC1 Reload GP2 when FC1 overflows.		
47:34	Reserved.		
48	METRICS_CLEAR Clear PERF_METRICS on overflow of GP2.		
63:49	Reserved.		
Register Address: 190	DBH, 6411	IA32_PMC_GP2_CFG_C	
See IA32_PMC_GP0_0	selector for GP counter 2. CFG_C (1903H) for reference; similar		
Register Address: 190		IA32_PMC_GP3_CTR	
	eneral Performance Counter 3 (R/W) CTR (1900H) for reference; similar fc	ormat.	If CPUID.OAH:EAX[15:8] > 3 and IA32_PERF_CAPABILITIES[13]=1
Register Address: 190		IA32_PMC_GP3_CFG_A	
IA32_PMC_GP3_CFG_	A (R/W)		If CPUID.0AH:EAX[15:8] > 3
	elect Register used to control the op PMC_GPO_CFG_A (1901H) for refere DEH, 6414		
IA32_PMC_GP3_CFG_			
GP counter reload con		format.	
Register Address: 190	DFH, 6415	IA32_PMC_GP3_CFG_C	
IA32_PMC_GP3_CFG_	_C (R/W)		
	selector for GP counter 3. CFG_C (1903H) for reference; similar	format.	
Register Address: 191	IOH, 6416	IA32_PMC_GP4_CTR	
Full Width Writable Ge	eneral Performance Counter 4 (R/W)		If CPUID.OAH:EAX[15:8] > 4 and
See IA32_PMC_GP0_CTR (1900H) for reference; similar format.		ormat.	IA32_PERF_CAPABILITIES[13]=1
Register Address: 191	I 1H, 6417	IA32_PMC_GP4_CFG_A	
IA32_PMC_GP4_CFG_	_A (R/W)		If CPUID.OAH:EAX[15:8] > 4
	elect Register used to control the op PMC_GP0_CFG_A (1901H) for refere		
Register Address: 191	I2H, 6418	IA32_PMC_GP4_CFG_B	
IA32_PMC_GP4_CFG_	_B (R/W)		
GP counter reload con See IA32_PMC_GP2_(ifiguration register. CFG_B (190AH) for reference; similar	format.	
Register Address: 191		IA32_PMC_GP4_CFG_C	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit	Description	Comment
IA32_PMC_GP4_CFG_C	(R/W)		
Extended Perf event selector for GP counter 4.			
See IA32_PMC_GP0_CF	G_C (1903H) for reference; similar	format.	
Register Address: 1914	H, 6420	IA32_PMC_GP5_CTR	
Full Width Writable Gen	eral Performance Counter 5 (R/W)		If CPUID.OAH:EAX[15:8] > 5 and
See IA32_PMC_GP0_CT	R (1900H) for reference; similar for	rmat.	IA32_PERF_CAPABILITIES[13]=1
Register Address: 1915	iH, 6421	IA32_PMC_GP5_CFG_A	
IA32_PMC_GP5_CFG_A	(R/W)		If CPUID.0AH:EAX[15:8] > 5
	ect Register used to control the ope MC_GP0_CFG_A (1901H) for referer		
Register Address: 1916	6H, 6422	IA32_PMC_GP5_CFG_B	
IA32_PMC_GP5_CFG_B	(R/W)		
GP counter reload confi See IA32_PMC_GP2_CF	guration register. G_B (190AH) for reference; similar	format.	
Register Address: 1917	'H, 6423	IA32_PMC_GP5_CFG_C	
IA32_PMC_GP5_CFG_C	(R/W)	•	
	elector for GP counter 5. G_C (1903H) for reference; similar	format.	
Register Address: 1918	3H, 6424	IA32_PMC_GP6_CTR	
Full Width Writable General Performance Counter 6 (R/W)		If CPUID.OAH:EAX[15:8] > 6 and IA32_PERF_CAPABILITIES[13]=1	
See IA32_PMC_GP0_CTR (1900H) for reference; similar format.			
Register Address: 1919)H, 6425	IA32_PMC_GP6_CFG_A	1
IA32_PMC_GP6_CFG_A	(R/W)		If CPUID.0AH:EAX[15:8] > 6
	ect Register used to control the ope 1C_GP0_CFG_A (1901H) for referer		
Register Address: 191A	NH, 6426	IA32_PMC_GP6_CFG_B	
IA32_PMC_GP6_CFG_B	(R/W)		
GP counter reload confi See IA32_PMC_GP2_CF	guration register. G_B (190AH) for reference; similar	format.	
Register Address: 191E	3H, 6427	IA32_PMC_GP6_CFG_C	
IA32_PMC_GP6_CFG_C	(R/W)		
Extended Perf event selector for GP counter 6. See IA32_PMC_GP0_CFG_C (1903H) for reference; similar format.			
Register Address: 1910	CH, 6428	IA32_PMC_GP7_CTR	
Full Width Writable Gen	eral Performance Counter 7 (R/W)		If CPUID.OAH:EAX[15:8] > 7 and
See IA32_PMC_GP0_CT	R (1900H) for reference; similar fo	rmat.	IA32_PERF_CAPABILITIES[13]=1
Register Address: 1910)H, 6429	IA32_PMC_GP7_CFG_A	

Register Address: Hex, Decimal		Architectural MSR Name (Former MSR Name)	
Bit Fields	MSR/Bit Description		Comment
IA32_PMC_GP7_CFG_/	A (R/W)		If CPUID.OAH:EAX[15:8] > 7
Performance Event Select Register used to control the operation of the General Performance			
Counter 7. See IA32_P	MC_GPO_CFG_A (1901H) for refere	nce; similar format.	
Register Address: 191EH, 6430 IA32_PMC_GP7_CFG_B			
IA32_PMC_GP7_CFG_I	3 (R/W)		
GP counter reload con	figuration register.		
See IA32_PMC_GP2_C	FG_B (190AH) for reference; similar	format.	
Register Address: 191	FH, 6431	IA32_PMC_GP7_CFG_C	_
IA32_PMC_GP7_CFG_0	C (R/W)		
Extended Perf event s	elector for GP counter 7.		
See IA32_PMC_GP0_C	FG_C (1903H) for reference; similar	format.	
Register Address: 192	0H, 6432	IA32_PMC_GP8_CTR	-
Full Width Writable Ger	neral Performance Counter 8 (R/W)		If CPUID.OAH:EAX[15:8] > 8 and
See IA32_PMC_GP0_C	TR (1900H) for reference; similar fo	rmat.	IA32_PERF_CAPABILITIES[13]=1
Register Address: 192	1H, 6433	IA32_PMC_GP8_CFG_A	
IA32_PMC_GP8_CFG_/	A (R/W)		If CPUID.0AH:EAX[15:8] > 8
Performance Event Se	lect Register used to control the ope	eration of the General Performance	
Counter 8. See IA32_P	MC_GPO_CFG_A (1901H) for refere	nce; similar format.	
Register Address: 192	4H, 6436	IA32_PMC_GP9_CTR	
Full Width Writable General Performance Counter 9 (R/W)			If CPUID.OAH:EAX[15:8] > 9 and
See IA32_PMC_GP0_C	TR (1900H) for reference; similar fo	rmat.	IA32_PERF_CAPABILITIES[13]=1
Register Address: 192	5H, 6437	IA32_PMC_GP9_CFG_A	
IA32_PMC_GP9_CFG_/	A (R/W)		If CPUID.0AH:EAX[15:8] > 9
Performance Event Se	lect Register used to control the ope	eration of the General Performance	
Counter 9. See IA32_P	MC_GPO_CFG_A (1901H) for refere	nce; similar format.	
Register Address: 198	0H, 6528	IA32_PMC_FX0_CTR	
	mance Counter 0 (R/W)		If CPUID.OAH:EDX[4:0] >0
Instructions retired.	1		
47:0	FIXED_COUNTER		
	Instructions Retired Counter.		
63:46	Reserved.		
Register Address: 198		IA32_PMC_FX0_CFG_B	1
	r Reload Configuration Register (R/V	N)	
1:0	Reserved.		
2	RELOAD_PMC2		
	Reload Fixed-Function Counter0 w	vhen GP2 overflows.	
3	RELOAD_PMC3		
	Reload Fixed-Function Counter0 w	vhen GP3 overflows.	

Register Address: Hex, Decimal Architectural MSR N		ame (Former MSR Name)	
Bit Fields	MSR/Bit D	Description	Comment
4	RELOAD_PMC4		
	Reload Fixed-Function CounterO when GP4 overflows.		
5	RELOAD_PMC5		
	Reload Fixed-Function CounterO wh	en GP5overflows.	
6	RELOAD_PMC6		
	Reload Fixed-Function CounterO wh	en GP6 overflows.	
7	RELOAD_PMC7		
	Reload Fixed-Function Counter0 wh	en GP7 overflows.	
33:8	Reserved.		
32	RELOAD_FCO		
	Reload Fixed-Function Counter0 wh	en FCO overflows.	
33	RELOAD_FC1		
	Reload Fixed-Function CounterO wh	en FC1 overflows.	
47:34	Reserved.		
48	METRICS_CLEAR		
	Clear PERF_METRICS on overflow of	Clear PERF_METRICS on overflow of Fixed-Function Counter 0.	
63:49	Reserved.		
Register Address: 19	983H, 6531	IA32_PMC_FX0_CFG_C	
Extended Perf Even	t Selector for Fixed-Function Counter 0	(R/W)	
31:0	RELOAD_VALUE		
	Contains the reload value to be loaded into the as		
	Auto Counter Reload. Will be 1-exte	nded to 48 bits.	
63:32	Reserved.		
Register Address: 19		IA32_PMC_FX1_CTR	
	ormance Counter 1 (R/W)		If CPUID.0AH:EDX[4:0] >1
Unhalted core clock	-		
47:0	FIXED_COUNTER		
	Unhalted core clock cycles counter.		
63:46	Reserved.		
Register Address: 19	986H, 6534	IA32_PMC_FX1_CFG_B	
Fixed-Function Cour	ter Reload Configuration Register (R/W)		
1:0	Reserved.		
2	RELOAD_PMC2		
	Reload Fixed-Function Counter1 wh	en GP2 overflows.	
3	RELOAD_PMC3		
	Reload Fixed-Function Counter1 wh	en GP3 overflows.	
4	RELOAD_PMC4		
	Reload Fixed-Function Counter1 wh	en GP4 overflows.	
5	RELOAD_PMC5		
	Reload Fixed-Function Counter1 wh	en GP5overflows.	

Register Address: Hex, Decimal Archite		Architectural MSR Nam	e (Former MSR Name)
Bit Fields	MSR/Bit	Description	Comment
6	RELOAD_PMC6		
	Reload Fixed-Function Counter1 when GP6 overflows.		
7	RELOAD_PMC7		
	Reload Fixed-Function Counter1 when GP7 overflows.		
31:8	Reserved.		
32	RELOAD_FCO		
	Reload Fixed-Function Counter1 w	hen FCO overflows.	
33	RELOAD_FC1		
	Reload Fixed-Function Counter1 w	hen FC1 overflows.	
47:34	Reserved.		
48	METRICS_CLEAR		
	Clear PERF_METRICS on overflow	of Fixed-Function Counter 1.	
63:49	Reserved.		
Register Address: 198	37H, 6532	IA32_PMC_FX1_CFG_C	
Extended Perf Event	Selector for Fixed-Function Counter 1	I (R/W)	
31:0	RELOAD_VALUE		
		Contains the reload value to be loaded into the associated counter by Auto Counter Reload. Will be 1-extended to 48 bits.	
63:32	Reserved.		
Register Address: 1988H, 6536 IA32_PMC_FX2_CTR			
Fixed-Function Perfor	mance Counter 2 (R/W)	•	If CPUID.OAH:EDX[4:0] >2
Unhalted core referer	nce cycles.		
47:0	FIXED_COUNTER		
	Unhalted core reference cycles co	unter.	
63:48	Reserved.		
Register Address: 198	3BH, 6539	IA32_PMC_FX2_CFG_C	
Extended Perf Event	Selector for Fixed-Function Counter 2	2 (R/W)	
31:0	RELOAD_VALUE		
		Contains the reload value to be loaded into the associated counter by Auto Counter Reload. Will be 1-extended to 48 bits.	
63:32	Reserved.		
Register Address: 198	BCH, 6540	IA32_PMC_FX3_CTR	•
Fixed-Function Perfor	mance Counter 3 (R/W)		If CPUID.OAH:EDX[4:0] >3
Top-down Microarchit	ecture Analysis unhalted number of a	available slots.	
47:0	FIXED_COUNTER		
	Top-down microarchitecture analy counter.	Top-down microarchitecture analysis unhalted number of available slots	
63:48	Reserved.		
Register Address: 199	90H, 6544	IA32_PMC_FX4_CTR	

		2 Architectural MSRs (Lontd.) Architectural MSR Nan	ne (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
Fixed-Function Perfor	· ·		If CPUID.OAH:EDX[4:0] >4
	p-down bad speculation.		
47:0	FIXED_COUNTER		
	Top-down bad speculation counte	г.	
63:48	Reserved.		
Register Address: 199	93H, 6547	IA32_PMC_FX4_CFG_C	
Extended Perf Event	Selector for Fixed-Function Counter	4 (R/W)	
31:0	RELOAD_VALUE		
	Contains the reload value to be load Auto Counter Reload. Will be 1-ext	aded into the associated counter by tended to 48 bits.	
63:32	Reserved.		
Register Address: 199	94H, 6548	IA32_PMC_FX5_CTR	
Fixed-Function Perfor	mance Counter 5 (R/W)		If CPUID.OAH:EDX[4:0] >5
Top-down frontend be	ound.		
47:0	FIXED_COUNTER		
	Top-down frontend-bound counte	r.	
63:48	Reserved.		
Register Address: 1997H, 6551 IA32_PMC_FX5_CFG_C			
Extended Perf Event Selector for Fixed-Function Counter 5 (R/W)			
31:0	RELOAD_VALUE		
	Contains the reload value to be loaded into the associated counter by Auto Counter Reload. Will be 1-extended to 48 bits.		
63:32	Reserved.		
Register Address: 199	98H, 6552	IA32_PMC_FX6_CTR	
Fixed-Function Perfor	mance Counter 6 (R/W)		If CPUID.OAH:EDX[4:0] >6
Top-down retiring.			
47:0	FIXED_COUNTER		
	Top-down retiring counter.		
63:48	Reserved.		
Register Address: 199	9BH, 6555	IA32_PMC_FX6_CFG_C	
Extended Perf Event	Selector for Fixed-Function Counter	6 (R/W)	
31:0	RELOAD_VALUE		
Contains the reload value to be loaded into the associated counter		-	
		Auto Counter Reload. Will be 1-extended to 48 bits.	
63:32	Reserved.	1	
Register Address: 1BC		IA32_UARCH_MISC_CTL	
IA32_UARCH_MISC_C	TL (R/W)		If IA32_ARCH_CAPABILITIES[12]=1
0	Data Operand Independent Timing	Mode (DOITM).	If IA32_ARCH_CAPABILITIES[12]=1

Register Address: Hex, Decimal		32 Architectural MSRs (Con Architectural M	SR Name (Former MSR Name)
Bit Fields	MSR/Bit Description		Comment
63:1	Reserved.		
Register Address: 400	00_0000H—4000_00FFH	Reserved MSR Address Space	e
All existing and future	e processors will not implement MSF	Rs in this range.	
Register Address: COC	00_0080H	IA32_EFER	
Extended Feature En	ables		If (CPUID.80000001H:EDX.[20] CPUID.80000001H:EDX.[29])
0	SYSCALL Enable: IA32_EFER.SCE Enables SYSCALL/SYSRET instru-		
7:1	Reserved.		
8	IA-32e Mode Enable: IA32_EFER. Enables IA-32e mode operation.	LME (R/W)	
9	Reserved.		
10	IA-32e Mode Active: IA32_EFER. Indicates IA-32e mode is active v	.,	
11	Execute Disable Bit Enable: IA32	_efer.nxe (r/w)	
63:12	Reserved.		
Register Address: COC	00_0081H	IA32_STAR	
System Call Target Address (R/W)		If CPUID.80000001:EDX.[29] = 1	
Register Address: COC	00_0082H	IA32_LSTAR	
=	Call Target Address (R/W) led procedure when SYSCALL is exe	ecuted in 64-bit mode.	If CPUID.80000001:EDX.[29] = 1
Register Address: COC	00_0083H	IA32_CSTAR	
IA-32e Mode System	Call Target Address (R/W)		If CPUID.80000001:EDX.[29] = 1
Not used, as the SYSC	ALL instruction is not recognized in	n compatibility mode.	
Register Address: COC	00_0084H	IA32_FMASK	
System Call Flag Mask	(R/W)		If CPUID.80000001:EDX.[29] = 1
Register Address: COC	00_0100H	IA32_FS_BASE	
Map of BASE Address	of FS (R/W)	-	If CPUID.80000001:EDX.[29] = 1
Register Address: COC	00_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		·	If CPUID.80000001:EDX.[29] = 1
Register Address: COC	00_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE	Address of GS (R/W)		If CPUID.80000001:EDX.[29] = 1
Register Address: C000_0103H		IA32_TSC_AUX	
Auxiliary TSC (R/W)		•	If CPUID.80000001H: EDX[27] = 1 or CPUID.(EAX=7,ECX=0):ECX[bit 22] = 1
31:0	AUX: Auxiliary signature of TSC.		
63:32	Reserved.		

NOTES:

- 1. Some older processors may have supported this MSR as model-specific and do not enumerate it with CPUID.
- 2. In processors based on Intel NetBurst[®] microarchitecture, MSR addresses 180H-197H are supported, software must treat them as model-specific. Starting with Intel Core Duo processors, MSR addresses 180H-185H, 188H-197H are reserved.
- 3. The *_ADDR MSRs may or may not be present; this depends on flag settings in IA32_MCi_STATUS. See Section 17.3.2.3 and Section 17.3.2.4 for more information.
- 4. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].
- 5. Further details on Key Locker and usage of this MSR can be found here:

https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html.

2.2 MSRS IN THE INTEL[®] CORE[™] 2 PROCESSOR FAMILY

Table 2-3 lists model-specific registers (MSRs) for the Intel Core 2 processor family and for Intel Xeon processors based on Intel Core microarchitecture, architectural MSR addresses are also included in Table 2-3. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_0FH, see Table 2-1.

MSRs listed in Table 2-2 and Table 2-3 are also supported by processors based on the Enhanced Intel Core microarchitecture. Processors based on the Enhanced Intel Core microarchitecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_17H.

The column "Shared/Unique" applies to multi-core processors based on Intel Core microarchitecture. "Unique" means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. "Shared" means the MSR or the bit field in an MSR address governs the operation of both processor cores.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Pr	ocessors."	Unique
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Pr	ocessors."	Unique
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "Monitor/Mwait A	Address Range Determination," and Table 2-2.	Unique
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Count	ter," and Table 2-2.	Unique
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Shared
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Shared
7:0	Reserved.	
12:8	Maximum Qualified Ratio (R)	
	The maximum allowed bus ratio.	
49:13	Reserved.	
52:50	See Table 2-2.	

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
63:53	Reserved.	
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 12.4.4, "Local APIC Statu	s and Location," and Table 2-2.	Unique
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configurat	ion (R/W)	Shared
Enables and disables processor featu	res; (R) indicates current processor configuration.	
0	Reserved.	
1	Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Note: Not all processors implement R/W.	
2	Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Note: Not all processor implements R/W.	
3	MCERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processors implement R/W.	
4	Address Parity Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processors implement R/W.	
5	Reserved.	
6	Reserved.	
7	BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processors implement R/W.	
8	Output Tri-state Enabled (R/O) 1 = Enabled; O = Disabled.	
9	Execute BIST (R/O) 1 = Enabled; 0 = Disabled.	
10	MCERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled.	
11	Intel TXT Capable Chipset. (R/O) 1 = Present; 0 = Not Present.	
12	BINIT# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled.	
13	Reserved.	
14	1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes.	
15	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
17:16	APIC Cluster ID (R/O)	
18	N/2 Non-Integer Bus Ratio (R/O)	
	0 = Integer ratio; 1 = Non-integer ratio.	
19	Reserved.	
21: 20	Symmetric Arbitration ID (R/O)	
26:22	Integer Bus Frequency Ratio (R/O)	
Register Address: 3AH, 58	MSR_FEATURE_CONTROL	
Control Features in Intel 64 Processor See Table 2-2.	(R/W)	Unique
3	SMRR Enable (R/WL)	Unique
	When this bit is set and the lock bit is set, this makes the SMRR_PHYS_BASE and SMRR_PHYS_MASK registers read visible and writeable while in SMM.	
Register Address: 40H, 64	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record 0 From IP (R/W)		Unique
One of four pairs of last branch record contains pointers to the source instruc	registers on the last branch record stack. The From_IP part of the stack ction. See also:	
 Last Branch Record Stack TOS at 10 Section 19.5. 	29H.	
Register Address: 41H, 65	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 42H, 66	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH	_0_FROM_IP.	Unique
Register Address: 43H, 67	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_FROM_IP.	
Register Address: 60H, 96	MSR_LASTBRANCH_0_TO_IP	
Last Branch Record 0 To IP (R/W)		Unique
One of four pairs of last branch record pointers to the destination instruction	registers on the last branch record stack. This To_IP part of the stack contains .	
Register Address: 61H, 97	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Unique
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 62H, 98	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)	•	Unique
See description of MSR_LASTBRANCH	_0_T0_IP.	
	MSR_LASTBRANCH_3_TO_IP	

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
Last Branch Record 3 To IP (R/W)		Unique
See description of MSR_LASTBRANCH		
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Unique
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	1
BIOS Update Signature ID (R/W) See Table 2-2.		Unique
Register Address: A0H, 160	MSR_SMRR_PHYSBASE	
System Management Mode Base Addr		Unique
	R-like interface, read visible and write only in SMM.	onique
11:0	Reserved.	
31:12	PhysBase: SMRR physical Base Address.	
63:32	Reserved.	
Register Address: A1H, 161	MSR_SMRR_PHYSMASK	ł
System Management Mode Physical A	ddress Mask register (WO in SMM)	Unique
Model-specific implementation of SMR	R-like interface, read visible and write only in SMM.	
10:0	Reserved.	
11	Valid: Physical address base and range mask are valid.	
31:12	PhysMask: SMRR physical address range mask.	
63:32	Reserved.	
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register		Unique
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register		Unique
See Table 2-2.		
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Shared
	ble bus clock speed for processors based on Intel Core microarchitecture.	
2:0	 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 010B: 200 MHz (FSB 800) 000B: 267 MHz (FSB 1067) 100B: 333 MHz (FSB 1333) 	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
	133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B.	
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.	
	266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B.	
	333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B.	
63:3	Reserved.	
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O) This field indicates the intended scala microarchitecture.	able bus clock speed for processors based on Enhanced Intel Core	Shared
2:0	 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 010B: 200 MHz (FSB 800) 000B: 267 MHz (FSB 1067) 100B: 333 MHz (FSB 1333) 110B: 400 MHz (FSB 1600) 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B. 266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 110B. 333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 110B. 	
63:3	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Cl See Table 2-2.	ock Count (R/W)	Unique
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock See Table 2-2.	Count (R/W)	Unique
Register Address: FEH, 254	IA32_MTRRCAP	
See Table 2-2.		Unique
11	SMRR Capability Using MSR 0A0H and 0A1H (R)	Unique
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Unique
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.		Unique

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.		Unique
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.	•	Unique
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status		Unique
0	RIPV	
	When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	
1	EIPV	
	When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP	
	When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Unique
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Unique
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.		Shared
Register Address: 198H, 408	MSR_PERF_STATUS	
Current performance status. See Sect	ion 16.1.1, "Software Interface For Initiating Performance State Transitions."	Shared
15:0	Current Performance State Value	
30:16	Reserved.	
31	XE Operation (R/O).	
	If set, XE operation is enabled. Default is cleared.	
39:32	Reserved.	
44:40	Maximum Bus Ratio (R/O)	
	Indicates maximum bus ratio configured for the processor.	
45	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
46	Non-Integer Bus Ratio (R/O) Indicates non-integer bus ratio is enabled. Applies processors based on Enhanced Intel Core microarchitecture.	
63:47	Reserved.	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Unique
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W) See Table 2-2.	originally named IA32_THERM_CONTROL MSR.	Unique
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W) See Table 2-2.		Unique
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Unique
Register Address: 19DH, 413	MSR_THERM2_CTL	
Thermal Monitor 2 Control		Unique
15:0	Reserved.	
16	 TM_SELECT (R/W) Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle). 1 = Thermal Monitor 2 (thermally-initiated frequency transitions). If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled. 	
63:16	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W Allows a variety of processor functior	,	
0	Fast-Strings Enable See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W) See Table 2-2.	Unique
6:4	Reserved.	
7	Performance Monitoring Available (R) See Table 2-2.	Shared

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
8	Reserved.	
9	Hardware Prefetcher Disable (R/W)	
	When set, disables the hardware prefetcher operation on streams of data. When clear (default), enables the prefetch queue.	
	Disabling of the hardware prefetcher may impact processor performance.	
10	 FERR# Multiplexing Enable (R/W) 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage. 	Shared
11	Branch Trace Storage Unavailable (R/O) See Table 2-2.	Shared
12	Processor Event Based Sampling Unavailable (R/O) See Table 2-2.	Shared
13	TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state. The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location. The processor is operating out of specification if both this bit and the TM1 bit are set to 0.	Shared
15:14	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2.	Shared
18	ENABLE MONITOR FSM (R/W) Shared See Table 2-2. Shared	
19	Adjacent Cache Line Prefetch Disable (R/W) When set to 1, the processor fetches the cache line that contains data currently required by the processor. When set to 0, the processor fetches cache lines that comprise a cache line pair (128 bytes). Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing. BIOS may contain a setup option that controls the setting of this bit.	Shared

Table 2-3. MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
20	 Enhanced Intel SpeedStep Technology Select Lock (R/WO) When set, this bit causes the following bits to become read-only: Enhanced Intel SpeedStep Technology Select Lock (this bit). Enhanced Intel SpeedStep Technology Enable bit. The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset. 	Shared
21	Reserved.	
22	Limit CPUID Maxval (R/W) See Table 2-2.	Shared
23	xTPR Message Disable (R/W) See Table 2-2.	Shared
33:24	Reserved.	
34	XD Bit Disable (R/W) When set to 1, the Execute Disable Bit feature (XD Bit) is disabled and the XD Bit extended feature flag will be clear (CPUID.80000001H: EDX[20]=0). When set to a 0 (default), the Execute Disable Bit feature (if available) allows the OS to enable PAE paging and take advantage of data only pages. BIOS must not alter the contents of this bit location if XD bit is not supported. Writing this bit to 1 when the XD Bit extended feature flag is set to 0 may generate a #GP exception.	Unique
36:35	Reserved.	
37	DCU Prefetcher Disable (R/W) When set to 1, the DCU L1 data cache prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature. The DCU prefetcher is an L1 data cache prefetcher. When the DCU prefetcher detects multiple loads from the same line done within a time limit, the DCU prefetcher assumes the next line will be required. The next line is prefetched in to the L1 data cache from memory or L2.	Unique
38	IDA Disable (R/W) When set to 1 on processors that support IDA, the Intel Dynamic Acceleration feature (IDA) is disabled and the IDA_Enable feature flag will be cleared (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of IDA is enabled. Note: The power-on default value is used by BIOS to detect hardware support of IDA. If the power-on default value is 1, IDA is available in the processor. If the power-on default value is 0, IDA is not available.	Shared

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
39	IP Prefetcher Disable (R/W) When set to 1, the IP prefetcher is disabled. The default value after reset is 0. BIOS may write '1' to disable this feature. The IP prefetcher is an L1 data cache prefetcher. The IP prefetcher looks for	Unique
	sequential load history to determine whether to prefetch the next expected data into the L1 cache from memory or L2.	
63:40	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)		Unique
Contains an index (bits 0-3) that point See MSR_LASTBRANCH_0_FROM_IP (is to the MSR containing the most recent branch record. at 40H).	
Register Address: 1D9H, 473	IA32_DEBUGCTL	•
Debug Control (R/W)		Unique
See Table 2-2.		
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record From Linear IP	(R/W)	Unique
Contains a pointer to the last branch i generated or the last interrupt that w	nstruction that the processor executed prior to the last exception that was ras handled.	
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record To Linear IP (R	/W)	Unique
This area contains a pointer to the tar exception that was generated or the	get of the last branch instruction that the processor executed prior to the last last interrupt that was handled.	
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.	•	Unique
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Unique
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	•
See Table 2-2.	·	Unique
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	•
See Table 2-2.	1	Unique
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Unique
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.		Unique
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.		Unique
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.		Unique

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.		Unique
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.	•	Unique
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.	•	Unique
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.	•	Unique
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.	•	Unique
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.	•	Unique
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.	•	Unique
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.	•	Unique
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.	•	Unique
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.	•	Unique
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.	•	Unique
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.	•	Unique
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.	•	Unique
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.	·	Unique
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Unique
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.		Unique
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Unique
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	

Register Address: Hex, Decimal	Register Name	<u> </u>
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Table 2-2.	·	Unique
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.	·	Unique
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Unique
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W) See Table 2-2.		Unique
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter See Table 2-2.	Register 0 (R/W)	Unique
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter See Table 2-2.	Register 1 (R/W)	Unique
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter See Table 2-2.	Register 2 (R/W)	Unique
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 19.4.1, "IA	32_DEBUGCTL MSR."	Unique
Register Address: 345H, 837	MSR_PERF_CAPABILITIES	
R/O. This applies to processors that d	o not support architectural PerfMon version 2.	Unique
5:0	LBR Format. See Table 2-2.	
6	PEBS Record Format.	
7	PEBSSaveArchRegs. See Table 2-2.	
63:8	Reserved.	
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Regis See Table 2-2.	ter (R/W)	Unique
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 21.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 38EH, 910	MSR_PERF_GLOBAL_STATUS	
See Section 21.6.2.2, "Global Counter	Control Facilities."	Unique
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2. See Section 21.6.2.2, "	Global Counter Control Facilities."	Unique
Register Address: 38FH, 911	MSR_PERF_GLOBAL_CTRL	
See Section 21.6.2.2, "Global Counter	Control Facilities."	Unique

Table 2-3. MSR	s in Processors Based on Intel® Core™ Microarchitecture (Contd.)	
Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2. See Section 21.6.2.2, "(Global Counter Control Facilities."	Unique
Register Address: 390H, 912	MSR_PERF_GLOBAL_OVF_CTRL	
See Section 21.6.2.2, "Global Counter (Control Facilities."	Unique
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Table 2-2. See Section 21.6.2.4, "F	Processor Event Based Sampling (PEBS)."	Unique
0	Enable PEBS on IA32_PMCO. (R/W)	
Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL I	MSRs."	Unique
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 17.3.2.2, "IA32_MCi_STAT	US MSRS."	Unique
Register Address: 402H, 1026	IA32_MCO_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDF	R MSRs."	Unique
The IA32_MCO_ADDR register is eithe IA32_MCO_STATUS register is clear.	r not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	۹SRs."	Unique
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.2, "IA32_MCi_STAT	US MSRS."	Unique
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDF	R MSRs." r not implemented or contains no address if the ADDRV flag in the	Unique
IA32_MC1_STATUS register is clear.		
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	MSRs."	Unique
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 17.3.2.2, "IA32_MCi_STAT	TUS MSRS."	Unique
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDF	MSRs."	Unique
The IA32_MC2_ADDR register is eithe IA32_MC2_STATUS register is clear.	r not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 40CH, 1036	IA32_MC4_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	MSRs."	Unique
Register Address: 40DH, 1037	IA32_MC4_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Section 17.3.2.2, "IA32_MCi_STAT	US MSRS."	Unique
Register Address: 40EH, 1038	IA32_MC4_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDF	₹ MSRs."	Unique
The MSR_MC4_ADDR register is either MSR_MC4_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processo	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 410H, 1040	IA32_MC3_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	1SRs."	
Register Address: 411H, 1041	IA32_MC3_STATUS	
See Section 17.3.2.2, "IA32_MCi_STAT	US MSRS."	
Register Address: 412H, 1042	IA32_MC3_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDF		Unique
The MSR_MC3_ADDR register is either MSR_MC3_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processo	or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 413H, 1043	IA32_MC3_MISC	
Machine Check Error Reporting Register MISCV flag in the IA32_MCi_STATUS re	er: Contains additional information describing the machine-check error if the egister is set.	Unique
Register Address: 414H, 1044	IA32_MC5_CTL	
Machine Check Error Reporting Register (or group of hardware units).	er: Controls signaling of #MC for errors produced by a particular hardware unit	Unique
Register Address: 415H, 1045	IA32_MC5_STATUS	
	r: Contains information related to a machine-check error if its VAL (valid) flag is g IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them	Unique
Register Address: 416H, 1046	IA32_MC5_ADDR	
	r: Contains the address of the code or data memory location that produced the in the IA32_MCi_STATUS register is set.	Unique
Register Address: 417H, 1047	IA32_MC5_MISC	
Machine Check Error Reporting Registe MISCV flag in the IA32_MCi_STATUS re	er: Contains additional information describing the machine-check error if the egister is set.	Unique
Register Address: 419H, 1045	IA32_MC6_STATUS	
Applies to Intel Xeon processor 7400 : "IA32_MCi_STATUS MSRS," and Chapte	series (processor signature 06_1D) only. See Section 17.3.2.2, er 25.	Unique
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capa	bilities (R/O)	Unique
See Table 2-2. See Appendix A.1, "Basi	c VMX Information."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	

I able 2-3. MSR	s in Processors Based on Intel® Core™ Microarchite	ecture (Contd.)	
Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique	
Capability Reporting Register of Pin-Ba See Table 2-2. See Appendix A.3, "VM-		Unique	
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS		
Capability Reporting Register of Prima See Appendix A.3, "VM-Execution Cont	ry Processor-Based VM-Execution Controls (R/O) trols."	Unique	
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS		
Capability Reporting Register of VM-Ex See Table 2-2. See Appendix A.4, "VM-	xit Controls (R/O)	Unique	
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS		
Capability Reporting Register of VM-Er See Table 2-2. See Appendix A.5, "VM-		Unique	
Register Address: 485H, 1157	IA32_VMX_MISC		
Reporting Register of Miscellaneous V See Table 2-2. See Appendix A.6, "Misc		Unique	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	<u>.</u>	
Capability Reporting Register of CRO E See Table 2-2. See Appendix A.7, "VM)		Unique	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1		
Capability Reporting Register of CRO E See Table 2-2. See Appendix A.7, "VM?		Unique	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0		
Capability Reporting Register of CR4 E See Table 2-2. See Appendix A.8, "VM2		Unique	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1		
Capability Reporting Register of CR4 E See Table 2-2. See Appendix A.8, "VM2		Unique	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM		
Capability Reporting Register of VMCS See Table 2-2. See Appendix A.9, "VMC		Unique	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2		
	dary Processor-Based VM-Execution Controls (R/O)	Unique	
Register Address: 600H, 1536	IA32_DS_AREA		
DS Save Area (R/W) See Table 2-2. See Section 21.6.3.4, "L	Debug Store (DS) Mechanism."	Unique	
Register Address: 107CCH, 67532	MSR_EMON_L3_CTR_CTL0		

rs Basad on Intal® Caro™ Microarchitecture (Contd.) Table 2-2 MSDs in Dr

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
GBUSQ Event Control/Counter Regis	ter (R/W)	Unique
Applies to Intel Xeon processor 7400	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107CDH, 67533	MSR_EMON_L3_CTR_CTL1	
GBUSQ Event Control/Counter Regis	ter (R/W)	Unique
Applies to Intel Xeon processor 7400	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107CEH, 67534	MSR_EMON_L3_CTR_CTL2	
GSNPQ Event Control/Counter Regis	ter (R/W)	Unique
Applies to Intel Xeon processor 740	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107CFH, 67535	MSR_EMON_L3_CTR_CTL3	
GSNPQ Event Control/Counter Regis	ter (R/W)	Unique
Applies to Intel Xeon processor 740	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107D0H, 67536	MSR_EMON_L3_CTR_CTL4	
FSB Event Control/Counter Register	(R/W)	Unique
Applies to Intel Xeon processor 7400	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107D1H, 67537	MSR_EMON_L3_CTR_CTL5	
FSB Event Control/Counter Register	(R/W)	Unique
Applies to Intel Xeon processor 7400	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107D2H, 67538	MSR_EMON_L3_CTR_CTL6	
FSB Event Control/Counter Register	(R/W)	Unique
Applies to Intel Xeon processor 740	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107D3H, 67539	MSR_EMON_L3_CTR_CTL7	
FSB Event Control/Counter Register	(R/W)	Unique
Applies to Intel Xeon processor 740	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: 107D8H, 67544	MSR_EMON_L3_GL_CTL	
L3/FSB Common Control Register (R	· /W)	Unique
Applies to Intel Xeon processor 740	D series (processor signature 06_1D) only. See Section 19.2.2.	
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables		Unique
See Table 2-2.		
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W)		Unique
See Table 2-2.		
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Add	ress (R/W)	Unique
See Table 2-2.		
Register Address: C000_0084H	IA32_FMASK	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
System Call Flag Mask (R/W)		Unique
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W)		Unique
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Unique
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (F	/W)	Unique
See Table 2-2.		

2.3 MSRS IN THE 45 NM AND 32 NM INTEL ATOM® PROCESSOR FAMILY

Table 2-4 lists model-specific registers (MSRs) for 45 nm and 32 nm Intel Atom processors, architectural MSR addresses are also included in Table 2-4. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_1CH, 06_26H, 06_27H, 06_35H, or 06_36H; see Table 2-1.

The column "Shared/Unique" applies to logical processors sharing the same core in processors based on the Intel Atom microarchitecture. "Unique" means each logical processor has a separate MSR, or a bit field in an MSR governs only a logical processor. "Shared" means the MSR or the bit field in an MSR address governs the operation of both logical processors in the same core.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium P	rocessors."	Shared
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Processors." Sha		Shared
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "Monitor/Mwait Address Range Determination," and Table 2-2. Uniqu		Unique
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Counter," and see Table 2-2.		Unique
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Shared
Register Address: 17H, 23	MSR_PLATFORM_ID	

Table 2-4. MSRs in	e 45 nm and 32 nm Intel Atom [®] Processor Family (Contd.)

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Shared/ Unique
Model Specific Platform ID (R)		Shared
7:0	Reserved.	
12:8	Maximum Qualified Ratio (R)	
	The maximum allowed bus ratio.	
63:13	Reserved.	
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 12.4.4, "Local APIC Statu	us and Location," and Table 2-2.	Unique
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configura	tion (R/W)	Shared
Enables and disables processor feature	ures; (R) indicates current processor configuration.	
0	Reserved.	
1	Data Error Checking Enable (R/W)	
	1 = Enabled; 0 = Disabled.	
	Always O.	
2	Response Error Checking Enable (R/W)	
	1 = Enabled; 0 = Disabled. Always 0.	
3		
3	AERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled.	
	Always 0.	
4	BERR# Enable for initiator bus requests (R/W)	
•	1 = Enabled; 0 = Disabled.	
	Always 0.	
5	Reserved.	
6	Reserved.	
7	BINIT# Driver Enable (R/W)	
,	1 = Enabled; 0 = Disabled.	
	Always 0.	
8	Reserved.	
9	Execute BIST (R/O)	
	1 = Enabled; 0 = Disabled.	
10	AERR# Observation Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
	Always O.	
11	Reserved.	
12	BINIT# Observation Enabled (R/O)	
	1 = Enabled; 0 = Disabled.	
	Always 0.	
13	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
14	1 MByte Power on Reset Vector (R/O)	
	1 = 1 MByte; 0 = 4 GBytes.	
15	Reserved.	
17:16	APIC Cluster ID (R/O)	
	Always 00B.	
19: 18	Reserved.	
21:20	Symmetric Arbitration ID (R/O)	
	Always 00B.	
26:22	Integer Bus Frequency Ratio (R/O)	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processo See Table 2-2.	r (R/W)	Unique
Register Address: 40H, 64	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record O From IP (R/W)		Unique
One of eight pairs of last branch reco contains pointers to the source instru • Last Branch Record Stack TOS at 1		
Section 19.5.	· · · · · · · · · · · · · · · · · · ·	
Register Address: 41H, 65	MSR_LASTBRANCH_1_FROM_IP	T
Last Branch Record 1 From IP (R/W)		Unique
See description of MSR_LASTBRANC		
Register Address: 42H, 66	MSR_LASTBRANCH_2_FROM_IP	1
Last Branch Record 2 From IP (R/W)		Unique
See description of MSR_LASTBRANC	MSR_LASTBRANCH_3_FROM_IP	
-		Llaiaua
Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANC		Unique
Register Address: 44H, 68	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W)		Unique
See description of MSR_LASTBRANC		Unique
Register Address: 45H, 69	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)		Unique
See description of MSR_LASTBRANC	H_0_FROM_IP.	onique
Register Address: 46H, 70	 MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)	1	Unique
See description of MSR_LASTBRANC	H_0_FROM_IP.	
Register Address: 47H, 71	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)		Unique
See description of MSR_LASTBRANC		

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 60H, 96	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record O To IP (R/W) One of eight pairs of last branch recor pointers to the destination instructio	rd registers on the last branch record stack. The To_IP part of the stack contains n.	Unique
Register Address: 61H, 97	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W) See description of MSR_LASTBRANCI	+IP.	Unique
Register Address: 62H, 98	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W) See description of MSR_LASTBRANCI	- 	Unique
Register Address: 63H, 99	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W) See description of MSR_LASTBRANCI	H_0_T0_IP.	Unique
Register Address: 64H, 100	MSR_LASTBRANCH_4_TO_IP	
Last Branch Record 4 To IP (R/W) See description of MSR_LASTBRANCI	H_0_T0_IP.	Unique
Register Address: 65H, 101	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W) See description of MSR_LASTBRANCI	H_0_T0_IP.	Unique
Register Address: 66H, 102	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W) See description of MSR_LASTBRANCI	H_O_TO_IP.	Unique
Register Address: 67H, 103	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W) See description of MSR_LASTBRANCI	+ +_0_T0_IP.	Unique
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W) See Table 2-2.		Shared
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W) See Table 2-2.		Unique
Register Address: C1H, 193	IA32_PMC0	
Performance counter register See Table 2-2.	1	Unique
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register See Table 2-2.		Unique
Register Address: CDH, 205	MSR_FSB_FREQ	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Scaleable Bus Speed (R/O)		Shared
This field indicates the intended sca	lable bus clock speed for processors based on Intel Atom microarchitecture.	
2:0	 111B: 083 MHz (FSB 333) 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B. 166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B. 	
63:3	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency C See Table 2-2.	lock Count (R/W)	Unique
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock See Table 2-2.	c Count (R/W)	Unique
Register Address: FEH, 254	IA32_MTRRCAP	•
Memory Type Range Register (R) See Table 2-2.		Shared
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Used to configure the L2 Cache.		Shared
0	L2 Hardware Enabled (R/O) 1 = Indicates the L2 is hardware-enabled. 0 = Indicates the L2 is hardware-disabled.	
7:1	Reserved.	
8	L2 Enabled (R/W) 1 = L2 cache has been initialized. 0 = Disabled (default). Until this bit is set, the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.	
22:9	Reserved.	
23	L2 Not Present (R/O) 0 = L2 Present. 1 = L2 Not Present.	
63:24	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Unique
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.		Unique

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.		Unique
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.	•	Unique
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status	•	Unique
0	RIPV	
	When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	
1	EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Unique
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Unique
Register Address: 198H, 408	IA32_PERF_STATUS	-
See Table 2-2.	ł	Shared
Register Address: 198H, 408	MSR_PERF_STATUS	
Performance Status		Shared
15:0	Current Performance State Value.	
39:16	Reserved.	
44:40	Maximum Bus Ratio (R/O) Indicates maximum bus ratio configured for the processor.	
63:45	Reserved.	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Unique
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W) See Table 2-2.		Unique
IA32_LLULK_MUDULATION MSR was	originally named IA32_THERM_CONTROL MSR.	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W) See Table 2-2.		Unique
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Unique
Register Address: 19DH, 413	MSR_THERM2_CTL	·
Thermal Monitor 2 Control		Shared
15:0	Reserved.	
16	 TM_SELECT (R/W) Mode of automatic thermal monitor: 0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle). 1 = Thermal Monitor 2 (thermally-initiated frequency transitions). If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. Neither TM1 nor TM2 are enabled. 	
63:17	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	·
Enable Misc. Processor Features (R/w Allows a variety of processor function 0	•	Unique
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W) See Table 2-2. Default value is 0.	Unique
6:4	Reserved.	
7	Performance Monitoring Available (R) See Table 2-2.	Shared
3	Reserved.	
Э	Reserved.	
10	 FERR# Multiplexing Enable (R/W) 1 = FERR# asserted by the processor to indicate a pending break event within the processor. 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage. 	Shared
11	Branch Trace Storage Unavailable (R/O) See Table 2-2.	Shared
12	Processor Event Based Sampling Unavailable (R/O) See Table 2-2.	Shared

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
13	TM2 Enable (R/W)	Shared
	When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.	
	When this bit is cleared (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermally managed state.	
	The BIOS must enable this feature if the TM2 feature flag (CPUID.1:ECX[8]) is set; if the TM2 feature flag is not set, this feature is not supported and BIOS must not alter the contents of the TM2 bit location.	
	The processor is operating out of specification if both this bit and the TM1 bit are set to 0.	
15:14	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W) See Table 2-2.	Shared
18	ENABLE MONITOR FSM (R/W)	Shared
	See Table 2-2.	
19	Reserved.	
20	Enhanced Intel SpeedStep Technology Select Lock (R/WO)	Shared
	When set, this bit causes the following bits to become read-only:	
	Enhanced Intel SpeedStep Technology Select Lock (this bit).Enhanced Intel SpeedStep Technology Enable bit.	
	The bit must be set before an Enhanced Intel SpeedStep Technology transition is requested. This bit is cleared on reset.	
21	Reserved.	
22	Limit CPUID Maxval (R/W)	Unique
	See Table 2-2.	
23	xTPR Message Disable (R/W)	Shared
	See Table 2-2.	
33:24	Reserved.	
34	XD Bit Disable (R/W)	Unique
	See Table 2-3.	
63:35	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that poir See MSR_LASTBRANCH_0_FROM_IP	ts to the MSR containing the most recent branch record.	Unique
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W)		Unique
-		Unique
See Table 2-2.		

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	ields Bit Description	
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record From Linear IP		Unique
Contains a pointer to the last branch generated or the last interrupt that w	instruction that the processor executed prior to the last exception that was vas handled.	
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record To Linear IP (R	R)	Unique
This area contains a pointer to the tal exception that was generated or the	rget of the last branch instruction that the processor executed prior to the last last interrupt that was handled.	
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Shared
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Shared
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.		Shared
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.	•	Shared
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Shared
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.		Shared
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.	+	Shared
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.		Shared
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.		Shared
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.	+	Shared
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.	•	Shared
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.		Shared
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.	·	Shared
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Shared
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Shared

Table 2-4	MSRs in the 45 nm and	32 nm Intel Atom [®] Proce	essor Family (Contd.)
		JE IIII IIICI ALOIII I IOCO	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Shared
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Shared
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.		Shared
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.	•	Shared
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.		Shared
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.		Shared
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.	+	Shared
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.	l	Shared
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	·
See Table 2-2.		Shared
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	·
See Table 2-2.	·	Shared
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	·
See Table 2-2.		Shared
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.	l	Shared
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.	ł	Unique
Register Address: 309H, 777	IA32_FIXED_CTR0	·
Fixed-Function Performance Counter	Register 0 (R/W)	Unique
See Table 2-2.		
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter	Register 1 (R/W)	Unique
See Table 2-2.		
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter	Register 2 (R/W)	Unique
See Table 2-2.		
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 19.4.1, "IA	A32_DEBUGCTL MSR."	Shared

Table 2-4.	MSRs in the 45	inm and 32 nm	Intel Atom [®]	Processor Family	(Contd.)
				i roccosor i dining	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Regis	ster (R/W)	Unique
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	1
See Table 2-2. See Section 21.6.2.2, '	'Global Counter Control Facilities."	Unique
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	1
See Table 2-2. See Section 21.6.2.2, *	'Global Counter Control Facilities."	Unique
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2. See Section 21.6.2.2, "	'Global Counter Control Facilities."	Unique
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Table 2-2. See Section 21.6.2.4, "	'Processor Event Based Sampling (PEBS)."	Unique
0	Enable PEBS on IA32_PMC0 (R/W)	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 401H, 1025	IA32_MC0_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The IA32_MC0_ADDR register is eithe IA32_MC0_STATUS register is clear.	er not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	sor, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The IA32_MC2_ADDR register is eithe IA32_MC2_STATUS register is clear.	er not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	sor, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 40DH, 1037	IA32_MC3_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 40EH, 1038	IA32_MC3_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The MSR_MC3_ADDR register is eithe MSR_MC3_STATUS register is clear.	er not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	sor, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Shared
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS."	Shared
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Shared
The MSR_MC4_ADDR register is eithe MSR_MC4_STATUS register is clear.	er not implemented or contains no address if the ADDRV flag in the	
When not implemented in the process	sor, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capa	abilities (R/O)	Unique
See Table 2-2. See Appendix A.1, "Ba	sic VMX Information."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-E See Table 2-2. See Appendix A.3, "VM		Unique
	IA32_VMX_PROCBASED_CTLS	
	ary Processor-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Cor		onique
	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM-E		Unique
See Table 2-2. See Appendix A.4, "VM		onique
· ·	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-E		Unique
See Table 2-2. See Appendix A.5, "VM	5	
Register Address: 485H, 1157	IA32_VMX_MISC	I
Reporting Register of Miscellaneous \		Unique
See Table 2-2. See Appendix A.6, "Mis		
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CR0		Unique
See Table 2-2. See Appendix A.7, "VM		
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CR0		Unique
See Table 2-2. See Appendix A.7, "VM		
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	

Register Address: Hex, Decimal	Register Name (Former Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Capability Reporting Register of CR4	Bits Fixed to 0 (R/O)	Unique
See Table 2-2. See Appendix A.8, "VM	IX-Fixed Bits in CR4."	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4		Unique
See Table 2-2. See Appendix A.8, "VM	1X-Fixed Bits in CR4."	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMC		Unique
See Table 2-2. See Appendix A.9, "VM	ICS Enumeration."	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
Capability Reporting Register of Seco	ndary Processor-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Cor	ntrols."	
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W)		Unique
See Table 2-2. See Section 21.6.3.4, '	'Debug Store (DS) Mechanism."	
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables		Unique
See Table 2-2.		
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W) See Table 2-2.		Unique
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Add	ress (R/W)	Unique
See Table 2-2.		
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W)		Unique
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W)		Unique
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Unique
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS	(R/W)	Unique
See Table 2-2.		

Table 2-5 lists model-specific registers (MSRs) that are specific to Intel Atom[®] processor with a CPUID Signature DisplayFamily_DisplayModel value of 06_27H.

Table 2-5. MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_27H

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope	
Register Address: 3F8H, 1016	MSR_PKG_C2_RESIDENCY		
Package C2 Residency		Package	
Note: C-state values are processor spe ACPI C-States.	ecific C-state code names, unrelated to MWAIT extension C-state parameters or		
63:0	Package C2 Residency Counter (R/O)	Package	
	Time that this package is in processor-specific C2 states since last reset. Counts at 1 Mhz frequency.		
Register Address: 3F9H, 1017	MSR_PKG_C4_RESIDENCY		
Package C4 Residency		Package	
Note: C-state values are processor spe ACPI C-States.	ecific C-state code names, unrelated to MWAIT extension C-state parameters or		
63:0	Package C4 Residency Counter. (R/O)	Package	
	Time that this package is in processor-specific C4 states since last reset. Counts at 1 Mhz frequency.		
Register Address: 3FAH, 1018	MSR_PKG_C6_RESIDENCY		
Package C6 Residency		Package	
Note: C-state values are processor spe ACPI C-States.	ecific C-state code names, unrelated to MWAIT extension C-state parameters or		
63:0	Package C6 Residency Counter. (R/O)	Package	
	Time that this package is in processor-specific C6 states since last reset. Counts at 1 Mhz frequency.		

2.4 MSRS IN INTEL PROCESSORS BASED ON SILVERMONT MICROARCHITECTURE

Table 2-6 lists model-specific registers (MSRs) common to Intel processors based on the Silvermont microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_37H, 06_4AH, 06_4DH, 06_5AH, or 06_5DH; see Table 2-1. The MSRs listed in Table 2-6 are also common to processors based on the Airmont microarchitecture and newer microarchitectures for next generation Intel Atom processors.

Table 2-7 lists MSRs common to processors based on the Silvermont and Airmont microarchitectures, but not newer microarchitectures.

Table 2-8, Table 2-9, and Table 2-10 lists MSRs that are model-specific across processors based on the Silvermont microarchitecture.

In the Silvermont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Silvermont microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope	
Register Address: 0H, 0	IA32_P5_MC_ADDR		
See Section 2.23, "MSRs in Pentium Pr	ocessors."	Module	
Register Address: 1H, 1	IA32_P5_MC_TYPE		
See Section 2.23, "MSRs in Pentium Pr	ocessors."	Module	
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE		
See Section 10.10.5, "Monitor/Mwait A	ddress Range Determination," and Table 2-2.	Core	
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER		
See Section 19.17, "Time-Stamp Count	er," and Table 2-2.	Соге	
Register Address: 1BH, 27	IA32_APIC_BASE		
See Section 12.4.4, "Local APIC Status	and Location," and Table 2-2.	Соге	
Register Address: 2AH, 42	MSR_EBL_CR_POWERON		
Processor Hard Power-On Configuratio Writes ignored.	n (R/W)	Module	
63:0	Reserved.		
Register Address: 34H, 52	MSR_SMI_COUNT		
SMI Counter (R/O)		Соге	
31:0	SMI Count (R/O)		
	Running count of SMI events since last RESET.		
63:32	Reserved.		
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG		
BIOS Update Trigger Register (W) See Table 2-2.		Core	
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID		
BIOS Update Signature ID (R/W) See Table 2-2.		Core	
Register Address: C1H, 193	IA32_PMC0		
Performance Counter Register See Table 2-2.		Core	
Register Address: C2H, 194	IA32_PMC1	L	
Performance Counter Register See Table 2-2.		Соге	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE		
Power Management IO Redirection in C See http://biosbits.org.	-state (R/W)	Module	

Register Address: Hex, Decimal	Register Name (Former Register Name)	-
Register Information / Bit Fields	Bit Description	Scope
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-state Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]: 100b - C4 is the max C-State to include	
	110b - C6 is the max C-State to include	
	111b - C7 is the max C-State to include	
63:19	Reserved.	
Register Address: E7H, 231	IA32_MPERF	•
Maximum Performance Frequency Clock See Table 2-2.	c Count (R/W)	Соге
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Co See Table 2-2.	bunt (R/W)	Соге
Register Address: FEH, 254	IA32_MTRRCAP	•
Memory Type Range Register (R) See Table 2-2.		Core
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	•
AES Configuration (RW-L) Privileged post-BIOS agent must provid	e a #GP handler to handle unsuccessful read of this MSR.	Соге
1:0	AES Configuration (RW-L) Upon a successful read of this MSR, the configuration of AES instruction sets availability is as follows: 11b: AES instructions are not available until next RESET. Otherwise, AES instructions are available. Note: AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Соге
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.		Соге
Register Address: 176H, 374	IA32_SYSENTER_EIP	-
See Table 2-2.		Core
Register Address: 179H, 377	IA32_MCG_CAP	

Register Address: Hex, Decimal	ecimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Соге
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status		Соге
0	RIPV	
	When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	
1	EIPV	
	When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP	
	When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	·
See Table 2-2.		Соге
7:0	Event Select	
15:8	UMask	
16	USR	
17	OS	
18	Edge	
19	PC	
20	INT	
21	Reserved.	
22	EN	
23	INV	
31:24	CMASK	
63:32	Reserved.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Соге
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.		Module
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Соге
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Clock Modulation (R/W) See Table 2-2. 1832 CLOCK MODULATION MSR was or	iginally named IA32_THERM_CONTROL MSR.	Core
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W) See Table 2-2.		Соге
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Core
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target	•	Package
15:0	Reserved.	
23:16	Temperature Target (R) The default thermal throttling or PROCHOT# activation temperature in degrees C. The effective temperature for thermal throttling or PROCHOT# activation is "Temperature Target" + "Target Offset".	
29:24	Target Offset (R/W) Specifies an offset in degrees C to adjust the throttling and PROCHOT# activation temperature from the default target specified in TEMPERATURE_TARGET (bits 23:16).	
63:30	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	
Offcore Response Event Select Register	- (R/W)	Module
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Register	- (R/W)	Module
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.	-	Core
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W) See Table 2-2.		Соге
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record From Linear IP (F Contains a pointer to the last branch ins generated or the last interrupt that was	truction that the processor executed prior to the last exception that was	Core
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record To Linear IP (R/W This area contains a pointer to the targe exception that was generated or the las	et of the last branch instruction that the processor executed prior to the last	Core
Register Address: 1F2H, 498	IA32_SMRR_PHYSBASE	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Core

Register Address: Hex, Decimal	Register Name (Former Register Na	ame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1F3H, 499	IA32_SMRR_PHYSMASK	
See Table 2-2.		Соге
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Соге
Register Address: 201H, 513	IA32_MTRR_PHYSMASK0	
See Table 2-2.	-	Core
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.	-	Core
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.	+	Соге
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.	•	Соге
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.		Core
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.		Core
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.	-	Core
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.		Соге
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.	•	Соге
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Соге
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.		Core
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.	•	Соге
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Core
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Core
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Соге
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Core
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Core
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.	•	Соге
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	·
See Table 2-2.	•	Соге
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.	•	Соге
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.	-	Соге
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.	•	Соге
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	+	Соге
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Core
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Соге
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	÷
See Table 2-2.		Core
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Core
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)		Core
See Table 2-2.		
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter F See Table 2-2.	Register 0 (R/W)	Core
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter F		Core
See Table 2-2.		
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter F	Register 2 (R/W)	Соге
See Table 2-2.	· ·	
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	· · · · · · · · · · · · · · · · · · ·
See Table 2-2. See Section 19.4.1, "IA3	32_DEBUGCTL MSR."	Core
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Regist		Соге
See Table 2-2.	· ·	

Register Information / Bit Fields Bit Description Scope Register Address: 38FH, 911 IA32_PERF_CLOBAL_CTRL Core See Table 2-2. See Section 21.6.2.2, "Global Counter Control Facilities" Core Register Address: 37FH, 1021 MSR_CORE_C6_RESIDENCY Core See Table 2-2. See Section 21.6.2.2, "Global Counter Control Facilities" Core Sign Conternation / Bit Fields MSR_CORE_C6_RESIDENCY Core Voice: C-state values are processor specific C5 state code names, unrelated to MWAIT extension C-state parameters or CORE C5 Residency Counter (R/O) Value since last nest that this core is in processor-specific C6 states. Counts at the TSC Frequency. Counts at the TSC Frequency. Register Address: 400H, 1024 IA32_MCO_STATUS Module Register Address: 402H, 1025 IA32_MCO_STATUS Module Register Address: 402H, 1026 IA32_MCO_STATUS Module Register Address: 402H, 1026 IA32_MCO_STATUS Module Register Address: 402H, 1028 IA32_MCO_STATUS Module Register Address: 402H, 1028 IA32_MCO_STATUS Module Register Address: 404H, 1028 IA32_MCI_STATUS Module Register Address: 404H, 1028 IA32_MCI_STATUS	Register Address: Hex, Decimal	Register Name (Former Register Name)	
See Table 2-2. See Section 21.6.2.2. "Global Counter Control Facilities." Core Register Address: 3FDH, 1021 MSR_CORE_C6_RESIDENCY Core Vote: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or CORE C6 Residency Counter (R/O) Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency. Core Register Address: 400H, 1024 IA32_MC_CTL Module See Section 17.3.2.1, "H32_MC_CTL MSRs." Module Register Address: 401H, 1025 IA32_MC_STATUS Module Register Address: 402H, 1026 IA32_MC_STATUS Module Register Address: 404H, 1028 IA32_MC_STATUS Module Register Address: 404H, 1028 IA32_MC_STATUS Module Register Address: 404H, 1028 IA32_MC_STATUS Module Register Address: 404H, 1032 IA32_MC_STATUS Module Register Address: 404H, 1033	Register Information / Bit Fields	Bit Description	Scope
Register Address: 3FDH, 1021 MSR_CORE_C6_RESIDENCV Vote: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states. Core 33:0 CORE C6 Residency Counter (R/O) Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency. Register Address: 400H, 1024 IA32_MC0_CTL Module Register Address: 402H, 1025 IA32_MC0_STATUS Module Register Address: 402H, 1026 IA32_MC0_ADDR Module Register Address: 402H, 1026 IA32_MC_ADDR Module Register Address: 402H, 1028 IA32_MC_TCL Module Register Address: 402H, 1028 IA32_MC_TCL Module Register Address: 403H, 1028 IA32_MC_TCL Module Register Address: 403H, 1028 IA32_MC_TCL Module Register Address: 403H, 1032 IA32_MC_ZCTL Module Register Address: 403H, 1032 IA32_MC_ZCTL See Section 17.3.2.1, "IA32_MCLCTL MSRs." Module R	Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
Vote: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters of CCPE C-States. Core S33.0 CORE C6 Residency Counter (R/O) Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency. Module Register Address: 400H, 1024 IA32_MC0_CTL Module See Section 17.3.2.1, "IA32_MC1_CTL MSRs." Module Register Address: 401H, 1025 IA32_MC0_ADDR Module Register Address: 402H, 1026 IA32_MC0_ADDR Module Register Address: 402H, 1026 IA32_MC0_ADDR Module Register Address: 402H, 1026 IA32_MC0_CADDR Module See Section 17.3.2.1, "IA32_MC1_CDR MSR." Module Module Register Address: 404H, 1028 IA32_MC1_CTL Module See Section 17.3.2.1, "IA32_MC1_CTL MSR." Module Module Register Address: 405H, 1029 IA32_MC1_STATUS Module See Section 17.3.2.2, "IA32_MC1_STATUS MSRS." Module Module Register Address: 406H, 1032 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MC1_STATUS MSRS." Module See Section 17.3.2.2, "IA32_MC1_STATUS MSRS." Module Register Address: 4	See Table 2-2. See Section 21.6.2.2, "Gl	bal Counter Control Facilities."	Соге
ACP1C-States. CORE C6 Residency Counter (R/O) Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency. Register Address: 400H, 1024 IA32_MC0_CTL See Section 17.3.2.1, "IA32_MC1_CTLMSR." Module Register Address: 401H, 1025 IA32_MC0_STATUS See Section 17.3.2.2, "IA32_MC1_STATUS MSRS." Module Register Address: 402H, 1026 IA32_MC0_ADDR IA32_MC0_STATUS register is either not implemented or contains no address if the ADDRV flag in the A32_MC0_STATUS register is clear. Module A2_MC0_STATUS register is clear. IA32_MC1_CTL Module Register Address: 404H, 1028 IA32_MC1_CTL Module See Section 17.3.2.1, "IA32_MC1_CTLMSRs." Module Module Register Address: 405H, 1022 IA32_MC1_STATUS Module See Section 17.3.2.2, "IA32_MC1_CTLMSRs." Module Module Register Address: 406H, 1032 IA32_MC2_CTL See Section 17.3.2.2, "IA32_MC1_STATUS See Section 17.3.2.2, "IA32_MC1_STATUS MSRS." Module Register Address: 406H, 1032 IA32_MC2_CTL See Section 17.3.2.3, "IA32_MC1_STATUS MSRS." Module Register Address: 406H, 1033 IA32_MC2_STATUS See Section 17.3.2.3, "IA32_MC1_STATUS M	Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	
Value since last reset that this core is in processor-specific C6 states. Counts at the TSC Frequency. Image: Im	Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
See Section 17.3.2.1, "IA32_MCL_CTL MSRs." Module Register Address: 401H, 1025 IA32_MCO_STATUS See Section 17.3.2.2, "IA32_MCL_STATUS MSRS." Module Register Address: 402H, 1026 IA32_MCO_ADDR See Section 17.3.2.3, "IA32_MCL_ADDR MSRs." Module The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MCO_STATUS register is either not implemented or contains no address if the ADDRV flag in the A32_MCO_STATUS register is either. Module Register Address: 404H, 1028 IA32_MCI_CTL Module See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Module Register Address: 404H, 1028 IA32_MCI_STATUS Module See Section 17.3.2.2, "IA32_MCI_CTL MSRs." Module Module Register Address: 405H, 1029 IA32_MCI_STATUS Module See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Module Register Address: 408H, 1032 IA32_MC2_STATUS Module See Section 17.3.2.2, "IA32_MCI_ADDR MSRs." Module Module Register Address: 400H, 1033 IA32_MC2_ADDR Module Module Register Address: 400H, 1034 IA32_MC2_ADDR Module Module See Section 17.3.2.2	63:0	Value since last reset that this core is in processor-specific C6 states.	
Register Address: 401H, 1025 IA32_MC0_STATUS See Section 17.3.2.2, "IA32_MC1_STATUS MSRS." Module Register Address: 402H, 1026 IA32_MC0_ADDR see Section 17.3.2.3, "IA32_MC1_ADDR MSRs." Module The IA32_MC0_STATUS register is either not implemented or contains no address if the ADDRV flag in the A32_MC0_STATUS register is clear. Module when not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Module Register Address: 404H, 1028 IA32_MC1_STATUS Module Register Address: 405H, 1029 IA32_MC1_STATUS Module Register Address: 405H, 1029 IA32_MC2_CTL Module Register Address: 408H, 1032 IA32_MC2_STATUS Module Register Address: 408H, 1031 IA32_MC2_STATUS Module Register Address: 408H, 1032 IA32_MC2_STATUS Module Register Address: 408H, 1033 IA32_MC2_STATUS Module Register Address: 408H, 1034 IA32_MC2_STATUS Module Register Address: 404H, 1034 IA32_MC2_STATUS Module Register Address: 404H, 1034 IA32_MC2_STATUS Module Register Address: 404H, 1034 IA32_MC3_MC3_MC4_MDR Module	Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 17.3.2.2, "IA32_MCL_STATUS MSRS." Module Register Address: 402H, 1026 IA32_MC0_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC0_STATUS register is either not implemented or this MSR will cause a general-protection exception. Module Register Address: 404H, 1028 IA32_MC1_CTL Module See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Module Register Address: 405H, 1029 IA32_MC1_STATUS Module Register Address: 408H, 1032 IA32_MC2_CTL Module Register Address: 408H, 1032 IA32_MC2_STATUS Module Register Address: 408H, 1033 IA32_MC2_STATUS Module Register Address: 408H, 1033 IA32_MC2_STATUS Module Register Address: 408H, 1033 IA32_MC2_STATUS Module Register Address: 408H, 1034 IA32_MC2_STATUS Module Register Address: 408H, 1034 IA32_MC2_STATUS Module See Section 17.3.2.3, "IA32_MCI_ADDR MSR." Module Module Register Address: 404H, 1034 IA32_MC3_CTL Module Register Address: 404H, 1034 IA32_MC3_CTL	See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Module
Register Address: 402H, 1026 IA32_MC0_ADDR See Section 17.3.2.3, "IA32_MCI_ADDR MSRs." Module The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC0_STATUS register is clear. when not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Module Register Address: 404H, 1028 IA32_MC1_CTL See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Register Address: 405H, 1029 IA32_MC1_STATUS Module Register Address: 408H, 1032 IA32_MC2_CTL Module Register Address: 408H, 1032 IA32_MC2_CTL Module See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Module Register Address: 408H, 1031 IA32_MC2_STATUS Module See Section 17.3.2.2, "IA32_MCI_STATUS MSRS." Module Module Register Address: 409H, 1034 IA32_MC2_STATUS Module See Section 17.3.2.2, "IA32_MCI_DDR MSRs." Module Module Register Address: 404H, 1034 IA32_MC2_STATUS Module Register Address: 404H, 1034 IA32_MC3_ADDR Module Register Address: 404H, 1036 IA32_MC3_CTL Module Register Addre	Register Address: 401H, 1025	IA32_MC0_STATUS	
See Section 17.3.2.3, "IA32_MCI_ADDR MSRs." Module The IA32_MC0_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC0_STATUS register is either not implemented or contains no address if the ADDRV flag in the A32_MC0_STATUS register is either not implemented or contains no address if the ADDRV flag in the Module Register Address: 404H, 1028 IA32_MC1_CTL See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Register Address: 405H, 1029 IA32_MC1_STATUS See Section 17.3.2.2, "IA32_MCI_STATUS MSRS." Module Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCI_STATUS MSRs." Module Register Address: 404H, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCI_ADDR MSRs." Module Register Address: 404H, 1034 IA32_MC3_ADDR See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Module Register Address: 402H, 1036 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCI_ADDR MSRs." Module Register Address: 402H, 1036 IA32_MC3_CTL See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Core <td>See Section 17.3.2.2, "IA32_MCi_STATU</td> <td>IS MSRS."</td> <td>Module</td>	See Section 17.3.2.2, "IA32_MCi_STATU	IS MSRS."	Module
The IA32_MCO_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MCO_STATUS register is clear. Alten not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Module Register Address: 404H, 1028 IA32_MC1_CTL Module Register Address: 405H, 1029 IA32_MC1_STATUS Module Register Address: 405H, 1029 IA32_MC2_CTL Module Register Address: 408H, 1032 IA32_MC2_CTL Module Register Address: 408H, 1033 IA32_MC2_STATUS Module Register Address: 409H, 1033 IA32_MC2_STATUS Module Register Address: 408H, 1034 IA32_MC2_ADDR Module Register Address: 404H, 1034 IA32_MC2_ADDR Module	Register Address: 402H, 1026	IA32_MC0_ADDR	·
Register Address: 404H, 1028 IA32_MC1_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Register Address: 405H, 1029 IA32_MC1_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 400H, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRS." Module Register Address: 400H, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRS." Module Register Address: 400H, 1034 IA32_MC3_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 400H, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 400H, 1037 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_CTL MSRs." Core Register Address: 400H, 1037 IA32_MC3_ADDR See	The IA32_MC0_ADDR register is either IA32_MC0_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	Module
See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Register Address: 405H, 1029 IA32_MC1_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.2, "IA32_MCi_CTL MSRs." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 409H, 1034 IA32_MC2_STATUS See Section 17.3.2.3, "IA32_MCi_ADDR MSRS." Module Register Address: 400H, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCI_ADDR MSRS." Module Register Address: 400H, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCI_ADDR MSRS." Module Register Address: 400H, 1036 IA32_MC3_CTL See Section 17.3.2.1, "IA32_MCI_CTL MSRs." Core Register Address: 400H, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCI_STATUS MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCI_STATUS MSRS." Core Register Address: 400H, 1037 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCI_STATUS MSRS." Core Register Address: 400H, 1037 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCI_ADDR MSRS." Core Register Address: 400H, 1037 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Register Address: 400H, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MC1_ADDR MSRS." Core Sec Section 17.3.2.3, "IA32_MC1_ADDR M			
Register Address: 405H, 1029 IA32_MC1_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRS." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC2_STATUS register is clear. when not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 40CH, 1036 Register Address: 40CH, 1036 IA32_MC3_CTL Core Register Address: 40DH, 1037 IA32_MC3_STATUS Core Register Address: 40DH, 1038 IA32_MC3_ADDR Core Register Address: 40EH, 1038 IA32_MC3_ADDR Core Register Address: 40EH, 1038 IA32_MC3_ADDR Core Register Address: 40EH, 1038 IA32_MC3_ADDR Core	-		Module
See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC2_STATUS register is clear. Module When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core Register Address: 40CH, 1036 IA32_MC3_STATUS Core Register Address: 40CH, 1037 IA32_MC3_STATUS Core Register Address: 40CH, 1038 IA32_MC3_ADDR Core			1
Register Address: 408H, 1032 IA32_MC2_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC2_STATUS register is clear. Module Register Address: 40CH, 1036 IA32_MC3_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 40CH, 1036 IA32_MC3_STATUS See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 40CH, 1036 IA32_MC3_STATUS See Section 17.3.2.1, "IA32_MCi_STATUS MSRS." Core Register Address: 40DH, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "I	•		Module
See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Module Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC2_STATUS register is clear. Module When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core Register Address: 40DH, 1037 IA32_MC3_STATUS Core Register Address: 40DH, 1037 IA32_MC3_STATUS Core Register Address: 40EH, 1038 IA32_MC3_ADDR Core Register Address: 40EH, 1038			
Register Address: 409H, 1033 IA32_MC2_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the Module A32_MC2_STATUS register is clear. Module When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core Register Address: 40CH, 1036 IA32_MC3_CTL Core See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 40CH, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Medule MSR_MC3_STATUS register is either not implemented or contains no address if the ADDRV flag in the MSR_MS_STATUS register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. <td>5</td> <td></td> <td>Module</td>	5		Module
See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Module Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the A32_MC2_STATUS register is clear. Module when not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core Register Address: 40CH, 1036 IA32_MC3_CTL Core See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Core Register Address: 40DH, 1037 IA32_MC3_STATUS Core Register Address: 40EH, 1038 IA32_MC3_ADDR Core See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Core Men not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core			
Register Address: 40AH, 1034 IA32_MC2_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the Module A32_MC2_STATUS register is clear. Module When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core Register Address: 40CH, 1036 IA32_MC3_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 40DH, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core The MSR_MC3_STATUS register is either not implemented or contains no address if the ADDRV flag in the Module MPAN not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core	5		Module
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Module The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the Module A32_MC2_STATUS register is clear. Module When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core Register Address: 40CH, 1036 IA32_MC3_CTL Core See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 40DH, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core MSR_MC3_STATUS register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. Core When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core			
See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Core Register Address: 40DH, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. Core When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core	See Section 17.3.2.3, "IA32_MCi_ADDR The IA32_MC2_ADDR register is either IA32_MC2_STATUS register is clear.	MSRs." not implemented or contains no address if the ADDRV flag in the	Module
Register Address: 40DH, 1037 IA32_MC3_STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. Core When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core	Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Core Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. Core When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core	See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Соге
Register Address: 40EH, 1038 IA32_MC3_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the Month Core Mhen not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Core	Register Address: 40DH, 1037	IA32_MC3_STATUS	
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Core The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.	See Section 17.3.2.2, "IA32_MCi_STATL	IS MSRS."	Соге
The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.	Register Address: 40EH, 1038	IA32_MC3_ADDR	
When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.	The MSR_MC3_ADDR register is either i		Core
Register Address: 410H, 1040 IA32_MC4_CTL	_	, all reads and writes to this MSR will cause a general-protection exception.	
	Register Address: 410H, 1040	IA32_MC4_CTL	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Соге
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS."	Соге
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
The MSR_MC4_ADDR register is either MSR_MC4_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processo	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Package
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATL	JS MSRS."	Package
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
The MSR_MC4_ADDR register is either MSR_MC4_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processo	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capab	lities (R/O)	Core
See Table 2-2.		
See Appendix A.1, "Basic VMX Informat	ion."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	1
Capability Reporting Register of Pin-Bas	sed VM-Execution Controls (R/O)	Соге
See Table 2-2.		
See Appendix A.3, "VM-Execution Contr		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Register of Primary See Appendix A.3, "VM-Execution Contr	y Processor-Based VM-Execution Controls (R/O) ols."	Core
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM-Exi	t Controls (R/O)	Соге
See Table 2-2.		
See Appendix A.4, "VM-Exit Controls."		
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-Ent	ry Controls (R/O)	Соге
See Table 2-2.		
See Appendix A.5, "VM-Entry Controls."		
Register Address: 485H, 1157	IA32_VMX_MISC	1
Reporting Register of Miscellaneous VM	IX Capabilities (R/O)	Соге
See Table 2-2.		
See Appendix A.6, "Miscellaneous Data.'		

Register Address: Hex, Decimal	Register Name (Former Register Nam	ie)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CRO Bit	s Fixed to 0 (R/O)	Соге
See Table 2-2.		
See Appendix A.7, "VMX-Fixed Bits in Cl	R0."	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRO Bit	s Fixed to 1 (R/O)	Соге
See Table 2-2.		
See Appendix A.7, "VMX-Fixed Bits in C	R0."	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 Bit	is Fixed to 0 (R/O)	Соге
See Table 2-2.		
See Appendix A.8, "VMX-Fixed Bits in Cl		
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 Bit	is Fixed to 1 (R/O)	Соге
See Table 2-2.		
See Appendix A.8, "VMX-Fixed Bits in C	{4."	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMCS F	ield Enumeration (R/O)	Соге
See Table 2-2.		
See Appendix A.9, "VMCS Enumeration."		
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
	ary Processor-Based VM-Execution Controls (R/O)	Core
See Appendix A.3, "VM-Execution Contr		
Register Address: 48CH, 1164	IA32_VMX_EPT_VPID_ENUM	
Capability Reporting Register of EPT an	d VPID (R/O)	Core
See Table 2-2.	-	
Register Address: 48DH, 1165	IA32_VMX_TRUE_PINBASED_CTLS	
Capability Reporting Register of Pin-Bas	ed VM-Execution Flex Controls (R/O)	Соге
See Table 2-2.		
Register Address: 48EH, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
Capability Reporting Register of Primary	<pre>/ Processor-based VM-Execution Flex Controls (R/O)</pre>	Соге
See Table 2-2.		
Register Address: 48FH, 1167	IA32_VMX_TRUE_EXIT_CTLS	
Capability Reporting Register of VM-Exi	t Flex Controls (R/O)	Core
See Table 2-2.		
Register Address: 490H, 1168	IA32_VMX_TRUE_ENTRY_CTLS	
Capability Reporting Register of VM-Ent	ry Flex Controls (R/O)	Core
See Table 2-2.		
Register Address: 491H, 1169	IA32_VMX_FMFUNC	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Capability Reporting Register of VM-Fu	nction Controls (R/O)	Соге
See Table 2-2.		
Register Address: 4C1H, 1217	IA32_A_PMCO	
See Table 2-2.		Core
Register Address: 4C2H, 1218	IA32_A_PMC1	
See Table 2-2.	•	Соге
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W)		Соге
See Table 2-2 and Section 21.6.3.4, "De	bug Store (DS) Mechanism."	
Register Address: 660H, 1632	MSR_CORE_C1_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C1 Residency Counter. (R/O) Value since last reset that this core is in processor-specific C1 states. Counts at the TSC frequency.	
Register Address: 6E0H, 1760	IA32_TSC_DEADLINE	
TSC Target of Local APIC's TSC Deadline	e Mode (R/W)	Соге
See Table 2-2.		
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables See Table 2-2.		Core
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W) See Table 2-2.		Соге
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Addres	ss (R/W)	Core
See Table 2-2.		
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W)		Соге
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W)		Core
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Соге
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/ See Table 2-2.	/W)	Соге

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W)		Соге
See Table 2-2.		

Table 2-7 lists model-specific registers (MSRs) that are common to Intel Atom[®] processors based on the Silvermont and Airmont microarchitectures but not newer microarchitectures.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Module
7:0	Reserved.	
13:8	Maximum Qualified Ratio (R)	
	The maximum allowed bus ratio.	
49:13	Reserved.	
52:50	See Table 2-2.	
63:33	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor (r/w)	Core
See Table 2-2.		
0	Lock (R/WL)	
1	Reserved.	
2	Enable VMX outside SMX operation (R/WL)	
Register Address: 40H, 64	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record 0 From IP (R/W)		Core
One of eight pairs of last branch record contains pointers to the source instruc	l registers on the last branch record stack. The From_IP part of the stack tion. See also:	
 Last Branch Record Stack TOS at 10 Section 19.5 and record format in Section 19.5		
Register Address: 41H, 65	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_	_O_FROM_IP.	
Register Address: 42H, 66	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_	_O_FROM_IP.	
Register Address: 43H, 67	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_	_O_FROM_IP.	
Register Address: 44H, 68	MSR_LASTBRANCH_4_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 4 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_	_0_FROM_IP.	
Register Address: 45H, 69	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)		Core
See description of MSR_LASTBRANCH_	_0_FROM_IP.	
Register Address: 46H, 70	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)		Core
See description of MSR_LASTBRANCH_	_0_FROM_IP.	
Register Address: 47H, 71	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)	•	Соге
See description of MSR_LASTBRANCH_	_0_FROM_IP.	
Register Address: 60H, 96	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record O To IP (R/W)		Соге
One of eight pairs of last branch record pointers to the destination instruction.	registers on the last branch record stack. The To_IP part of the stack contains	
Register Address: 61H, 97	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)	•	Core
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 62H, 98	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)		Core
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 63H, 99	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)	•	Core
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 64H, 100	MSR_LASTBRANCH_4_TO_IP	
Last Branch Record 4 To IP (R/W)		Core
See description of MSR_LASTBRANCH	_0_T0_IP.	
Register Address: 65H, 101	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Core
See description of MSR_LASTBRANCH_	_0_T0_IP.	
Register Address: 66H, 102	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)	•	Core
See description of MSR_LASTBRANCH_	_0_T0_IP.	
Register Address: 67H, 103	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_	_0_T0_IP.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information: Contains power i http://biosbits.org.	nanagement and other model specific features enumeration. See	Package
7:0	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the maximum frequency that does not require turbo. Frequency = ratio * Scalable Bus Frequency.	
63:16	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Module
ACPI C-States.	ific C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.	1	
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0 (no package C-sate support)	
	001b: C1 (Behavior is the same as 000b)	
	100b: C4	
	110b: C6	
	111b: C7 (Silvermont only)	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Used to configure the L2 Cache.		Module
0	L2 Hardware Enabled (R/O)	
	1 = If the L2 is hardware-enabled.	
	0 = Indicates if the L2 is hardware-disabled.	
7:1	Reserved.	
8	L2 Enabled (R/W)	
	1 = L2 cache has been initialized.	
	0 = Disabled (default).	
	Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.	
22:9	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23	L2 Not Present (R/O)	
	0 = L2 Present.	
	1 = L2 Not Present.	
63:24	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W))	
Allows a variety of processor function	is to be enabled and disabled.	
0	Fast-Strings Enable	Соге
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Module
	See Table 2-2. Default value is 0.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Соге
	See Table 2-2.	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	Соге
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Соге
	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Module
	See Table 2-2.	
18	ENABLE MONITOR FSM (R/W)	Соге
	See Table 2-2.	
21:19	Reserved.	
22	Limit CPUID Maxval (R/W)	Соге
	See Table 2-2.	
23	xTPR Message Disable (R/W)	Module
	See Table 2-2.	
33:24	Reserved.	
34	XD Bit Disable (R/W)	Соге
	See Table 2-3.	
37:35	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
38	Turbo Mode Disable (R/W)	Module
	When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be cleared (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Rec	jister (R/W)	Соге
See Section 19.9.2, "Filtering of Last Br	anch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that points See MSR_LASTBRANCH_0_FROM_IP.	to the MSR containing the most recent branch record.	Core
	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 21.6.2.2, "G		Соге
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	COIC
See Table 2-2. See Section 21.6.2.2, "G		Соге
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	corc
	rocessor Event Based Sampling (PEBS)."	Соге
0	Enable PEBS for precise event on IA32_PMC0 (R/W)	
Register Address: 3FAH, 1018	MSR_PKG_C6_RESIDENCY	
-	ific C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C6 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Counts at the TSC Frequency.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 664H, 1636	MSR_MC6_RESIDENCY_COUNTER	
Module C6 Residency Counter (R/0)		Module
Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.		
63:0	Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.	

2.4.1 MSRs with Model-Specific Behavior in the Silvermont Microarchitecture

Table 2-8 lists MSRs that are specific to the Intel Atom[®] processor E3000 Series (CPUID Signature DisplayFamily_DisplayModel value of 06_37H) and Intel Atom processors (CPUID Signature DisplayFamily_DisplayModel value of 06_4AH, 06_5AH, or 06_5DH).

Table 2-8. Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModelValue of 06_37H, 06_4AH, 06_5AH, or 06_5DH

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)	·	Module
This field indicates the intended sca	able bus clock speed for processors based on Silvermont microarchitecture.	
2:0	 100B: 080.0 MHz 000B: 083.3 MHz 001B: 100.0 MHz 010B: 133.3 MHz 011B: 116.7 MHz 	
63:3	Reserved.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
	Unit Multipliers used in RAPL Interfaces (R/O)	Package
	See Section 16.10.1, "RAPL Interfaces."	
3:0	Power Units	
	Power related information (in milliWatts) is based on the multiplier, 2^PU; where PU is an unsigned integer represented by bits 3:0. Default value is 0101b, indicating power unit is in 32 milliWatts increment.	
7:4	Reserved.	
12:8	Energy Status Units	
	Energy related information (in microJoules) is based on the multiplier, 2 ² ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 00101b, indicating energy unit is in 32 microJoules increment.	
15:13	Reserved.	
19:16	Time Unit	
	The value is 0000b, indicating time unit is in one second.	
63:20	Reserved.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W		Package

Table 2-8. Specific MSRs Supported by Intel Atom® Processors with a CPUID Signature DisplayFamily_DisplayModel
Value of 06_37H, 06_4AH, 06_5AH, or 06_5DH (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:0	Package Power Limit #1 (R/W)	
	See Section 16.10.3, "Package RAPL Domain," and MSR_RAPL_POWER_UNIT in Table 2-8.	
15	Enable Power Limit #1 (R/W)	
	See Section 16.10.3, "Package RAPL Domain."	
16	Package Clamping Limitation #1 (R/W)	
	See Section 16.10.3, "Package RAPL Domain."	
23:17	Time Window for Power Limit #1 (R/W)	
	In unit of second. If 0 is specified in bits [23:17], defaults to 1 second window.	
63:24	Reserved.	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O)	·	Package
See Section 16.10.3, "Package RAPL De	omain," and MSR_RAPL_POWER_UNIT in Table 2-8.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)	·	Package
See Section 16.10.4, "PPO/PP1 RAPL D	omains," and MSR_RAPL_POWER_UNIT in Table 2-8.	

Table 2-9 lists model-specific registers (MSRs) that are specific to the Intel Atom[®] processor E3000 Series (CPUID Signature DisplayFamily_DisplayModel value of 06_37H).

Table 2-9. Specific MSRs Supported by the Intel Atom® Processor E3000 Series with a CPUID SignatureDisplayFamily_DisplayModel Value of 06_37H

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 668H, 1640	MSR_CC6_DEMOTION_POLICY_CONFIG	
Core C6 Demotion Policy Config MSR		Package
63:0	Controls per-core C6 demotion policy. Writing a value of 0 disables core level HW demotion policy.	
Register Address: 669H, 1641	MSR_MC6_DEMOTION_POLICY_CONFIG	
Module C6 Demotion Policy Config MSR		Package
63:0	Controls module (i.e., two cores sharing the second-level cache) C6 demotion policy. Writing a value of 0 disables module level HW demotion policy.	
Register Address: 664H, 1636	MSR_MC6_RESIDENCY_COUNTER	
Module C6 Residency Counter (R/O)		Module
Note: C-state values are processor specif ACPI C-States.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
63:0	Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.	

Table 2-10 lists model-specific registers (MSRs) that are specific to Intel Atom[®] processor C2000 Series (CPUID Signature DisplayFamily_DisplayModel value of 06_4DH).

Table 2-10. Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signatu	ге
DisplayFamily_DisplayModel Value of 06_4DH	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W) If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	Core
1	Reserved.	
2	DCU Hardware Prefetcher Disable (R/W) If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	Core
63:3	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode (R/	w)	Package
7:0	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.	Package
15:8	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.	Package
23:16	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.	Package
31:24	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.	Package
39:32	Maximum Ratio Limit for 5C Maximum turbo ratio limit of 5 core active.	Package
47:40	Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6 core active.	Package
55:48	Maximum Ratio Limit for 7C Maximum turbo ratio limit of 7 core active.	Package
63:56	Maximum Ratio Limit for 8C Maximum turbo ratio limit of 8 core active.	Package
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers used in RAPL Interfaces	(R/O)	Package
See Section 16.10.1, "RAPL Interfaces."		
3:0	Power Units Power related information (in milliWatts) is based on the multiplier, 2^PU; where PU is an unsigned integer represented by bits 3:0. Default value is 0101b, indicating power unit is in 32 milliWatts increment.	
7:4	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
12:8	Energy Status Units.	
	Energy related information (in microJoules) is based on the multiplier, 2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 00101b, indicating energy unit is in 32 microJoules increment.	
15:13	Reserved.	
19:16	Time Unit	
	The value is 0000b, indicating time unit is in one second.	
63:20	Reserved.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W) See Section 16.10.3, "Package RAPL Do	main."	Package
Register Address: 66EH, 1646	MSR_PKG_POWER_INFO	
PKG RAPL Parameter (R/0)	-	Package
14:0	Thermal Spec Power (R/0)	
	The unsigned integer value is the equivalent of the thermal specification power of the package domain. The unit of this field is specified by the "Power Units" field of MSR_RAPL_POWER_UNIT.	
63:15	Reserved.	

Table 2-10. Specific MSRs Supported by Intel Atom® Processor C2000 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_4DH (Contd.)

2.4.2 MSRs in Intel Atom[®] Processors Based on Airmont Microarchitecture

Intel Atom processor X7-Z8000 and X5-Z8000 series are based on the Airmont microarchitecture. These processors support MSRs listed in Table 2-6, Table 2-7, Table 2-8, and Table 2-11. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_4CH; see Table 2-1.

Table 2-11.	MSRs in Intel Atom [®] Processors Based on Airmont Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Module
This field indicates the intended scalable	bus clock speed for processors based on Airmont microarchitecture.	
3:0	 0000B: 083.3 MHz 0001B: 100.0 MHz 0010B: 133.3 MHz 0011B: 116.7 MHz 0100B: 080.0 MHz 0101B: 093.3 MHz 0110B: 090.0 MHz 0111B: 088.9 MHz 1000B: 087.5 MHz 	
63:5	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
C-State Configuration Control (R/W)		Module
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.		
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: No limit	
	001b: C1	
	010b: C2	
	110b: C6	
	111b: C7	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Redirection in C-	state (R/W)	Module
See http://biosbits.org.		
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-state Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	000b - C3 is the max C-State to include.	
	001b - Deep Power Down Technology is the max C-State.	
	010b - C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:0	PPO Power Limit #1 (R/W)	
	See Section 16.10.4, "PPO/PP1 RAPL Domains," and MSR_RAPL_POWER_UNIT in Table 2-8.	
15	Enable Power Limit #1 (R/W)	
	See Section 16.10.4, "PPO/PP1 RAPL Domains."	
16	Reserved.	
23:17	Time Window for Power Limit #1 (R/W)	
	Specifies the time duration over which the average power must remain below PP0_POWER_LIMIT #1(14:0). Supported Encodings:	
	0x0: 1 second time duration.	
	0x1: 5 second time duration (Default).	
	0x2: 10 second time duration.	
	0x3: 15 second time duration.	
	0x4: 20 second time duration.	
	0x5: 25 second time duration.	
	0x6: 30 second time duration.	
	0x7: 35 second time duration.	
	0x8: 40 second time duration.	
	0x9: 45 second time duration.	
	0xA: 50 second time duration.	
	0xB-0x7F - reserved.	
63:24	Reserved.	

2.5 MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT MICROARCHITECTURE

Intel Atom processors based on the Goldmont microarchitecture support MSRs listed in Table 2-6 and Table 2-12. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_5CH; see Table 2-1.

In the Goldmont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Goldmont microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Module
49:0	Reserved.	
52:50	See Table 2-2.	

Table 2-12. MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:33	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (F	R/W)	Соге
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX inside SMX operation (R/WL)	
2	Enable VMX outside SMX operation (R/WL)	
14:8	SENTER local functions enables (R/WL)	
15	SENTER global functions enable (R/WL)	
18	SGX global functions enable (R/WL)	
63:19	Reserved.	
Register Address: 3BH, 59	IA32_TSC_ADJUST	•
Per-Core TSC ADJUST (R/W)		Соге
See Table 2-2.		
Register Address: C3H, 195	IA32_PMC2	
Performance Counter Register		Core
See Table 2-2.		
Register Address: C4H, 196	IA32_PMC3	
Performance Counter Register		Соге
See Table 2-2.		
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and other	model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the maximum frequency that does not require turbo. Frequency = ratio * 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
30	Programmable TJ OFFSET (R/O)	Package
	When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify a temperature offset.	
39:31	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specie ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.		
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: No limit	
	0001b: C1	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7S	
	0110b: C8 0111b: C9	
	1000b: C10	
9:3	Reserved.	
10		
10	I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by	
	MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO)		Соге
Reports SMM capability enhancement. A	ccessible only while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1 indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.	
59	Long_Flow_Indication (SMM-RO)	
	If set to 1 indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported.	
63:60	Reserved.	

Register Address: Hex, Decimal	nal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 188H, 392	IA32_PERFEVTSEL2	
See Table 2-2.		Соге
Register Address: 189H, 393	IA32_PERFEVTSEL3	
See Table 2-2.		Соге
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W)		
Allows a variety of processor functions	to be enabled and disabled.	
0	Fast-Strings Enable	Соге
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Package
	See Table 2-2. Default value is 1.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Соге
	See Table 2-2.	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	Соге
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Соге
	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Package
	See Table 2-2.	
18	ENABLE MONITOR FSM (R/W)	Core
21.10	See Table 2-2.	
21:19	Reserved.	
22	Limit CPUID Maxval (R/W)	Core
22	See Table 2-2.	Dealeses
23	xTPR Message Disable (R/W) See Table 2-2.	Package
33:24	Reserved.	
		Coro
34	XD Bit Disable (R/W) See Table 2-3.	Core
37:35	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
38	Turbo Mode Disable (R/W)	Package
	When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W)	Core
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	Reserved.	
2	DCU Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
63:3	Reserved.	
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management Contr	bl	Package
Various model specific features enumera	tion. See http://biosbits.org.	
0	EIST Hardware Coordination Disable (R/W)	
	When 0, enables hardware coordination of Enhanced Intel Speedstep Technology request from processor cores. When 1, disables hardware coordination of Enhanced Intel Speedstep Technology requests.	
21:1	Reserved.	
22	Thermal Interrupt Coordination Enable (R/W)	
	If set, then thermal interrupt on one core is routed to all cores.	
63:23	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode by C	ore Groups (R/W)	Package
Specifies Maximum Ratio Limit for each C monotonically.	ore Group. Max ratio for groups with more cores must decrease	
For groups with less than 4 cores, the ma 22 or less. For groups with more than 5 o	x ratio must be 32 or less. For groups with 4-5 cores, the max ratio must be cores, the max ratio must be 16 or less.	
7:0	Maximum Ratio Limit for Active Cores in Group 0	Package
	Maximum turbo ratio limit when the number of active cores is less than or	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
15:8	Maximum Ratio Limit for Active Cores in Group 1 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 1 threshold, and greater than the Group 0 threshold.	Package
23:16	Maximum Ratio Limit for Active Cores in Group 2 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 2 threshold, and greater than the Group 1 threshold.	Package
31:24	Maximum Ratio Limit for Active Cores in Group 3 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 3 threshold, and greater than the Group 2 threshold.	Package
39:32	Maximum Ratio Limit for Active Cores in Group 4 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 4 threshold, and greater than the Group 3 threshold.	Package
47:40	Maximum Ratio Limit for Active Cores in Group 5 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 5 threshold, and greater than the Group 4 threshold.	Package
55:48	Maximum Ratio Limit for Active Cores in Group 6 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 6 threshold, and greater than the Group 5 threshold.	Package
63:56	Maximum Ratio Limit for Active Cores in Group 7 Maximum turbo ratio limit when the number of active cores is less than or equal to the Group 7 threshold, and greater than the Group 6 threshold.	Package
Register Address: 1AEH, 430	MSR_TURBO_GROUP_CORECNT	
Group Size of Active Cores for Turbo Mod Writes of 0 threshold is ignored.	e Operation (R/W)	Package
7:0	Group 0 Core Count Threshold Maximum number of active cores to operate under the Group 0 Max Turbo Ratio limit.	Package
15:8	Group 1 Core Count Threshold Maximum number of active cores to operate under the Group 1 Max Turbo Ratio limit. Must be greater than the Group 0 Core Count.	Package
23:16	Group 2 Core Count Threshold Maximum number of active cores to operate under the Group 2 Max Turbo Ratio limit. Must be greater than the Group 1 Core Count.	Package
31:24	Group 3 Core Count Threshold Maximum number of active cores to operate under the Group 3 Max Turbo Ratio limit. Must be greater than the Group 2 Core Count.	Package
39:32	Group 4 Core Count Threshold Maximum number of active cores to operate under the Group 4 Max Turbo Ratio limit. Must be greater than the Group 3 Core Count.	Package
47:40	Group 5 Core Count Threshold Maximum number of active cores to operate under the Group 5 Max Turbo Ratio limit. Must be greater than the Group 4 Core Count.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
55:48	Group 6 Core Count Threshold	Package
	Maximum number of active cores to operate under the Group 6 Max Turbo Ratio limit. Must be greater than the Group 5 Core Count.	
63:56	Group 7 Core Count Threshold	Package
	Maximum number of active cores to operate under the Group 7 Max Turbo Ratio limit. Must be greater than the Group 6 Core Count, and not less than the total number of processor cores in the package. E.g., specify 255.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Reg	jister (R/W)	Соге
See Section 19.9.2, "Filtering of Last B	ranch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
9	EN_CALL_STACK	
63:10	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)		Соге
Contains an index (bits 0-4) that points See MSR_LASTBRANCH_0_FROM_IP.	to the MSR containing the most recent branch record.	
Register Address: 1FCH, 508	MSR_POWER_CTL	
Power Control Register		Соге
J		
5		
See http://biosbits.org.	Reserved.	
See http://biosbits.org. 0 1	Reserved. C1E Enable (R/W)	Package
See http://biosbits.org. 0		Package
See http://biosbits.org. 0 1	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores	Package
See http://biosbits.org. 0 1 63:2	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	Package
See http://biosbits.org. 0 1 63:2 Register Address: 210H, 528	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved.	Package
See http://biosbits.org. 0 1 63:2 Register Address: 210H, 528 See Table 2-2.	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved.	
See http://biosbits.org. 0	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved. IA32_MTRR_PHYSBASE8	
See http://biosbits.org. 0 1 63:2 Register Address: 210H, 528 See Table 2-2. Register Address: 211H, 529	C1E Enable (R/W) When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1). Reserved. IA32_MTRR_PHYSBASE8	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address:	IA32_MTRR_PHYSMASK9	
213H, 531	See Table 2-2.	Соге
Register Address:	IA32_MCO_CTL2	
280H, 640	See Table 2-2.	Module
Register Address:	IA32_MC1_CTL2	
281H, 641	See Table 2-2.	Module
Register Address:	IA32_MC2_CTL2	
282H, 642	See Table 2-2.	Соге
Register Address: 283H, 643	IA32_MC3_CTL2	
See Table 2-2.		Module
Register Address: 284H, 644	IA32_MC4_CTL2	
See Table 2-2.		Package
Register Address: 285H, 645	IA32_MC5_CTL2	·
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.	-	Package
Register Address: 300H, 768	MSR_SGXOWNEREPOCH0	
Lower 64 Bit CR_SGXOWNEREPOCH (W)	Package
Writes do not update CR_SGXOWNEREF	OCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	
63:0	Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 301H, 769	MSR_SGXOWNEREPOCH1	
Upper 64 Bit CR_SGXOWNEREPOCH (W Writes do not update CR_SGXOWNEREF) POCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	Package
63:0	Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
	itectural Performance Monitoring Version 4."	Соге
0	Ovf_PMC0	
1	Ovf_PMC1	
2	Ovf_PMC2	
3	Ovf_PMC3	
	Reserved.	
31:4		1
	Ovf_FixedCtr0	
31:4		
31:4 32	Ovf_FixedCtrO	
31:4 32 33	Ovf_FixedCtr0 Ovf_FixedCtr1	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
57:56	Reserved.	
58	LBR_Frz	
59	CTR_Frz	
60	ASCI	
61	Ovf_Uncore	
62	Ovf_BufDSSAVE	
63	CondChgd	
Register Address: 390H, 912	IA32_PERF_GLOBAL_STATUS_RESET	
See Table 2-2 and Section 21.2.4, "Archi	tectural Performance Monitoring Version 4."	Core
0	Set 1 to clear Ovf_PMCO.	
1	Set 1 to clear Ovf_PMC1.	
2	Set 1 to clear Ovf_PMC2.	
3	Set 1 to clear Ovf_PMC3.	
31:4	Reserved.	
32	Set 1 to clear Ovf_FixedCtr0.	
33	Set 1 to clear Ovf_FixedCtr1.	
34	Set 1 to clear Ovf_FixedCtr2.	
54:35	Reserved.	
55	Set 1 to clear Trace_ToPA_PMI.	
57:56	Reserved.	
58	Set 1 to clear LBR_Frz.	
59	Set 1 to clear CTR_Frz.	
60	Set 1 to clear ASCI.	
61	Set 1 to clear Ovf_Uncore.	
62	Set 1 to clear Ovf_BufDSSAVE.	
63	Set 1 to clear CondChgd.	
Register Address: 391H, 913	IA32_PERF_GLOBAL_STATUS_SET	
See Table 2-2 and Section 21.2.4, "Archi	itectural Performance Monitoring Version 4."	Соге
0	Set 1 to cause Ovf_PMC0 = 1.	
1	Set 1 to cause Ovf_PMC1 = 1.	
2	Set 1 to cause Ovf_PMC2 = 1.	
3	Set 1 to cause Ovf_PMC3 = 1.	
31:4	Reserved.	
32	Set 1 to cause Ovf_FixedCtrO = 1.	
33	Set 1 to cause Ovf_FixedCtr1 = 1.	
34	Set 1 to cause Ovf_FixedCtr2 = 1.	
54:35	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
55	Set 1 to cause Trace_ToPA_PMI = 1.	
57:56	Reserved.	
58	Set 1 to cause LBR_Frz = 1.	
59	Set 1 to cause CTR_Frz = 1.	
60	Set 1 to cause ASCI = 1.	
61	Set 1 to cause Ovf_Uncore.	
62	Set 1 to cause Ovf_BufDSSAVE.	
63	Reserved.	
Register Address: 392H, 914	IA32_PERF_GLOBAL_INUSE	
See Table 2-2.		Соге
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	•
See Table 2-2 and Section 21.6.2.4, "Pro	cessor Event Based Sampling (PEBS)."	Соге
0	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC0. (R/W)	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C3 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C6 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C3 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR I	MSRs."	Module
The IA32_MC2_ADDR register is either I IA32_MC2_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS," and Chapter 18.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 4C3H, 1219	IA32_A_PMC2	
See Table 2-2.	•	Core
Register Address: 4C4H, 1220	IA32_A_PMC3	
See Table 2-2.		Core
Register Address: 4E0H, 1248	MSR_SMM_FEATURE_CONTROL	
Enhanced SMM Feature Control (SMM-R	W)	Package
Reports SMM capability Enhancement. A	ccessible only while in SMM.	
D	Lock (SMM-RWO)	
	When set to '1' locks this register from further changes.	
1	Reserved.	
2	SMM_Code_Chk_En (SMM-RW)	
	This control bit is available only if MSR_SMM_MCA_CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR.	
	When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.	
63:3	Reserved.	
Register Address: 4E2H, 1250	MSR_SMM_DELAYED	
SMM Delayed (SMM-RO)		Package
Reports the interruptible state of all log MSR_SMM_MCA_CAP[LONG_FLOW_IND	ical processors in the package. Available only while in SMM and ICATION] == 1.	
N-1:0	LOG_PROC_STATE (SMM-RO)	
	Each bit represents a processor core of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle.	
	The bit is automatically cleared at the end of each long event. The reset value of this field is 0.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 4E3H, 1251	MSR_SMM_BLOCKED	
SMM Blocked (SMM-RO) Reports the blocked state of all logical p	processors in the package. Available only while in SMM.	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
N-1:0	LOG_PROC_STATE (SMM-RO)	
	Each bit represents a processor core of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep.	
	The reset value of this field is OFFFH.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 500H, 1280	IA32_SGX_SVN_STATUS	
Status and SVN Threshold of SGX Suppor	t for ACM (R/O)	Соге
0	Lock	
	See Section 40.11.3, "Interactions with Authenticated Code Modules (ACMs)."	
15:1	Reserved.	
23:16	SGX_SVN_SINIT	
	See Section 40.11.3, "Interactions with Authenticated Code Modules (ACMs)."	
63:24	Reserved.	
Register Address: 560H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base Register (R/W) See Table 2-2.		Core
Register Address: 561H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	L
Trace Output Mask Pointers Register (R/V See Table 2-2.	N)	Соге
Register Address: 570H, 1392	IA32_RTIT_CTL	
Trace Control Register (R/W)		Соге
0	TraceEn	
1	CYCEn	
2	05	
3	User	
6:4	Reserved, must be zero.	
7	CR3Filter	
8	ТоРА	
	Writing 0 will #GP if also setting TraceEn.	
9	MTCEn	
10	TSCEn	
11	DisRETC	
12	Reserved, must be zero.	
13	BranchEn	
17:14	MTCFreq	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
18	Reserved, must be zero.	
22:19	CycThresh	
23	Reserved, must be zero.	
27:24	PSBFreq	
31:28	Reserved, must be zero.	
35:32	ADDR0_CFG	
39:36	ADDR1_CFG	
63:40	Reserved, must be zero.	
Register Address: 571H, 1393	IA32_RTIT_STATUS	
Tracing Status Register (R/W)		Core
0	FilterEn	
	Writes ignored.	
1	ContextEn	
	Writes ignored.	
2	TriggerEn	
	Writes ignored.	
3	Reserved	
4	Error (R/W)	
5	Stopped	
31:6	Reserved, must be zero.	
48:32	PacketByteCnt	
63:49	Reserved, must be zero.	
Register Address: 572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Match Register (R/W)		Core
4:0	Reserved	
63:5	CR3[63:5] value to match.	
Register Address: 580H, 1408	IA32_RTIT_ADDR0_A	
Region 0 Start Address (R/W)	-	Соге
63:0	See Table 2-2.	
Register Address: 581H, 1409	IA32_RTIT_ADDR0_B	
Region 0 End Address (R/W)		Core
63:0	See Table 2-2.	
Register Address: 582H, 1410	IA32_RTIT_ADDR1_A	
Region 1 Start Address (R/W)		Соге
63:0	See Table 2-2.	
Register Address: 583H, 1411	IA32_RTIT_ADDR1_B	I
Region 1 End Address (R/W)		Core
63:0	See Table 2-2.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers used in RAPL Interfaces	(R/O)	Package
See Section 16.10.1, "RAPL Interfaces."		
3:0	Power Units	
	Power related information (in Watts) is in unit of 1W/2 ^{PU} ; where PU is an unsigned integer represented by bits 3:0. Default value is 1000b, indicating power unit is in 3.9 milliWatts increment.	
7:4	Reserved.	
12:8	Energy Status Units	
	Energy related information (in Joules) is in unit of 1Joule/ (2^ESU); where ESU is an unsigned integer represented by bits 12:8. Default value is 01110b, indicating energy unit is in 61 microJoules.	
15:13	Reserved.	
19:16	Time Unit	
	Time related information (in seconds) is in unit of 1S/2 ^{TU} ; where TU is an unsigned integer represented by bits 19:16. Default value is 1010b, indicating power unit is in 0.977 millisecond.	
63:20	Reserved.	
Register Address: 60AH, 1546	MSR_PKGC3_IRTL	
Package C3 Interrupt Response Limit (R/ Note: C-state values are processor specif ACPI C-States.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C3 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60BH, 1547	MSR_PKGC_IRTL1	
Package C6/C7S Interrupt Response Lim	it 1 (R/W)	Package
This MSR defines the interrupt response C7S state.	time limit used by the processor to manage a transition to a package C6 or	
Note: C-state values are processor specif ACPI C-states.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 or C7S state.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60CH, 1548	MSR_PKGC_IRTL2	
state.	R/W) time limit used by the processor to manage a transition to a package C7 fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C7 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60DH, 1549	MSR_PKG_C2_RESIDENCY	
Note: C-state values are processor specif ACPI C-states.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C2 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C2 states. Count at the same frequency as the TSC.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W) See Section 16.10.3, "Package RAPL Dor	nain."	Package
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O)		Package
See Section 16.10.3, "Package RAPL Dor	nain."	
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	
PKG Perf Status (R/O)		Package
See Section 16.10.3, "Package RAPL Dor	nain."	_
Register Address: 614H, 1556	MSR_PKG_POWER_INFO	
PKG RAPL Parameters (R/W)		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:0	Thermal Spec Power (R/W)	
	See Section 16.10.3, "Package RAPL Domain."	
15	Reserved.	
30:16	Minimum Power (R/W)	
	See Section 16.10.3, "Package RAPL Domain."	
31	Reserved.	
46:32	Maximum Power (R/W)	
	See Section 16.10.3, "Package RAPL Domain."	
47	Reserved.	
54:48	Maximum Time Window (R/W)	
	Specified by 2^Y * (1.0 + Z/4.0) * Time_Unit, where "Y" is the unsigned	
	integer value represented by bits 52:48, "Z" is an unsigned integer represented by bits 54:53. "Time_Unit" is specified by the "Time Units"	
	field of MSR_RAPL_POWER_UNIT.	
63:55	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	•
DRAM RAPL Power Limit Control (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma	in."	-
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R	/0)	Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 632H, 1586	MSR_PKG_C10_RESIDENCY	
Note: C-state values are processor speci ACPI C-states.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C10 Residency Counter (R/O)	
	Value since last reset that the entire SOC is in an SOi3 state. Count at the same frequency as the TSC.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Do	mains."	
Register Address: 641H, 1601	MSR_PP1_ENERGY_STATUS	
PP1 Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Do	mains."	
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
ConfigTDP Control (R/W)		Package
7:0	MAX_NON_TURBO_RATIO (RW/L)	
	System BIOS can program this field.	
30:8	Reserved.	
31	TURBO_ACTIVATION_RATIO_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: 64FH, 1615	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proces	sor Cores (R/W)	Package
(Frequency refers to processor core freq	uency.)	_
0	PROCHOT Status (R0)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
2	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
3	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
8:4	Reserved.	
9	Core Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to domain-level power limiting.	
10	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
11	Max Turbo Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to multi-core turbo limits.	
12	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
13	Turbo Transition Attenuation Status (R0)	
	When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.	
14	Maximum Efficiency Frequency Status (R0)	
	When set, frequency is reduced below the maximum efficiency frequency.	
15	Reserved.	

Register Address: Hex, Decimal	Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
18	Package-Level PL1 Power Limiting Log	
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
24:20	Reserved.	
25	Core Power Limiting Log	
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
26	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Electrical Design Point Log When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
25	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
30	Maximum Efficiency Frequency Log	
	When set, indicates that the Maximum Efficiency Frequency Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:31	Reserved.	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record O From IP (R/W) One of 32 pairs of last branch record regis pointers to the source instruction. See als	ters on the last branch record stack. The From_IP part of the stack contains :o:	Core
 Last Branch Record Stack TOS at 1C9- Section 19.6 and record format in Sect 		
0:47	From Linear Address (R/W)	
62:48	Signed extension of bits 47:0.	
63	Mispred	
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Соге
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Соге
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Core
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Соге
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W) See description of MSR_LASTBRANCH_0_	_ _FROM_IP.	Соге
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Соге
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W) See description of MSR_LASTBRANCH_0_	FROM_IP.	Core
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP	•
Last Branch Record 8 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_ Register Address: 689H, 1673	_FROM_IP. MSR_LASTBRANCH_9_FROM_IP	
Last Branch Record 9 From IP (R/W)		Соге
Last Branch Record 9 From IP (R/W) See description of MSR_LASTBRANCH_O_	_FROM_IP.	COLE
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP	-
Last Branch Record 10 From IP (R/W) See description of MSR_LASTBRANCH_0_	_FROM_IP.	Core
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Na	ame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 11 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP	
Last Branch Record 12 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP	
Last Branch Record 13 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 68EH, 1678	MSR_LASTBRANCH_14_FROM_IP	
Last Branch Record 14 From IP (R/W)	•	Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP	
Last Branch Record 15 From IP (R/W)	•	Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 690H, 1680	MSR_LASTBRANCH_16_FROM_IP	
Last Branch Record 16 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 691H, 1681	MSR_LASTBRANCH_17_FROM_IP	
Last Branch Record 17 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 692H, 1682	MSR_LASTBRANCH_18_FROM_IP	
Last Branch Record 18 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 693H, 1683	MSR_LASTBRANCH_19_FROM_IP	
Last Branch Record 19From IP (R/W)	•	Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 694H, 1684	MSR_LASTBRANCH_20_FROM_IP	
Last Branch Record 20 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 695H, 1685	MSR_LASTBRANCH_21_FROM_IP	
Last Branch Record 21 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 696H, 1686	MSR_LASTBRANCH_22_FROM_IP	
Last Branch Record 22 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 697H, 1687	MSR_LASTBRANCH_23_FROM_IP	
Last Branch Record 23 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 698H, 1688	MSR_LASTBRANCH_24_FROM_IP	

 Table 2-12.
 MSRs in Intel Atom[®] Processors Based on Goldmont Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 24 From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 699H, 1689	MSR_LASTBRANCH_25_FROM_IP	
Last Branch Record 25 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69AH, 1690	MSR_LASTBRANCH_26_FROM_IP	
Last Branch Record 26 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69BH, 1691	MSR_LASTBRANCH_27_FROM_IP	
Last Branch Record 27 From IP (R/W)	•	Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69CH, 1692	MSR_LASTBRANCH_28_FROM_IP	
Last Branch Record 28 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69DH, 1693	MSR_LASTBRANCH_29_FROM_IP	
Last Branch Record 29 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69EH, 1694	MSR_LASTBRANCH_30_FROM_IP	
Last Branch Record 30 From IP (R/W)	•	Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 69FH, 1695	MSR_LASTBRANCH_31_FROM_IP	
Last Branch Record 31 From IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_FROM_IP.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_TO_IP	
Last Branch Record O To IP (R/W)		Core
	sters on the last branch record stack. The To_IP part of the stack contains	
•	d elapsed cycles from last LBR update. See Section 19.6.	
0:47	Target Linear Address (R/W)	
63:48	Elapsed cycles from last update to the LBR.	
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP	
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Соге
C. J. J. J. J. CMCD. LACTDRAMET. C.	TO IR	
See description of MSR_LASTBRANCH_0_	_IU_IF.	

Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 4 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C	_T0_IP.	
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C	_T0_IP.	
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C	_T0_IP.	
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP	
Last Branch Record 8 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP	
Last Branch Record 9 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP	
Last Branch Record 10 To IP (R/W)		Core
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP	
Last Branch Record 11 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_TO_IP	
Last Branch Record 12 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP	
Last Branch Record 13 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP	
Last Branch Record 14 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_TO_IP	
Last Branch Record 15 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6D0H, 1744	MSR_LASTBRANCH_16_T0_IP	
Last Branch Record 16 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6D1H, 1745	MSR_LASTBRANCH_17_T0_IP	

 Table 2-12.
 MSRs in Intel Atom[®] Processors Based on Goldmont Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 17 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_T0_IP.	
Register Address: 6D2H, 1746	MSR_LASTBRANCH_18_TO_IP	
Last Branch Record 18 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D3H, 1747	MSR_LASTBRANCH_19_TO_IP	
Last Branch Record 19To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D4H, 1748	MSR_LASTBRANCH_20_TO_IP	
Last Branch Record 20 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D5H, 1749	MSR_LASTBRANCH_21_TO_IP	
Last Branch Record 21 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D6H, 1750	MSR_LASTBRANCH_22_TO_IP	
Last Branch Record 22 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D7H, 1751	MSR_LASTBRANCH_23_TO_IP	
Last Branch Record 23 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6D8H, 1752	MSR_LASTBRANCH_24_TO_IP	
Last Branch Record 24 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6D9H, 1753	MSR_LASTBRANCH_25_T0_IP	
Last Branch Record 25 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP.	
Register Address: 6DAH, 1754	MSR_LASTBRANCH_26_T0_IP	
Last Branch Record 26 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6DBH, 1755	MSR_LASTBRANCH_27_TO_IP	
Last Branch Record 27 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6DCH, 1756	MSR_LASTBRANCH_28_TO_IP	
Last Branch Record 28 To IP (R/W)		Core
See description of MSR_LASTBRANCH_0_		
Register Address: 6DDH, 1757	MSR_LASTBRANCH_29_TO_IP	
Last Branch Record 29 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_		
Register Address: 6DEH, 1758	MSR_LASTBRANCH_30_TO_IP	

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 30 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6DFH, 1759	MSR_LASTBRANCH_31_TO_IP	
Last Branch Record 31 To IP (R/W)		Соге
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 802H, 2050	IA32_X2APIC_APICID	
x2APIC ID register (R/O)		Core
Register Address: 803H, 2051	IA32_X2APIC_VERSION	
x2APIC Version register (R/O)		Соге
Register Address: 808H, 2056	IA32_X2APIC_TPR	
x2APIC Task Priority register (R/W)	•	Соге
Register Address: 80AH, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority register (R/O)	Core
Register Address: 80BH, 2059	IA32_X2APIC_EOI	
x2APIC EOI register (W/O)		Core
Register Address: 80DH, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination register (R/C)	Core
Register Address: 80FH, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Interrupt Vector regist	ter (R/W)	Core
Register Address: 810H, 2064	IA32_X2APIC_ISRO	
x2APIC In-Service register bits [31:0] (F	//0)	Core
Register Address: 811H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service register bits [63:32]	(R/O)	Core
Register Address: 812H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service register bits [95:64]	(R/O)	Core
Register Address: 813H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service register bits [127:96]] (R/O)	Core
Register Address: 814H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service register bits [159:12	8] (R/O)	Соге
Register Address: 815H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service register bits [191:16		Core
Register Address: 816H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service register bits [223:19	2] (R/O)	Core
Register Address: 817H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service register bits [255:22	4] (R/O)	Core
Register Address: 818H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode register bits [31:0)] (R/O)	Соге
Register Address: 819H, 2073	IA32_X2APIC_TMR1	

 Table 2-12.
 MSRs in Intel Atom[®] Processors Based on Goldmont Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
x2APIC Trigger Mode register bits [63:3	2] (R/O)	Соге
Register Address: 81AH, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode register bits [95:6	4] (R/O)	Соге
Register Address: 81BH, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode register bits [127:	96] (R/O)	Core
Register Address: 81CH, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode register bits [159:	128] (R/O)	Соге
Register Address: 81DH, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode register bits [191:	160] (R/O)	Core
Register Address: 81EH, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode register bits [223:	192] (R/O)	Соге
Register Address: 81FH, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode register bits [255:	224] (R/O)	Core
Register Address: 820H, 2080	IA32_X2APIC_IRR0	
x2APIC Interrupt Request register bits [31:0] (R/O)	Core
Register Address: 821H, 2081	IA32_X2APIC_IRR1	
x2APIC Interrupt Request register bits [63:32] (R/O)	Соге
Register Address: 822H, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Request register bits [95:64] (R/O)	Core
Register Address: 823H, 2083	IA32_X2APIC_IRR3	
x2APIC Interrupt Request register bits [127:96] (R/O)	Соге
Register Address: 824H, 2084	IA32_X2APIC_IRR4	
x2APIC Interrupt Request register bits [159:128] (R/O)	Соге
Register Address: 825H, 2085	IA32_X2APIC_IRR5	
x2APIC Interrupt Request register bits [191:160] (R/O)	Core
Register Address: 826H, 2086	IA32_X2APIC_IRR6	
x2APIC Interrupt Request register bits [223:192] (R/O)	Соге
Register Address: 827H, 2087	IA32_X2APIC_IRR7	
x2APIC Interrupt Request register bits [255:224] (R/O)	Соге
Register Address: 828H, 2088	IA32_X2APIC_ESR	
x2APIC Error Status register (R/W)		Соге
Register Address: 82FH, 2095	IA32_X2APIC_LVT_CMCI	
x2APIC LVT Corrected Machine Check In	terrupt register (R/W)	Соге
Register Address: 830H, 2096	IA32_X2APIC_ICR	
x2APIC Interrupt Command register (R/	N)	Соге
Register Address: 832H, 2098	IA32_X2APIC_LVT_TIMER	
x2APIC LVT Timer Interrupt register (R/	W)	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 833H, 2099	IA32_X2APIC_LVT_THERMAL	
x2APIC LVT Thermal Sensor Interrupt r	egister (R/W)	Соге
Register Address: 834H, 2100	IA32_X2APIC_LVT_PMI	
x2APIC LVT Performance Monitor regis	ter (R/W)	Соге
Register Address: 835H, 2101	IA32_X2APIC_LVT_LINT0	
x2APIC LVT LINTO register (R/W)		Core
Register Address: 836H, 2102	IA32_X2APIC_LVT_LINT1	
x2APIC LVT LINT1 register (R/W)		Core
Register Address: 837H, 2103	IA32_X2APIC_LVT_ERROR	
x2APIC LVT Error register (R/W)		Соге
Register Address: 838H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count register (R/W)		Core
Register Address: 839H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count register (R/O)		Core
Register Address: 83EH, 2110	IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration register (R	/w)	Соге
Register Address: 83FH, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI register (W/O)		Соге
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)		Соге
31:0	Reserved.	
33:32	CLOS (R/W)	
63: 34	Reserved.	
Register Address: D10H, 3344	IA32_L2_QOS_MASK_0	
L2 Class Of Service Mask - CLOS 0 (R/W)	Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	IAX[15:0] >=0.	
0:7	CBM: Bit vector of available L2 ways for CLOS 0 enforcement.	
63:8	Reserved.	
Register Address: D11H, 3345	IA32_L2_Q0S_MASK_1	
L2 Class Of Service Mask - CLOS 1 (R/W		Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	IAX[15:0] >=1.	
0:7	CBM: Bit vector of available L2 ways for CLOS 0 enforcement.	
63:8	Reserved.	
Register Address: D12H, 3346	IA32_L2_QOS_MASK_2	
L2 Class Of Service Mask - CLOS 2 (R/W		Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_M		
0:7	CBM: Bit vector of available L2 ways for CLOS 0 enforcement.	
63:8	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D13H, 3347	IA32_L2_QOS_MASK_3	
L2 Class Of Service Mask - CLOS 3 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX	K[15:0] >=3.	
0:19	CBM: Bit vector of available L2 ways for CLOS 3 enforcement.	
63:20	Reserved.	
Register Address: D90H, 3472	IA32_BNDCFGS	
See Table 2-2.		Core
Register Address: DA0H, 3488	IA32_XSS	
See Table 2-2.		Core
See Table 2-6, and Table 2-12 for MSR definitions applicable to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_5CH.		

2.6 MSRS IN INTEL ATOM[®] PROCESSORS BASED ON GOLDMONT PLUS MICROARCHITECTURE

Intel Atom processors based on the Goldmont Plus microarchitecture support MSRs listed in Table 2-6, Table 2-12, and Table 2-13. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_7AH; see Table 2-1. For an MSR listed in Table 2-13 that also appears in the model-specific tables of prior generations, Table 2-13 supersedes prior generation tables.

In the Goldmont Plus microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Goldmont Plus microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor (R/	N)	Соге
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX inside SMX operation (R/WL)	
2	Enable VMX outside SMX operation (R/WL)	
14:8	SENTER local functions enables (R/WL)	
15	SENTER global functions enable (R/WL)	
17	SGX Launch Control Enable (R/WL)	
	This bit must be set to enable runtime reconfiguration of SGX Launch Control via IA32_SGXLEPUBKEYHASHn MSR.	
	Valid if CPUID.(EAX=07H, ECX=0H): ECX[30] = 1.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
18	SGX global functions enable (R/WL)	
63:19	Reserved.	
Register Address: 8CH, 140	IA32_SGXLEPUBKEYHASHO	
See Table 2-2.		Core
Register Address: 8DH, 141	IA32_SGXLEPUBKEYHASH1	
See Table 2-2.		Core
Register Address: 8EH, 142	IA32_SGXLEPUBKEYHASH2	
See Table 2-2.		Core
Register Address: 8FH, 143	IA32_SGXLEPUBKEYHASH3	
See Table 2-2.		Core
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
(R/W) See Table 2-2. See Section 21.6.2.	4, "Processor Event Based Sampling (PEBS)."	Соге
0	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC0.	
1	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC1.	
2	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC2.	
3	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMC3.	
31:4	Reserved.	
32	Enable PEBS trigger and recording for IA32_FIXED_CTR0.	
33	Enable PEBS trigger and recording for IA32_FIXED_CTR1.	
34	Enable PEBS trigger and recording for IA32_FIXED_CTR2.	
63:35	Reserved.	
Register Address: 570H, 1392	IA32_RTIT_CTL	
Trace Control Register (R/W)		Core
0	TraceEn	
1	CYCEn	
2	OS	
3	User	
4	PwrEvtEn	
5	FUPonPTW	
6	FabricEn	
7	CR3Filter	
8	ToPA Writing 0 will #GP if also setting TraceEn.	
9	MTCEn	
10	TSCEn	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
11	DisRETC	
12	PTWEn	
13	BranchEn	
17:14	MTCFreq	
18	Reserved, must be zero.	
22:19	CycThresh	
23	Reserved, must be zero.	
27:24	PSBFreq	
31:28	Reserved, must be zero.	
35:32	ADDR0_CFG	
39:36	ADDR1_CFG	
63:40	Reserved, must be zero.	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	1
pointers to the source instruction. See alsLast Branch Record Stack TOS at 1C9H		Core
Register Address: 681H–69FH, 1665– 1695	MSR_LASTBRANCH_i_FROM_IP	
Last Branch Record <i>i</i> From IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_FROM_IP; <i>i</i> = 1-31.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record 0 To IP (R/W)		Core
pointers to the Destination instruction. Se	first entry of the 32-entry LBR stack. The To_IP part of the stack contains ee also: nterrupt, and Exception Recording for Processors based on Goldmont Plus	
Microarchitecture."		
Register Address: 6C1H—6DFH, 1729— 1759	MSR_LASTBRANCH_i_TO_IP	
Last Branch Record <i>i</i> To IP (R/W)		Соге
See description of MSR_LASTBRANCH_0_	_TO_IP; <i>i</i> = 1-31.	
Register Address: DCOH, 3520	MSR_LASTBRANCH_INFO_0	
Last Branch Record O Additional Informat One of the three MSRs that make up the f elapsed cycle information. See also: Last Branch Record Stack TOS at 1C9H Section 19.9.1, "LBR Stack."	irst entry of the 32-entry LBR stack. This part of the stack contains flag and	Core
Register Address: DC1H, 3521	MSR_LASTBRANCH_INFO_1	
Last Branch Record 1 Additional Informat See description of MSR_LASTBRANCH_IN	ion (R/W)	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)			
Register Information / Bit Fields	Bit Description	Scope		
Register Address: DC2H, 3522	MSR_LASTBRANCH_INFO_2			
Last Branch Record 2 Additional Informat	on (R/W)	Соге		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DC3H, 3523	MSR_LASTBRANCH_INFO_3			
Last Branch Record 3 Additional Informat	on (R/W)	Соге		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DC4H, 3524	MSR_LASTBRANCH_INFO_4			
Last Branch Record 4 Additional Informat See description of MSR_LASTBRANCH_IN		Core		
Register Address: DC5H, 3525	MSR_LASTBRANCH_INFO_5			
Last Branch Record 5 Additional Informat		Соге		
See description of MSR_LASTBRANCH_IN		Core		
Register Address: DC6H, 3526	MSR_LASTBRANCH_INFO_6			
Last Branch Record 6 Additional Informat		Core		
See description of MSR_LASTBRANCH_IN				
Register Address: DC7H, 3527	MSR_LASTBRANCH_INFO_7			
Last Branch Record 7 Additional Informat	on (R/W)	Соге		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DC8H, 3528	MSR_LASTBRANCH_INFO_8			
Last Branch Record 8 Additional Informat	on (R/W)	Соге		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DC9H, 3529	MSR_LASTBRANCH_INFO_9			
Last Branch Record 9 Additional Informat	on (R/W)	Core		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DCAH, 3530	MSR_LASTBRANCH_INFO_10			
Last Branch Record 10 Additional Informa	tion (R/W)	Core		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DCBH, 3531	MSR_LASTBRANCH_INFO_11			
Last Branch Record 11 Additional Informa		Соге		
See description of MSR_LASTBRANCH_IN	F0_0.			
Register Address: DCCH, 3532	MSR_LASTBRANCH_INFO_12			
Last Branch Record 12 Additional Informa		Соге		
See description of MSR_LASTBRANCH_IN				
Register Address: DCDH, 3533	MSR_LASTBRANCH_INFO_13	Core		
	Last Branch Record 13 Additional Information (R/W)			
See description of MSR_LASTBRANCH_INFO_0.				
Register Address: DCEH, 3534	MSR_LASTBRANCH_INFO_14			
Last Branch Record 14 Additional Informa		Core		
See description of MSR_LASTBRANCH_INFO_0.				

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope	
Register Address: DCFH, 3535	MSR_LASTBRANCH_INFO_15		
Last Branch Record 15 Additional Information (R/W) Core			
See description of MSR_LASTBRANCH_IN	See description of MSR_LASTBRANCH_INFO_0.		
Register Address: DD0H, 3536	MSR_LASTBRANCH_INFO_16		
Last Branch Record 16 Additional Informa	ition (R/W)	Соге	
See description of MSR_LASTBRANCH_IN	F0_0.		
Register Address: DD1H, 3537	MSR_LASTBRANCH_INFO_17		
Last Branch Record 17 Additional Informa	tion (R/W)	Соге	
See description of MSR_LASTBRANCH_IN	F0_0.		
Register Address: DD2H, 3538	MSR_LASTBRANCH_INFO_18		
Last Branch Record 18 Additional Informa	tion (R/W)	Соге	
See description of MSR_LASTBRANCH_IN	F0_0.		
Register Address: DD3H, 3539	MSR_LASTBRANCH_INFO_19		
Last Branch Record 19 Additional Informa	tion (R/W)	Соге	
See description of MSR_LASTBRANCH_IN	F0_0.		
Register Address: DD4H, 3520	MSR_LASTBRANCH_INFO_20		
Last Branch Record 20 Additional Informa	tion (R/W)	Core	
See description of MSR_LASTBRANCH_IN	F0_0.		
Register Address: DD5H, 3521	MSR_LASTBRANCH_INFO_21		
Last Branch Record 21 Additional Informa	tion (R/W)	Соге	
See description of MSR_LASTBRANCH_IN	F0_0.		
Register Address: DD6H, 3522	MSR_LASTBRANCH_INFO_22		
Last Branch Record 22 Additional Informa		Соге	
See description of MSR_LASTBRANCH_IN			
Register Address: DD7H, 3523	MSR_LASTBRANCH_INFO_23		
Last Branch Record 23 Additional Informa		Соге	
See description of MSR_LASTBRANCH_IN			
Register Address: DD8H, 3524	MSR_LASTBRANCH_INFO_24		
Last Branch Record 24 Additional Informa		Core	
See description of MSR_LASTBRANCH_IN			
Register Address: DD9H, 3525	MSR_LASTBRANCH_INFO_25		
Last Branch Record 25 Additional Informa		Соге	
See description of MSR_LASTBRANCH_IN			
Register Address: DDAH, 3526	MSR_LASTBRANCH_INFO_26		
	Last Branch Record 26 Additional Information (R/W) Core		
See description of MSR_LASTBRANCH_IN			
Register Address: DDBH, 3527	MSR_LASTBRANCH_INFO_27		
Last Branch Record 27 Additional Informa		Соге	
See description of MSR_LASTBRANCH_IN	FU_U.		

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope Register Address: DDCH, 3528 MSR LASTBRANCH INFO 28 Last Branch Record 28 Additional Information (R/W) Соге See description of MSR LASTBRANCH INFO 0. Register Address: DDDH, 3529 MSR LASTBRANCH INFO 29 Last Branch Record 29 Additional Information (R/W) Соге See description of MSR_LASTBRANCH_INFO_0. Register Address: DDEH, 3530 MSR LASTBRANCH INFO 30 Last Branch Record 30 Additional Information (R/W) Соге See description of MSR_LASTBRANCH_INFO_0 MSR LASTBRANCH INFO 31 Register Address: DDFH, 3531 Last Branch Record 31 Additional Information (R/W) Соге See description of MSR LASTBRANCH INFO 0. See Table 2-6, Table 2-12, and Table 2-13 for MSR definitions applicable to processors with a CPUID Signature DisplayFamily DisplayModel value of 06 7AH.

Table 2-13. MSRs in Intel Atom[®] Processors Based on Goldmont Plus Microarchitecture (Contd.)

2.7 MSRS IN INTEL ATOM[®] PROCESSORS BASED ON TREMONT MICROARCHITECTURE

Processors based on the Tremont microarchitecture support MSRs listed in Table 2-6, Table 2-12, Table 2-13, and Table 2-14. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_86H, 06_96H, or 06_9CH; see Table 2-1. For an MSR listed in Table 2-14 that also appears in the model-specific tables of prior generations, Table 2-14 supersedes prior generation tables.

In the Tremont microarchitecture, the scope column indicates the following: "Core" means each processor core has a separate MSR, or a bit field not shared with another processor core. "Module" means the MSR or the bit field is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset is model specific and may differ between different processors. For all processors based on Tremont microarchitecture, the L2 cache is also shared between cores in a module and thus CPUID leaf 04H enumeration can be used to figure out which processors are in the same module. "Package" means all processor cores in the physical package share the same MSR or bit interface.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
28:0	Reserved.	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 10.1.2.3, "Features to Disable Bus Locks."	
30	Reserved.	
31	Reserved.	
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
IA32 Core Capabilities Register If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.	·	Соге
4:0	Reserved.	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL (MSR address 33H).	
63:6	Reserved.	
Register Address: 2A0H, 672	MSR_PRMRR_BASE_0	
Processor Reserved Memory Range Regis	ster - Physical Base Control Register (R/W)	Соге
2:0	MEMTYPE: PRMRR BASE Memory Type.	
3	CONFIGURED: PRMRR BASE Configured.	
11:4	Reserved.	
51:12	BASE: PRMRR Base Address.	
63:52	Reserved.	
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
(R/W) See Table 2-2. See Section 21.6.2.4	l, "Processor Event Based Sampling (PEBS)."	Соге
<i>n</i> :0	Enable PEBS trigger and recording for the programmed event (precise or otherwise) on IA32_PMCx. The maximum value n can be determined from CPUID.0AH:EAX[15:8].	
31:n+1	Reserved.	
32+ <i>m</i> :32	Enable PEBS trigger and recording for IA32_FIXED_CTRx. The maximum value m can be determined from CPUID.0AH:EDX[4:0].	
59:33+m	Reserved.	
60	Pend a PerfMon Interrupt (PMI) after each PEBS event.	
62:61	Specifies PEBS output destination. Encodings: 00B: DS Save Area. 01B: Intel PT trace output. Supported if IA32_PERF_CAPABILITIES.PEBS_OUTPUT_PT_AVAIL[16] and CPUID.07H.0.EBX[25] are set. 10B: Reserved. 11B: Reserved.	
63	Reserved.	
Register Address: 1309H—130BH, 4873—4875	MSR_RELOAD_FIXED_CTRx	
Reload value for IA32_FIXED_CTRx (R/W)		
47:0	Value loaded into IA32_FIXED_CTRx when a PEBS record is generated while PEBS_EN_FIXEDx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and FIXED_CTRx is overflowed.	
63:48	Reserved.	
Register Address: 14C1H—14C4H, 5313—5316	MSR_RELOAD_PMCx	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Reload value for IA32_PMCx (R/W)		Соге
47:0	Value loaded into IA32_PMCx when a PEBS record is generated while PEBS_EN_PMCx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and PMCx is overflowed.	
63:48	Reserved.	
See Table 2-6, Table 2-12, Table 2-13, a DisplayFamily_DisplayModel value of 06	nd Table 2-14 for MSR definitions applicable to processors with a CPUID Sig _86H.	nature

Table 2-14. MSRs in Intel Atom[®] Processors Based on Tremont Microarchitecture (Contd.)

2.8 MSRS IN PROCESSORS BASED ON NEHALEM MICROARCHITECTURE

Table 2-15 lists model-specific registers (MSRs) that are common for Nehalem microarchitecture. These include the Intel Core i7 and i5 processor family. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, 06_1FH, or 06_2EH; see Table 2-1. Additional MSRs specific to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH are listed in Table 2-16. Some MSRs listed in these tables are used by BIOS. More information about these MSR can be found at http://biosbits.org.

The column "Scope" represents the package/core/thread scope of individual bit field of an MSR. "Thread" means this bit field must be programmed on each logical processor independently. "Core" means the bit field must be programmed on each processor core independently, logical processors in the same core will be affected by change of this bit on the other logical processor in the same core. "Package" means the bit field must be programmed once for each physical package. Change of a bit field with a package scope will affect all logical processors in that physical package.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: OH, O	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "Monitor/Mwait Add	Iress Range Determination," and Table 2-2.	Thread
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Counter	," and Table 2-2.	Thread
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Package
Register Address: 17H, 23	MSR_PLATFORM_ID	
Model Specific Platform ID (R)		Package
49:0	Reserved.	
52:50	See Table 2-2.	
63:53	Reserved.	
Register Address: 1BH, 27	IA32_APIC_BASE	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 12.4.4, "Local APIC Status a	nd Location," and Table 2-2.	Thread
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Thread
31:0	SMI Count (R/O)	
	Running count of SMI events since last RESET.	
63:32	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor (R	/w)	Thread
See Table 2-2.		
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Соге
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Thread
See Table 2-2.		
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register	·	Thread
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C3H, 195	IA32_PMC2	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C4H, 196	IA32_PMC3	
Performance Counter Register	•	Thread
See Table 2-2.		
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information	•	Package
Contains power management and other	model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. The invariant TSC frequency can be computed by multiplying this ratio by 133.33 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	
29	Programmable TDC-TDP Limit for Turbo Mode (R/O) When set to 1, indicates that TDC and TDP Limits for Turbo mode are programmable. When set to 0, indicates TDC and TDP Limits for Turbo mode are not programmable.	Package
39:30	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 133.33MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W) Note: C-state values are processor speci ACPI C-States. See http://biosbits.org.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Core
2:0 9:3 10	Package C-State Limit (R/W)Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.The following C-state code name encodings are supported:000b: C0 (no package C-sate support)001b: C1 (Behavior is the same as 000b)010b: C3011b: C6100b: C7101b and 110b: Reserved111: No package C-state limit.Note: This field cannot be used to limit package C-state to C3.Reserved.I/O MWAIT Redirection Enable (R/W)	
10	I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO) When set, locks bits 15:0 of this register until next reset.	
23:16	Reserved.	
24	Interrupt filtering enable (R/W) When set, processor cores in a deep C-State will wake only when the event message is destined for that core. When 0, all processor cores in a deep C- State will wake for an event message.	
25	C3 state auto demotion enable (R/W) When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
26	C1 state auto demotion enable (R/W)	
	When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Redirection in C- See http://biosbits.org.	state (R/W)	Соге
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-state Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	000b - C3 is the max C-State to include.	
	001b - C6 is the max C-State to include.	
	010b - C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: E7H, 231	IA32_MPERF	1
Maximum Performance Frequency Clock See Table 2-2.	Count (R/W)	Thread
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Co See Table 2-2.	unt (R/W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	
See Table 2-2.		Thread
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Thread
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.	·	Thread
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.		Thread
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status	•	Thread
0	RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted.	
1	EIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Thread
7:0	Event Select	
15:8	UMask	
16	USR	
17	OS	
18	Edge	
19	PC	
20	INT	
21	AnyThread	
22	EN	
23	INV	
31:24	CMASK	
63:32	Reserved.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.	1	Thread
Register Address: 188H, 392	IA32_PERFEVTSEL2	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Thread
Register Address: 189H, 393	IA32_PERFEVTSEL3	
See Table 2-2.		Thread
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.		Соге
15:0	Current Performance State Value.	

Register Address: Hex, Decimal Register Name (Former Register Name)		ie)
Register Information / Bit Fields	Bit Description	Scope
63:16	Reserved.	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Thread
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
IA32_CLOCK_MODULATION MSR was o	riginally named IA32_THERM_CONTROL MSR.	
0	Reserved.	
3:1	On demand Clock Modulation Duty Cycle (R/W)	
4	On demand Clock Modulation Enable (R/W)	
63:5	Reserved.	
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)	·	Соге
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Соге
See Table 2-2.		
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/W)		
Allows a variety of processor functions	to be enabled and disabled.	
0	Fast-Strings Enable	Thread
	See Table 2-2.	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Thread
	See Table 2-2. Default value is 1.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Thread
	See Table 2-2.	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	Thread
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Thread
15.10	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Package
10	See Table 2-2.	T L
18	ENABLE MONITOR FSM. (R/W) See Table 2-2.	Thread
21:19	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
22	Limit CPUID Maxval (R/W) See Table 2-2.	Thread
23	xTPR Message Disable (R/W) See Table 2-2.	Thread
22:24	Reserved.	
33:24		Thread
34	XD Bit Disable (R/W) See Table 2-3.	meau
37:35	Reserved.	
38	 Turbo Mode Disable (R/W) When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0). When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled. 	Package
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Thread
15:0	Reserved.	
23:16	Temperature Target (R) The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
63:24	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W) If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	Core
1	L2 Adjacent Cache Line Prefetcher Disable (R/W) If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	Core
2	DCU Hardware Prefetcher Disable (R/W) If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	Соге
3	DCU IP Prefetcher Disable (R/W) If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	Core
63:4	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	

Register Address: Hex, Decimal	ddress: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Offcore Response Event Select Register	(R/W)	Thread
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management Contr	ol	
Various model specific features enumera	tion. See http://biosbits.org.	
0	EIST Hardware Coordination Disable (R/W)	Package
	When 0, enables hardware coordination of Enhanced Intel Speedstep Technology request from processor cores. When 1, disables hardware coordination of Enhanced Intel Speedstep Technology requests.	
1	Energy/Performance Bias Enable (R/W)	Thread
	This bit makes the IA32_ENERGY_PERF_BIAS register (MSR 1B0h) visible to software with Ring 0 privileges. This bit's status (1 or 0) is also reflected by CPUID.(EAX=06h):ECX[3].	
63:2	Reserved.	
Register Address: 1ACH, 428	MSR_TURBO_POWER_CURRENT_LIMIT	
See http://biosbits.org.		
14:0	TDP Limit (R/W)	Package
	TDP limit in 1/8 Watt granularity.	
15	TDP Limit Override Enable (R/W)	Package
	A value = 0 indicates override is not active; a value = 1 indicates override is active.	
30:16	TDC Limit (R/W)	Package
	TDC limit in 1/8 Amp granularity.	
31	TDC Limit Override Enable (R/W)	Package
	A value = 0 indicates override is not active; a value = 1 indicates override is active.	
63:32	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.		Package
7:0	Maximum Ratio Limit for 1C	Package
15.0	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.	Package
22:16		Dackage
23:16	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.	Package
31:24	Maximum Ratio Limit for 4C	Package
- · · · ·	Maximum turbo ratio limit of 4 core active.	, octoge
63:32	Reserved.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	1

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record Filtering Select Regi	ster (R/W)	Соге
See Section 19.9.2, "Filtering of Last Bra	inch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	•
See MSR_LASTBRANCH_O_FROM_IP (at	•	Thread
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W) See Table 2-2.		Thread
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record From Linear IP (R Contains a pointer to the last branch ins generated or the last interrupt that was	ruction that the processor executed prior to the last exception that was	Thread
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record To Linear IP (R) This area contains a pointer to the targe exception that was generated or the las Register Address: 1F2H, 498	t of the last branch instruction that the processor executed prior to the last t interrupt that was handled. IA32_SMRR_PHYSBASE	Thread
•		Соге
See Table 2-2. Register Address: 1F3H, 499	IA32_SMRR_PHYSMASK	
See Table 2-2.	ועסל־סווועל_בודסווועסע	Core
		Core
Register Address: 1FCH, 508	MSR_POWER_CTL	Core
Power Control Register See http://biosbits.org.		Соге
0	Reserved.	
1	C1E Enable (R/W)	Package
•	When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	ו מנאמעפ
63:2	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Thread
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Thread
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	
See Table 2-2.		Thread
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.		Thread
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Thread
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.	-	Thread
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.	-	Thread
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	
See Table 2-2.		Thread
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.		Thread
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.		Thread
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Thread
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.		Thread
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.		Thread
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Thread
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Thread
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Thread
Register Address: 210H, 528	IA32_MTRR_PHYSBASE8	
See Table 2-2.		Thread
Register Address: 211H, 529	IA32_MTRR_PHYSMASK8	
See Table 2-2.		Thread
Register Address: 212H, 530	IA32_MTRR_PHYSBASE9	

Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Thread
Register Address: 213H, 531	IA32_MTRR_PHYSMASK9	
See Table 2-2.		Thread
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.	·	Thread
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.	•	Thread
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.	-	Thread
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.	•	Thread
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.	·	Thread
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Thread
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Thread
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	+	Thread
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Thread
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Thread
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	·
See Table 2-2.	-	Thread
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Thread
Register Address: 280H, 640	IA32_MCO_CTL2	·
See Table 2-2.		Package
Register Address: 281H, 641	IA32_MC1_CTL2	•
See Table 2-2.		Package
Register Address: 282H, 642	IA32_MC2_CTL2	
See Table 2-2.		Соге
Register Address: 283H, 643	IA32_MC3_CTL2	•
See Table 2-2.		Core
Register Address: 284H, 644	IA32_MC4_CTL2	
See Table 2-2.	+	Core

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 285H, 645	IA32_MC5_CTL2	·
See Table 2-2.		Соге
Register Address: 286H, 646	IA32_MC6_CTL2	•
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W) See Table 2-2.		Thread
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter R See Table 2-2.	legister 0 (R/W)	Thread
Register Address: 30AH, 778	IA32_FIXED_CTR1	•
Fixed-Function Performance Counter R See Table 2-2.	egister 1 (R/W)	Thread
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter R See Table 2-2.	egister 2 (R/W)	Thread
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 19.4.1, "IA3	2_DEBUGCTL MSR."	Thread
5:0	LBR Format	
	See Table 2-2.	
6	PEBS Record Format	
7	PEBSSaveArchRegs	
	See Table 2-2.	
11:8	PEBS_REC_FORMAT	
	See Table 2-2.	
12	SMM_FREEZE See Table 2-2.	
63:13	Reserved.	
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Register See Table 2-2.		Thread
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2. See Section 21.6.2.2, "G	lobal Counter Control Facilities."	Thread
Register Address: 38EH, 910	MSR_PERF_GLOBAL_STATUS	
Provides single-bit status used by soft	ware to query the overflow condition of each performance counter. (R/O)	Thread

Register Address: Hex, Decimal	x, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
61	UNC_Ovf	
	Uncore overflowed if 1.	
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2. See Section 21.6.2.2, "Gl	obal Counter Control Facilities."	Thread
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
	obal Counter Control Facilities." Allows software to clear counter overflow function PMCs (IA32_FIXED_CTRx) or general-purpose PMCs via a single	Thread
Register Address: 390H, 912	MSR_PERF_GLOBAL_OVF_CTRL	
(R/W)		Thread
61	CLR_UNC_Ovf	
	Set 1 to clear UNC_Ovf.	
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Section 21.3.1.1.1, "Processor Even	t Based Sampling (PEBS)."	Thread
0	Enable PEBS on IA32_PMC0 (R/W)	
1	Enable PEBS on IA32_PMC1 (R/W)	
2	Enable PEBS on IA32_PMC2 (R/W)	
3	Enable PEBS on IA32_PMC3 (R/W)	
31:4	Reserved.	
32	Enable Load Latency on IA32_PMC0 (R/W)	
33	Enable Load Latency on IA32_PMC1 (R/W)	
34	Enable Load Latency on IA32_PMC2 (R/W)	
35	Enable Load Latency on IA32_PMC3 (R/W)	
63:36	Reserved.	
Register Address: 3F6H, 1014	MSR_PEBS_LD_LAT	
See Section 21.3.1.1.2, "Load Latency P	erformance Monitoring Facility."	Thread
15:0	Minimum threshold latency value of tagged load operation that will be counted. (R/W)	
63:36	Reserved.	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C3 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:0	Package C6 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C7 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C3 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
53:0	CORE C6 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS."	Package
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
The IA32_MC0_ADDR register is either IA32_MC0_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
	, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 403H, 1027	IA32_MC0_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 404H, 1028	IA32_MC1_CTL	1
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 405H, 1029	IA32_MC1_STATUS	1
See Section 17.3.2.2, "IA32_MCi_STATU		Package
Register Address: 406H, 1030	IA32_MC1_ADDR	1
See Section 17.3.2.3, "IA32_MCi_ADDR		Package
IA32_MC1_STATUS register is clear.	not implemented or contains no address if the ADDRV flag in the	
When not implemented in the processor	, all reads and writes to this MSR will cause a general-protection exception.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope Register Address: 407H, 1031 IA32 MC1 MISC See Section 17.3.2.4, "IA32_MCi_MISC MSRs." Package Register Address: 408H, 1032 IA32_MC2_CTL Соге See Section 17.3.2.1, "IA32 MCi CTL MSRs." Register Address: 409H, 1033 IA32 MC2 STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Соге IA32 MC2 ADDR Register Address: 40AH, 1034 See Section 17.3.2.3, "IA32 MCi ADDR MSRs." Соге The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 40BH, 1035 IA32 MC2 MISC See Section 17.3.2.4, "IA32 MCi MISC MSRs." Соге Register Address: 40CH, 1036 IA32 MC3 CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Соге Register Address: 40DH, 1037 IA32 MC3 STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Соге IA32_MC3_ADDR Register Address: 40EH, 1038 See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Соге The MSR_MC4_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 40FH, 1039 IA32 MC3 MISC Соге See Section 17.3.2.4, "IA32_MCi_MISC MSRs." Register Address: 410H, 1040 IA32_MC4_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Соге Register Address: 411H, 1041 IA32 MC4 STATUS See Section 17.3.2.2, "IA32 MCi STATUS MSRS." Соге Register Address: 412H, 1042 IA32_MC4_ADDR See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Соге The MSR MC3 ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR MC3 STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception. Register Address: 413H, 1043 IA32_MC4 MISC See Section 17.3.2.4, "IA32_MCi_MISC MSRs." Соге Register Address: 414H, 1044 IA32_MC5_CTL See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Соге Register Address: 415H, 1045 IA32 MC5 STATUS See Section 17.3.2.2, "IA32_MCi_STATUS MSRS." Соге

Register Address: Hex, Decimal	s in Processors Based on Nehalem Microarchitecture (Register Name (Former Register Na	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 416H, 1046	IA32_MC5_ADDR	·
See Section 17.3.2.3, "IA32_MCi_ADDR N	ISRs."	Core
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	SRs."	Core
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS," and Chapter 18.	Package
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR N	iSRs."	Package
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	SRs."	Package
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS," and Chapter 18.	Package
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR N	ISRs."	Package
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	SRs."	Package
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS," and Chapter 18.	Package
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR N	1SRs."	Package
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	SRs."	Package
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Capabil		Thread
See Table 2-2 and Appendix A.1, "Basic V	/MX Information."	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	1
Capability Reporting Register of Pin-base		Thread
See Table 2-2 and Appendix A.3, "VM-Ex		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
	Processor-Based VM-Execution Controls (R/O)	Thread
See Appendix A.3, "VM-Execution Contro		
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Capability Reporting Register of VM-Ex	it Controls (R/O)	Thread
See Table 2-2 and Appendix A.4, "VM-E	xit Controls."	
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-En	try Controls (R/O)	Thread
See Table 2-2 and Appendix A.5, "VM-E	ntry Controls."	
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous VN	IX Capabilities (R/O)	Thread
See Table 2-2 and Appendix A.6, "Misce	Ilaneous Data."	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CRO Bi	ts Fixed to 0 (R/O)	Thread
See Table 2-2 and Appendix A.7, "VMX-	Fixed Bits in CRO."	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRO Bi	ts Fixed to 1 (R/O)	Thread
See Table 2-2 and Appendix A.7, "VMX-	Fixed Bits in CRO."	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 Bi	ts Fixed to 0 (R/O)	Thread
See Table 2-2 and Appendix A.8, "VMX-	Fixed Bits in CR4."	
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 Bi	ts Fixed to 1 (R/O)	Thread
See Table 2-2 and Appendix A.8, "VMX-	Fixed Bits in CR4."	
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMCS	Field Enumeration (R/O)	Thread
See Table 2-2 and Appendix A.9, "VMCS	S Enumeration."	
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
Capability Reporting Register of Second	ary Processor-Based VM-Execution Controls (R/O)	Thread
See Appendix A.3, "VM-Execution Contr	rols."	
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W)		Thread
See Table 2-2 and Section 21.6.3.4, "De	bug Store (DS) Mechanism."	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record 0 From IP (R/W)		Thread
One of sixteen pairs of last branch reco contains pointers to the source instruct	rd registers on the last branch record stack. The From_IP part of the stack tion. See also:	
 Last Branch Record Stack TOS at 1C See Section 19.9.1 and record formation 		
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_	_0_FROM_IP.	
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 2 From IP (R/W)	•	Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP	
Last Branch Record 8 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP	
Last Branch Record 9 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP	
Last Branch Record 10 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP	
Last Branch Record 11 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP	
Last Branch Record 12 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP	
Last Branch Record 13 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP	
Register Address: 68EH, 1678	MSR_LASTBRANCH_14_FROM_IP	
Last Branch Record 14 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 15 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record 0 To IP (R/W)	·	Thread
One of sixteen pairs of last branch recor pointers to the destination instruction.	d registers on the last branch record stack. This part of the stack contains	
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP	
Last Branch Record 2 To IP (R/W)	•	Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C4H, 1732	MSR_LASTBRANCH_4_TO_IP	
ast Branch Record 4 To IP (R/W)	•	Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP	
Last Branch Record 8 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP	
Last Branch Record 9 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP	
Last Branch Record 10 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP	
Last Branch Record 11 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_TO_IP.	

Register Address: Hex, Decimal	Rs in Processors Based on Nehalem Microarchitecture (Contd.) Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_TO_IP	I
Last Branch Record 12 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP	·
Last Branch Record 13 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_TO_IP.	
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP	
Last Branch Record 14 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_T0_IP	
Last Branch Record 15 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 802H, 2050	IA32_X2APIC_APICID	
x2APIC ID Register (R/O)		Thread
Register Address: 803H, 2051	IA32_X2APIC_VERSION	
x2APIC Version Register (R/O)		Thread
Register Address: 808H, 2056	IA32_X2APIC_TPR	
x2APIC Task Priority Register (R/W)		Thread
Register Address: 80AH, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority Register (R/O)		Thread
Register Address: 80BH, 2059	IA32_X2APIC_EOI	
x2APIC EOI Register (W/O)		Thread
Register Address: 80DH, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination Register (R/O)	Thread
Register Address: 80FH, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Interrupt Vector Register	er (R/W)	Thread
Register Address: 810H, 2064	IA32_X2APIC_ISR0	
x2APIC In-Service Register Bits [31:0] (R	/0)	Thread
Register Address: 811H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service Register Bits [63:32] (I	⊢ R/0)	Thread
Register Address: 812H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service Register Bits [95:64] (I	R/O)	Thread
Register Address: 813H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service Register Bits [127:96]	(R/0)	Thread
Register Address: 814H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service Register Bits [159:128	3] (R/O)	Thread
Register Address: 815H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service Register Bits [191:160		Thread

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 816H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service Register Bits [223:19)2] (R/O)	Thread
Register Address: 817H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service Register Bits [255:22	24] (R/O)	Thread
Register Address: 818H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode Register Bits [31:)] (R/O)	Thread
Register Address: 819H, 2073	IA32_X2APIC_TMR1	
x2APIC Trigger Mode Register Bits [63:	32] (R/O)	Thread
Register Address: 81AH, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode Register Bits [95:	54] (R/O)	Thread
Register Address: 81BH, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode Register Bits [127		Thread
Register Address: 81CH, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode Register Bits [159):128] (R/O)	Thread
Register Address: 81DH, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode Register Bits [191	:160] (R/O)	Thread
Register Address: 81EH, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode Register Bits [223	3:192] (R/O)	Thread
Register Address: 81FH, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode Register Bits [255		Thread
Register Address: 820H, 2080	IA32_X2APIC_IRRO	
x2APIC Interrupt Request Register Bits	[31:0] (R/0)	Thread
Register Address: 821H, 2081	IA32_X2APIC_IRR1	
x2APIC Interrupt Request Register Bits	[63:32] (R/O)	Thread
Register Address: 822H, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Request Register Bits	[95:64] (R/O)	Thread
Register Address: 823H, 2083	IA32_X2APIC_IRR3	
x2APIC Interrupt Request Register Bits	[127:96] (R/O)	Thread
Register Address: 824H, 2084	IA32_X2APIC_IRR4	
x2APIC Interrupt Request Register Bits	[159:128] (R/O)	Thread
Register Address: 825H, 2085	IA32_X2APIC_IRR5	
x2APIC Interrupt Request Register Bits	[191:160] (R/O)	Thread
Register Address: 826H, 2086	IA32_X2APIC_IRR6	
x2APIC Interrupt Request Register Bits	[223:192] (R/O)	Thread
Register Address: 827H, 2087	IA32_X2APIC_IRR7	
x2APIC Interrupt Request Register Bits	[255:224] (R/O)	Thread
Register Address: 828H, 2088	IA32_X2APIC_ESR	

Register Address: Hex, Decimal	Register Name (Former Register Na	ame)
Register Information / Bit Fields	Bit Description	Scope
x2APIC Error Status Register (R/W)	•	Thread
Register Address: 82FH, 2095	IA32_X2APIC_LVT_CMCI	
x2APIC LVT Corrected Machine Check In	terrupt Register (R/W)	Thread
Register Address: 830H, 2096	IA32_X2APIC_ICR	
x2APIC Interrupt Command Register (R/	W)	Thread
Register Address: 832H, 2098	IA32_X2APIC_LVT_TIMER	
x2APIC LVT Timer Interrupt Register (R	· /W)	Thread
Register Address: 833H, 2099	IA32_X2APIC_LVT_THERMAL	
x2APIC LVT Thermal Sensor Interrupt R	egister (R/W)	Thread
Register Address: 834H, 2100	IA32_X2APIC_LVT_PMI	
x2APIC LVT Performance Monitor Regis	ter (R/W)	Thread
Register Address: 835H, 2101	IA32_X2APIC_LVT_LINT0	
x2APIC LVT LINTO Register (R/W)	•	Thread
Register Address: 836H, 2102	IA32_X2APIC_LVT_LINT1	
x2APIC LVT LINT1 Register (R/W)		Thread
Register Address: 837H, 2103	IA32_X2APIC_LVT_ERROR	
x2APIC LVT Error Register (R/W)		Thread
Register Address: 838H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count Register (R/W)	•	Thread
Register Address: 839H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count Register (R/O)		Thread
Register Address: 83EH, 2110	IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration Register (R	/w)	Thread
Register Address: 83FH, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI Register (W/O)	•	Thread
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables	•	Thread
See Table 2-2.		
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W)		Thread
See Table 2-2.		
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Addres	s (R/W)	Thread
See Table 2-2.	1	
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W)		Thread
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Map of BASE Address of FS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/V	V)	Thread
See Table 2-2.		
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W)		Thread
See Table 2-2 and Section 19.17.2, "IA32	2_TSC_AUX Register and RDTSCP Support."	

2.8.1 Additional MSRs in the Intel[®] Xeon[®] Processor 5500 and 3400 Series

The Intel Xeon Processor 5500 and 3400 series supports additional model-specific registers listed in Table 2-16. These MSRs also apply to the Intel Core i7 and i5 processor family with a CPUID Signature DisplayFamily_DisplayModel value of 06_1AH, 06_1EH, or 06_1FH; see Table 2-1.

Table 2-16. Additional MSRs in the Intel® Xeon® Processor 5500 and 3400 Series

Register Address: Hex, Decimal	Register Name (Former Register Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Actual maximum turbo frequency is multip	lied by 133.33MHz.	Package
(Not available in model 06_2EH.)		
7:0	Maximum Turbo Ratio Limit 1C (R/O)	
	Maximum Turbo mode ratio limit with 1 core active.	
15:8	Maximum Turbo Ratio Limit 2C (R/O)	
	Maximum Turbo mode ratio limit with 2 cores active.	
23:16	Maximum Turbo Ratio Limit 3C (R/O)	
	Maximum Turbo mode ratio limit with 3 cores active.	
31:24	Maximum Turbo Ratio Limit 4C (R/O)	
	Maximum Turbo mode ratio limit with 4 cores active.	
63:32	Reserved.	
Register Address: 301H, 769	MSR_GQ_SNOOP_MESF	
MSR_GQ_SNOOP_MESF	·	Package
0	From M to S (R/W)	
1	From E to S (R/W)	
2	From S to S (R/W)	
3	From F to S (R/W)	
4	From M to I (R/W)	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope 5 From E to I (R/W) 6 From S to I (R/W) 7 From F to I (R/W) 63:8 Reserved. Register Address: 391H, 913 MSR UNCORE PERF GLOBAL CTRL See Section 21.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 392H, 914 MSR UNCORE PERF GLOBAL STATUS See Section 21.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 393H, 915 MSR_UNCORE_PERF_GLOBAL_OVF_CTRL See Section 21.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 394H, 916 MSR UNCORE FIXED CTRO See Section 21.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 395H, 917 MSR UNCORE FIXED CTR CTRL See Section 21.3.1.2.1, "Uncore Performance Monitoring Management Facility." Package Register Address: 396H, 918 MSR_UNCORE_ADDR_OPCODE_MATCH See Section 21.3.1.2.3, "Uncore Address/Opcode Match MSR." Package Register Address: 3B0H, 960 MSR UNCORE PMCO See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B1H, 961 MSR UNCORE PMC1 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package MSR_UNCORE_PMC2 Register Address: 3B2H, 962 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B3H, 963 MSR UNCORE PMC3 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B4H, 964 MSR UNCORE PMC4 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B5H, 965 MSR UNCORE PMC5 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package MSR UNCORE PMC6 Register Address: 3B6H, 966 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3B7H, 967 MSR UNCORE PMC7 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3COH, 944 MSR_UNCORE_PERFEVTSEL0 See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." Package Register Address: 3C1H, 945 MSR UNCORE PERFEVTSEL1 Package See Section 21.3.1.2.2, "Uncore Performance Event Configuration Facility." MSR UNCORE PERFEVTSEL2 Register Address: 3C2H, 946

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C3H, 947	MSR_UNCORE_PERFEVTSEL3	
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C4H, 948	MSR_UNCORE_PERFEVTSEL4	
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C5H, 949	MSR_UNCORE_PERFEVTSEL5	
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C6H, 950	MSR_UNCORE_PERFEVTSEL6	
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package
Register Address: 3C7H, 951	MSR_UNCORE_PERFEVTSEL7	
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package

Table 2-16. Additional MSRs in the Intel[®] Xeon[®] Processor 5500 and 3400 Series (Contd.)

2.8.2 Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series

The Intel Xeon Processor 7500 series supports MSRs listed in Table 2-15 (except MSR address 1ADH) and additional model-specific registers listed in Table 2-17. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2EH.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Reserved. Attempt to read/write will cause	e #UD.	Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.	•	Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 294H, 660	IA32_MC20_CTL2	
See Table 2-2.		Package
Register Address: 295H, 661	IA32_MC21_CTL2	
See Table 2-2.	•	Package
Register Address: 394H, 816	MSR_W_PMON_FIXED_CTR	
Uncore W-box PerfMon fixed counter.	·	Package
Register Address: 395H, 817	MSR_W_PMON_FIXED_CTR_CTL	
Uncore U-box PerfMon fixed counter contr	ol MSR.	Package
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	" S.	Package
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS N	ISRS," and Chapter 18.	Package
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MS	Rs."	Package
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	и м с	Package
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS N	ISRS," and Chapter 18.	Package
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MS	Rs."	Package
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	's."	Package
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	м м.	Package
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS N	ISRS," and Chapter 18.	Package
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MS	Rs."	Package
Register Address: 42FH, 1071	IA32_MC11_MISC	

Table 2-17. Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register I	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSR	s."	Package
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSR	ls."	Package
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSR	ks."	Package
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 43CH, 1084	IA32_MC15_CTL	·
See Section 17.3.2.1, "IA32_MCi_CTL MSR	ls."	Package
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 43EH, 1086	IA32_MC15_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	Rs."	Package
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSR		Package
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	,
Register Information / Bit Fields	Bit Description	Scope
Register Address: 442H, 1090	IA32_MC16_ADDR	·
See Section 17.3.2.3, "IA32_MCi_ADDR MSF	rs."	Package
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	и	Package
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 18.	Package
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	S."	Package
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	н	Package
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 18.	Package
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSF	Rs."	Package
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs		Package
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 18.	Package
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSF	₹s."	Package
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	n	Package
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS M	ISRS," and Chapter 18.	Package
Register Address: 452H, 1106	IA32_MC20_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSF		Package
Register Address: 453H, 1107	IA32_MC20_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	S."	Package
Register Address: 454H, 1108	IA32_MC21_CTL	

Table 2-17. Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL MSRs	н ч	Package
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS N	ISRS," and Chapter 18.	Package
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSI	Rs."	Package
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSR	s."	Package
Register Address: COOH, 3072	MSR_U_PMON_GLOBAL_CTRL	
Uncore U-box PerfMon global control MSR.		Package
Register Address: C01H, 3073	MSR_U_PMON_GLOBAL_STATUS	
Uncore U-box PerfMon global status MSR.		Package
Register Address: CO2H, 3074	MSR_U_PMON_GLOBAL_OVF_CTRL	
Uncore U-box PerfMon global overflow con	trol MSR.	Package
Register Address: C10H, 3088	MSR_U_PMON_EVNT_SEL	
Uncore U-box PerfMon event select MSR.		Package
Register Address: C11H, 3089	MSR_U_PMON_CTR	
Uncore U-box PerfMon counter MSR.		Package
Register Address: C20H, 3104	MSR_B0_PMON_BOX_CTRL	
Uncore B-box 0 PerfMon local box control N	t 1SR.	Package
Register Address: C21H, 3105	MSR_B0_PMON_BOX_STATUS	
Uncore B-box 0 PerfMon local box status M	ISR.	Package
Register Address: C22H, 3106	MSR_B0_PMON_BOX_OVF_CTRL	
Uncore B-box 0 PerfMon local box overflow	v control MSR.	Package
Register Address: C30H, 3120	MSR_B0_PMON_EVNT_SEL0	
Uncore B-box 0 PerfMon event select MSR.		Package
Register Address: C31H, 3121	MSR_B0_PMON_CTR0	
Uncore B-box 0 PerfMon counter MSR.		Package
Register Address: C32H, 3122	MSR_B0_PMON_EVNT_SEL1	
Uncore B-box 0 PerfMon event select MSR.		Package
Register Address: C33H, 3123	MSR_B0_PMON_CTR1	
Uncore B-box 0 PerfMon counter MSR.	+	Package
Register Address: C34H, 3124	MSR_B0_PMON_EVNT_SEL2	
Uncore B-box 0 PerfMon event select MSR.	·	Package
Register Address: C35H, 3125	MSR_B0_PMON_CTR2	
Uncore B-box 0 PerfMon counter MSR.		Package
Register Address: C36H, 3126	MSR_B0_PMON_EVNT_SEL3	
Uncore B-box 0 PerfMon event select MSR.		Package

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: C37H, 3127	MSR_B0_PMON_CTR3	
Uncore B-box 0 PerfMon counter MSR.		Package
Register Address: C40H, 3136	MSR_S0_PMON_BOX_CTRL	
Uncore S-box 0 PerfMon local box control I	MSR.	Package
Register Address: C41H, 3137	MSR_S0_PMON_BOX_STATUS	
Uncore S-box 0 PerfMon local box status N	İSR.	Package
Register Address: C42H, 3138	MSR_S0_PMON_BOX_OVF_CTRL	
Uncore S-box 0 PerfMon local box overflow	v control MSR.	Package
Register Address: C50H, 3152	MSR_S0_PMON_EVNT_SEL0	
Uncore S-box 0 PerfMon event select MSR	·	Package
Register Address: C51H, 3153	MSR_S0_PMON_CTR0	
Uncore S-box 0 PerfMon counter MSR.		Package
Register Address: C52H, 3154	MSR_S0_PMON_EVNT_SEL1	
Uncore S-box 0 PerfMon event select MSR	·	Package
Register Address: C53H, 3155	MSR_S0_PMON_CTR1	
Uncore S-box 0 PerfMon counter MSR.	•	Package
Register Address: C54H, 3156	MSR_S0_PMON_EVNT_SEL2	
Uncore S-box 0 PerfMon event select MSR	·	Package
Register Address: C55H, 3157	MSR_S0_PMON_CTR2	
Uncore S-box 0 PerfMon counter MSR.		Package
Register Address: C56H, 3158	MSR_S0_PMON_EVNT_SEL3	
Uncore S-box 0 PerfMon event select MSR	·	Package
Register Address: C57H, 3159	MSR_S0_PMON_CTR3	
Uncore S-box 0 PerfMon counter MSR.		Package
Register Address: C60H, 3168	MSR_B1_PMON_BOX_CTRL	
Uncore B-box 1 PerfMon local box control	MSR.	Package
Register Address: C61H, 3169	MSR_B1_PMON_BOX_STATUS	
Uncore B-box 1 PerfMon local box status N	isr.	Package
Register Address: C62H, 3170	MSR_B1_PMON_BOX_OVF_CTRL	
Uncore B-box 1 PerfMon local box overflow	v control MSR.	Package
Register Address: C70H, 3184	MSR_B1_PMON_EVNT_SEL0	
Uncore B-box 1 PerfMon event select MSR	•	Package
Register Address: C71H, 3185	MSR_B1_PMON_CTR0	
Uncore B-box 1 PerfMon counter MSR.		Package
Register Address: C72H, 3186	MSR_B1_PMON_EVNT_SEL1	
Uncore B-box 1 PerfMon event select MSR	·	Package
Register Address: C73H, 3187	MSR_B1_PMON_CTR1	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore B-box 1 PerfMon counter MSR.	·	Package
Register Address: C74H, 3188	MSR_B1_PMON_EVNT_SEL2	
Uncore B-box 1 PerfMon event select MSR.	·	Package
Register Address: C75H, 3189	MSR_B1_PMON_CTR2	
Uncore B-box 1 PerfMon counter MSR.	•	Package
Register Address: C76H, 3190	MSR_B1_PMON_EVNT_SEL3	
Uncore B-box 1vPerfMon event select MSR		Package
Register Address: C77H, 3191	MSR_B1_PMON_CTR3	
Uncore B-box 1 PerfMon counter MSR.		Package
Register Address: C80H, 3120	MSR_W_PMON_BOX_CTRL	
Uncore W-box PerfMon local box control M	SR.	Package
Register Address: C81H, 3121	MSR_W_PMON_BOX_STATUS	
Uncore W-box PerfMon local box status MS	R.	Package
Register Address: C82H, 3122	MSR_W_PMON_BOX_OVF_CTRL	
Uncore W-box PerfMon local box overflow	control MSR.	Package
Register Address: C90H, 3136	MSR_W_PMON_EVNT_SEL0	
Uncore W-box PerfMon event select MSR.		Package
Register Address: C91H, 3137	MSR_W_PMON_CTR0	
Uncore W-box PerfMon counter MSR.	•	Package
Register Address: C92H, 3138	MSR_W_PMON_EVNT_SEL1	
Uncore W-box PerfMon event select MSR.		Package
Register Address: C93H, 3139	MSR_W_PMON_CTR1	
Uncore W-box PerfMon counter MSR.		Package
Register Address: C94H, 3140	MSR_W_PMON_EVNT_SEL2	
Uncore W-box PerfMon event select MSR.	+	Package
Register Address: C95H, 3141	MSR_W_PMON_CTR2	
Uncore W-box PerfMon counter MSR.		Package
Register Address: C96H, 3142	MSR_W_PMON_EVNT_SEL3	
Uncore W-box PerfMon event select MSR.		Package
Register Address: C97H, 3143	MSR_W_PMON_CTR3	
Uncore W-box PerfMon counter MSR.	+	Package
Register Address: CAOH, 3232	MSR_M0_PMON_BOX_CTRL	
Uncore M-box 0 PerfMon local box control I	MSR.	Package
Register Address: CA1H, 3233	MSR_M0_PMON_BOX_STATUS	· · · · · · · · · · · · · · · · · · ·
Uncore M-box 0 PerfMon local box status M	1SR.	Package
Register Address: CA2H, 3234	MSR_M0_PMON_BOX_OVF_CTRL	· · · · · · · · · · · · · · · · · · ·
Uncore M-box 0 PerfMon local box overflov	ν control MSR.	Package

Register Information / Bit FieldsBit DescriptionScoperegister Address: CA4H, 3236MSR_M0_PMON_TIMESTAMPPackagerecore M-box 0 PerfMon time stamp unit select MSR.Packageregister Address: CA5H, 3237MSR_M0_PMON_DSPrecore M-box 0 PerfMon DSP unit select MSR.Packageregister Address: CA6H, 3238MSR_M0_PMON_ISSrecore M-box 0 PerfMon ISS unit select MSR.Packageregister Address: CA6H, 3239MSR_M0_PMON_MAPrecore M-box 0 PerfMon MAP unit select MSR.Packageregister Address: CA7H, 3239MSR_M0_PMON_MAPrecore M-box 0 PerfMon MIC THR select MSR.Packageregister Address: CA9H, 3240MSR_M0_PMON_MSC_THRrecore M-box 0 PerfMon MIC THR select MSR.Packageregister Address: CA9H, 3241MSR_M0_PMON_PGTrecore M-box 0 PerfMon PGT unit select MSR.Packageregister Address: CA9H, 3242MSR_M0_PMON_PLDrecore M-box 0 PerfMon PLD unit select MSR.Packageregister Address: CA9H, 3243MSR_M0_PMON_ZDPrecore M-box 0 PerfMon PLD unit select MSR.Packageregister Address: CA9H, 3243MSR_M0_PMON_ZDPrecore M-box 0 PerfMon ZDP unit select MSR.Packageregister Address: CB0H, 3248MSR_M0_PMON_EVNT_SELOrecore M-box 0 PerfMon event select MSR.Packageregister Address: CB0H, 3248MSR_M0_PMON_CTROrecore M-box 0 PerfMon select MSR.Packageregister Address: CB1H, 3249MSR_M0_PMON_CTRO
Core M-box 0 PerfMon time stamp unit select MSR.Packageagister Address: CA5H, 3237MSR_M0_PMON_DSPaccre M-box 0 PerfMon DSP unit select MSR.Packageagister Address: CA6H, 3238MSR_M0_PMON_ISSaccre M-box 0 PerfMon ISS unit select MSR.Packageagister Address: CA7H, 3239MSR_M0_PMON_MAPaccre M-box 0 PerfMon MAP unit select MSR.Packageagister Address: CA8H, 3240MSR_M0_PMON_MSC_THRaccre M-box 0 PerfMon MIC THR select MSR.Packageagister Address: CA9H, 3241MSR_M0_PMON_PGTaccre M-box 0 PerfMon PGT unit select MSR.Packageagister Address: CAAH, 3242MSR_M0_PMON_PLDaccre M-box 0 PerfMon PLD unit select MSR.Packageagister Address: CA8H, 3243MSR_M0_PMON_PLDaccre M-box 0 PerfMon PLD unit select MSR.Packageagister Address: CABH, 3243MSR_M0_PMON_ZDPaccre M-box 0 PerfMon ZDP unit select MSR.Packageagister Address: CABH, 3243MSR_M0_PMON_ZDPaccre M-box 0 PerfMon ZDP unit select MSR.Packageagister Address: CABH, 3243MSR_M0_PMON_ZDPaccre M-box 0 PerfMon ZDP unit select MSR.Packageagister Address: CBOH, 3248MSR_M0_PMON_EVNT_SEL0accre M-box 0 PerfMon event select MSR.Packageagister Address: CBOH, 3248MSR_M0_PMON_EVNT_SEL0accre M-box 0 PerfMon event select MSR.Packageagister Address: CBOH, 3248MSR_M0_PMON_EVNT_SEL0accre M-box 0 PerfMon event select MSR.Package
egister Address: CA5H, 3237 MSR_M0_PMON_DSP accore M-box 0 PerfMon DSP unit select MSR. Package egister Address: CA6H, 3238 MSR_M0_PMON_ISS accore M-box 0 PerfMon ISS unit select MSR. Package egister Address: CA7H, 3239 MSR_M0_PMON_MAP accore M-box 0 PerfMon MAP unit select MSR. Package egister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR accore M-box 0 PerfMon MIC THR select MSR. Package egister Address: CA9H, 3241 MSR_M0_PMON_PGT accore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CA9H, 3242 MSR_M0_PMON_PLD accore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CA8H, 3242 MSR_M0_PMON_PLD accore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CA9H, 3243 MSR_M0_PMON_ZDP accore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CA9H, 3248 MSR_M0_PMON_EVNT_SEL0 accore M-box 0 PerfMon event select MSR. Package
Incore M-box 0 PerfMon DSP unit select MSR. Package agister Address: CA6H, 3238 MSR_M0_PMON_ISS accore M-box 0 PerfMon ISS unit select MSR. Package agister Address: CA7H, 3239 MSR_M0_PMON_MAP accore M-box 0 PerfMon MAP unit select MSR. Package agister Address: CA7H, 3239 MSR_M0_PMON_MAP accore M-box 0 PerfMon MAP unit select MSR. Package agister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR accore M-box 0 PerfMon MIC THR select MSR. Package agister Address: CA9H, 3241 MSR_M0_PMON_PGT accore M-box 0 PerfMon PGT unit select MSR. Package agister Address: CA9H, 3242 MSR_M0_PMON_PLD accore M-box 0 PerfMon PLD unit select MSR. Package agister Address: CA9H, 3243 MSR_M0_PMON_ZDP accore M-box 0 PerfMon ZDP unit select MSR. Package agister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SELO accore M-box 0 PerfMon event select MSR. Package
egister Address: CA6H, 3238 MSR_M0_PMON_ISS https://www.ncome.ore.witelect.msr. MSR_M0_PMON_MAP https://www.ncome.ore.witelect.msr. MSR_M0_PMON_MAP https://www.ncome.ore.msr.come.ore.witelect.msr. Package egister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR https://www.ncome.ore.msr.come.or
Incore M-box 0 PerfMon ISS unit select MSR. Package egister Address: CA7H, 3239 MSR_M0_PMON_MAP Incore M-box 0 PerfMon MAP unit select MSR. Package egister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR Incore M-box 0 PerfMon MIC THR select MSR. Package egister Address: CA9H, 3241 MSR_M0_PMON_PGT incore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CA9H, 3242 MSR_M0_PMON_PGT incore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CAAH, 3242 MSR_M0_PMON_PLD incore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_PLD incore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP incore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CBOH, 3248 MSR_M0_PMON_EVNT_SELO incore M-box 0 PerfMon event select MSR. Package
Address: CA7H, 3239 MSR_M0_PMON_MAP hcore M-box 0 PerfMon MAP unit select MSR. Package egister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR hcore M-box 0 PerfMon MIC THR select MSR. Package egister Address: CA9H, 3241 MSR_M0_PMON_PGT hcore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CA9H, 3241 MSR_M0_PMON_PGT hcore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CAAH, 3242 MSR_M0_PMON_PLD hcore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP hcore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP hcore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CBOH, 3248 MSR_M0_PMON_EVNT_SEL0 hcore M-box 0 PerfMon event select MSR. Package
Accore M-box 0 PerfMon MAP unit select MSR. Package Agister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR Accore M-box 0 PerfMon MIC THR select MSR. Package Agister Address: CA9H, 3241 MSR_M0_PMON_PGT Accore M-box 0 PerfMon PGT unit select MSR. Package Agister Address: CA9H, 3242 MSR_M0_PMON_PGT Accore M-box 0 PerfMon PGT unit select MSR. Package Agister Address: CAAH, 3242 MSR_M0_PMON_PLD Accore M-box 0 PerfMon PLD unit select MSR. Package Agister Address: CABH, 3243 MSR_M0_PMON_ZDP Accore M-box 0 PerfMon ZDP unit select MSR. Package Agister Address: CABH, 3243 MSR_M0_PMON_ZDP Accore M-box 0 PerfMon ZDP unit select MSR. Package Agister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 Accore M-box 0 PerfMon event select MSR. Package
egister Address: CA8H, 3240 MSR_M0_PMON_MSC_THR accore M-box 0 PerfMon MIC THR select MSR. Package egister Address: CA9H, 3241 MSR_M0_PMON_PGT accore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CAAH, 3242 MSR_M0_PMON_PLD accore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP accore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 accore M-box 0 PerfMon event select MSR. Package
Accore M-box 0 PerfMon MIC THR select MSR. Package egister Address: CA9H, 3241 MSR_M0_PMON_PGT Accore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CAAH, 3242 MSR_M0_PMON_PLD Accore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP Accore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP Accore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CBOH, 3248 MSR_M0_PMON_EVNT_SELO Address: CBOH, 3248 MSR_M0_PMON_EVNT_SELO
egister Address: CA9H, 3241 MSR_M0_PMON_PGT acore M-box 0 PerfMon PGT unit select MSR. Package egister Address: CAAH, 3242 MSR_M0_PMON_PLD acore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP acore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 acore M-box 0 PerfMon event select MSR. Package
Accre M-box 0 PerfMon PGT unit select MSR. Package egister Address: CAAH, 3242 MSR_M0_PMON_PLD Accre M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP Accre M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CBOH, 3248 MSR_M0_PMON_EVNT_SEL0 Accre M-box 0 PerfMon event select MSR. Package
egister Address: CAAH, 3242 MSR_M0_PMON_PLD acore M-box 0 PerfMon PLD unit select MSR. Package egister Address: CABH, 3243 MSR_M0_PMON_ZDP acore M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 acore M-box 0 PerfMon event select MSR. Package
Incore M-box 0 PerfMon PLD unit select MSR. Package Pagister Address: CABH, 3243 MSR_M0_PMON_ZDP Incore M-box 0 PerfMon ZDP unit select MSR. Package Pagister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 Incore M-box 0 PerfMon event select MSR. Package
egister Address: CABH, 3243 MSR_M0_PMON_ZDP accre M-box 0 PerfMon ZDP unit select MSR. Package egister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 accre M-box 0 PerfMon event select MSR. Package
Accre M-box 0 PerfMon ZDP unit select MSR. Package Pagister Address: CB0H, 3248 MSR_M0_PMON_EVNT_SEL0 Accre M-box 0 PerfMon event select MSR. Package
egister Address: CBOH, 3248 MSR_MO_PMON_EVNT_SELO acore M-box 0 PerfMon event select MSR. Package
ncore M-box 0 PerfMon event select MSR. Package
igister Address: CB1H, 3249 MSR_M0_PMON_CTR0
ncore M-box 0 PerfMon counter MSR. Package
egister Address: CB2H, 3250 MSR_M0_PMON_EVNT_SEL1
ncore M-box 0 PerfMon event select MSR. Package
egister Address: CB3H, 3251 MSR_M0_PMON_CTR1
ncore M-box 0 PerfMon counter MSR. Package
egister Address: CB4H, 3252 MSR_M0_PMON_EVNT_SEL2
ncore M-box 0 PerfMon event select MSR. Package
egister Address: CB5H, 3253 MSR_M0_PMON_CTR2
ncore M-box 0 PerfMon counter MSR. Package
egister Address: CB6H, 3254 MSR_M0_PMON_EVNT_SEL3
ncore M-box 0 PerfMon event select MSR. Package
egister Address: CB7H, 3255 MSR_M0_PMON_CTR3
ncore M-box 0 PerfMon counter MSR. Package
egister Address: CB8H, 3256 MSR_M0_PMON_EVNT_SEL4
ncore M-box 0 PerfMon event select MSR. Package
egister Address: CB9H, 3257 MSR_M0_PMON_CTR4
ncore M-box 0 PerfMon counter MSR. Package
egister Address: CBAH, 3258 MSR_M0_PMON_EVNT_SEL5

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore M-box 0 PerfMon event select MSR	λ.	Package
Register Address: CBBH, 3259	MSR_M0_PMON_CTR5	
Uncore M-box 0 PerfMon counter MSR.	1	Package
Register Address: CCOH, 3264	MSR_S1_PMON_BOX_CTRL	
Uncore S-box 1 PerfMon local box control I	MSR.	Package
Register Address: CC1H, 3265	MSR_S1_PMON_BOX_STATUS	
Uncore S-box 1 PerfMon local box status M	isr.	Package
Register Address: CC2H, 3266	MSR_S1_PMON_BOX_OVF_CTRL	
Uncore S-box 1 PerfMon local box overflow	v control MSR.	Package
Register Address: CD0H, 3280	MSR_S1_PMON_EVNT_SEL0	
Uncore S-box 1 PerfMon event select MSR		Package
Register Address: CD1H, 3281	MSR_S1_PMON_CTR0	
Uncore S-box 1 PerfMon counter MSR.	+	Package
Register Address: CD2H, 3282	MSR_S1_PMON_EVNT_SEL1	
Uncore S-box 1 PerfMon event select MSR		Package
Register Address: CD3H, 3283	MSR_S1_PMON_CTR1	
Uncore S-box 1 PerfMon counter MSR.		Package
Register Address: CD4H, 3284	MSR_S1_PMON_EVNT_SEL2	
Uncore S-box 1 PerfMon event select MSR	•	Package
Register Address: CD5H, 3285	MSR_S1_PMON_CTR2	
Uncore S-box 1 PerfMon counter MSR.	1	Package
Register Address: CD6H, 3286	MSR_S1_PMON_EVNT_SEL3	
Uncore S-box 1 PerfMon event select MSR	·	Package
Register Address: CD7H, 3287	MSR_S1_PMON_CTR3	
Uncore S-box 1 PerfMon counter MSR.	+	Package
Register Address: CEOH, 3296	MSR_M1_PMON_BOX_CTRL	
Uncore M-box 1 PerfMon local box control	MSR.	Package
Register Address: CE1H, 3297	MSR_M1_PMON_BOX_STATUS	
Uncore M-box 1 PerfMon local box status N	MSR.	Package
Register Address: CE2H, 3298	MSR_M1_PMON_BOX_OVF_CTRL	
Uncore M-box 1 PerfMon local box overflow	w control MSR.	Package
Register Address: CE4H, 3300	MSR_M1_PMON_TIMESTAMP	
Uncore M-box 1 PerfMon time stamp unit s	select MSR.	Package
Register Address: CE5H, 3301	MSR_M1_PMON_DSP	
Uncore M-box 1 PerfMon DSP unit select M	ISR.	Package
Register Address: CE6H, 3302	MSR_M1_PMON_ISS	
Uncore M-box 1 PerfMon ISS unit select MS	SR.	Package

Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: CE7H, 3303	MSR_M1_PMON_MAP	
Uncore M-box 1 PerfMon MAP unit select M	SR.	Package
Register Address: CE8H, 3304	MSR_M1_PMON_MSC_THR	
Uncore M-box 1 PerfMon MIC THR select M	SR.	Package
Register Address: CE9H, 3305	MSR_M1_PMON_PGT	
Uncore M-box 1 PerfMon PGT unit select M	SR.	Package
Register Address: CEAH, 3306	MSR_M1_PMON_PLD	
Uncore M-box 1 PerfMon PLD unit select M	SR.	Package
Register Address: CEBH, 3307	MSR_M1_PMON_ZDP	
Uncore M-box 1 PerfMon ZDP unit select M	SR.	Package
Register Address: CFOH, 3312	MSR_M1_PMON_EVNT_SEL0	
Uncore M-box 1 PerfMon event select MSR		Package
Register Address: CF1H, 3313	MSR_M1_PMON_CTR0	
Uncore M-box 1 PerfMon counter MSR.		Package
Register Address: CF2H, 3314	MSR_M1_PMON_EVNT_SEL1	
Uncore M-box 1 PerfMon event select MSR.		Package
Register Address: CF3H, 3315	MSR_M1_PMON_CTR1	
Uncore M-box 1 PerfMon counter MSR.		Package
Register Address: CF4H, 3316	MSR_M1_PMON_EVNT_SEL2	
Uncore M-box 1 PerfMon event select MSR		Package
Register Address: CF5H, 3317	MSR_M1_PMON_CTR2	
Uncore M-box 1 PerfMon counter MSR.		Package
Register Address: CF6H, 3318	MSR_M1_PMON_EVNT_SEL3	
Uncore M-box 1 PerfMon event select MSR		Package
Register Address: CF7H, 3319	MSR_M1_PMON_CTR3	
Uncore M-box 1 PerfMon counter MSR.		Package
Register Address: CF8H, 3320	MSR_M1_PMON_EVNT_SEL4	
Uncore M-box 1 PerfMon event select MSR		Package
Register Address: CF9H, 3321	MSR_M1_PMON_CTR4	
Uncore M-box 1 PerfMon counter MSR.		Package
Register Address: CFAH, 3322	MSR_M1_PMON_EVNT_SEL5	
Uncore M-box 1 PerfMon event select MSR	·	Package
Register Address: CFBH, 3323	MSR_M1_PMON_CTR5	
Uncore M-box 1 PerfMon counter MSR.		Package
Register Address: D00H, 3328	MSR_C0_PMON_BOX_CTRL	
Uncore C-box 0 PerfMon local box control M	ISR.	Package
Register Address: D01H, 3329	MSR_C0_PMON_BOX_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 0 PerfMon local box status M	SR.	Package
Register Address: D02H, 3330	MSR_CO_PMON_BOX_OVF_CTRL	
Uncore C-box 0 PerfMon local box overflow	v control MSR.	Package
Register Address: D10H, 3344	MSR_CO_PMON_EVNT_SEL0	
Uncore C-box 0 PerfMon event select MSR.		Package
Register Address: D11H, 3345	MSR_CO_PMON_CTR0	
Uncore C-box 0 PerfMon counter MSR.	•	Package
Register Address: D12H, 3346	MSR_CO_PMON_EVNT_SEL1	
Uncore C-box 0 PerfMon event select MSR.		Package
Register Address: D13H, 3347	MSR_CO_PMON_CTR1	
Uncore C-box 0 PerfMon counter MSR.		Package
Register Address: D14H, 3348	MSR_CO_PMON_EVNT_SEL2	
Uncore C-box 0 PerfMon event select MSR.		Package
Register Address: D15H, 3349	MSR_CO_PMON_CTR2	
Uncore C-box 0 PerfMon counter MSR.		Package
Register Address: D16H, 3350	MSR_CO_PMON_EVNT_SEL3	
Uncore C-box O PerfMon event select MSR.		Package
Register Address: D17H, 3351	MSR_CO_PMON_CTR3	
Uncore C-box 0 PerfMon counter MSR.		Package
Register Address: D18H, 3352	MSR_CO_PMON_EVNT_SEL4	
Uncore C-box 0 PerfMon event select MSR.		Package
Register Address: D19H, 3353	MSR_CO_PMON_CTR4	
Uncore C-box 0 PerfMon counter MSR.		Package
Register Address: D1AH, 3354	MSR_CO_PMON_EVNT_SEL5	
Uncore C-box O PerfMon event select MSR.		Package
Register Address: D1BH, 3355	MSR_CO_PMON_CTR5	
Uncore C-box O PerfMon counter MSR.		Package
Register Address: D20H, 3360	MSR_C4_PMON_BOX_CTRL	
Uncore C-box 4 PerfMon local box control M	ISR.	Package
Register Address: D21H, 3361	MSR_C4_PMON_BOX_STATUS	
Uncore C-box 4 PerfMon local box status M	SR.	Package
Register Address: D22H, 3362	MSR_C4_PMON_BOX_OVF_CTRL	
Uncore C-box 4 PerfMon local box overflow	v control MSR.	Package
Register Address: D30H, 3376	MSR_C4_PMON_EVNT_SEL0	•
Uncore C-box 4 PerfMon event select MSR.		Package
Register Address: D31H, 3377	MSR_C4_PMON_CTR0	•
Uncore C-box 4 PerfMon counter MSR.		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D32H, 3378	MSR_C4_PMON_EVNT_SEL1	
Uncore C-box 4 PerfMon event select MSR	·	Package
Register Address: D33H, 3379	MSR_C4_PMON_CTR1	
Uncore C-box 4 PerfMon counter MSR.	•	Package
Register Address: D34H, 3380	MSR_C4_PMON_EVNT_SEL2	
Uncore C-box 4 PerfMon event select MSR	· ·	Package
Register Address: D35H, 3381	MSR_C4_PMON_CTR2	
Uncore C-box 4 PerfMon counter MSR.		Package
Register Address: D36H, 3382	MSR_C4_PMON_EVNT_SEL3	
Uncore C-box 4 PerfMon event select MSR	·	Package
Register Address: D37H, 3383	MSR_C4_PMON_CTR3	
Uncore C-box 4 PerfMon counter MSR.		Package
Register Address: D38H, 3384	MSR_C4_PMON_EVNT_SEL4	
Uncore C-box 4 PerfMon event select MSR	· ·	Package
Register Address: D39H, 3385	MSR_C4_PMON_CTR4	
Uncore C-box 4 PerfMon counter MSR.	•	Package
Register Address: D3AH, 3386	MSR_C4_PMON_EVNT_SEL5	
Uncore C-box 4 PerfMon event select MSR	·	Package
Register Address: D3BH, 3387	MSR_C4_PMON_CTR5	
Uncore C-box 4 PerfMon counter MSR.	•	Package
Register Address: D40H, 3392	MSR_C2_PMON_BOX_CTRL	
Uncore C-box 2 PerfMon local box control I	MSR.	Package
Register Address: D41H, 3393	MSR_C2_PMON_BOX_STATUS	
Uncore C-box 2 PerfMon local box status M	ISR.	Package
Register Address: D42H, 3394	MSR_C2_PMON_BOX_OVF_CTRL	
Uncore C-box 2 PerfMon local box overflow	v control MSR.	Package
Register Address: D50H, 3408	MSR_C2_PMON_EVNT_SEL0	
Uncore C-box 2 PerfMon event select MSR	-	Package
Register Address: D51H, 3409	MSR_C2_PMON_CTR0	
Uncore C-box 2 PerfMon counter MSR.	•	Package
Register Address: D52H, 3410	MSR_C2_PMON_EVNT_SEL1	
Uncore C-box 2 PerfMon event select MSR	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: D53H, 3411	MSR_C2_PMON_CTR1	
Uncore C-box 2 PerfMon counter MSR.		Package
Register Address: D54H, 3412	MSR_C2_PMON_EVNT_SEL2	
Uncore C-box 2 PerfMon event select MSR		Package
Register Address: D55H, 3413	MSR_C2_PMON_CTR2	

Table 2-17. Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 2 PerfMon counter MSR.		Package
Register Address: D56H, 3414	MSR_C2_PMON_EVNT_SEL3	
Uncore C-box 2 PerfMon event select MSR		Package
Register Address: D57H, 3415	MSR_C2_PMON_CTR3	
Uncore C-box 2 PerfMon counter MSR.		Package
Register Address: D58H, 3416	MSR_C2_PMON_EVNT_SEL4	
Uncore C-box 2 PerfMon event select MSR		Package
Register Address: D59H, 3417	MSR_C2_PMON_CTR4	
Uncore C-box 2 PerfMon counter MSR.		Package
Register Address: D5AH, 3418	MSR_C2_PMON_EVNT_SEL5	
Uncore C-box 2 PerfMon event select MSR		Package
Register Address: D5BH, 3419	MSR_C2_PMON_CTR5	
Uncore C-box 2 PerfMon counter MSR.	-	Package
Register Address: D60H, 3424	MSR_C6_PMON_BOX_CTRL	
Uncore C-box 6 PerfMon local box control	MSR.	Package
Register Address: D61H, 3425	MSR_C6_PMON_BOX_STATUS	·
Uncore C-box 6 PerfMon local box status N	1SR.	Package
Register Address: D62H, 3426	MSR_C6_PMON_BOX_OVF_CTRL	
Uncore C-box 6 PerfMon local box overflow	v control MSR.	Package
Register Address: D70H, 3440	MSR_C6_PMON_EVNT_SEL0	
Uncore C-box 6 PerfMon event select MSR		Package
Register Address: D71H, 3441	MSR_C6_PMON_CTR0	
Uncore C-box 6 PerfMon counter MSR.		Package
Register Address: D72H, 3442	MSR_C6_PMON_EVNT_SEL1	
Uncore C-box 6 PerfMon event select MSR		Package
Register Address: D73H, 3443	MSR_C6_PMON_CTR1	
Uncore C-box 6 PerfMon counter MSR.		Package
Register Address: D74H, 3444	MSR_C6_PMON_EVNT_SEL2	
Uncore C-box 6 PerfMon event select MSR		Package
Register Address: D75H, 3445	MSR_C6_PMON_CTR2	
Uncore C-box 6 PerfMon counter MSR.	·	Package
Register Address: D76H, 3446	MSR_C6_PMON_EVNT_SEL3	
Uncore C-box 6 PerfMon event select MSR		Package
Register Address: D77H, 3447	MSR_C6_PMON_CTR3	
Uncore C-box 6 PerfMon counter MSR.		Package
Register Address: D78H, 3448	MSR_C6_PMON_EVNT_SEL4	
Uncore C-box 6 PerfMon event select MSR		Package

Register Address: Hex, Decimal	Register Name (Former Register N	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D79H, 3449	MSR_C6_PMON_CTR4	
Uncore C-box 6 PerfMon counter MSR.		Package
Register Address: D7AH, 3450	MSR_C6_PMON_EVNT_SEL5	
Uncore C-box 6 PerfMon event select MSR	•	Package
Register Address: D7BH, 3451	MSR_C6_PMON_CTR5	
Uncore C-box 6 PerfMon counter MSR.		Package
Register Address: D80H, 3456	MSR_C1_PMON_BOX_CTRL	
Uncore C-box 1 PerfMon local box control N	isr.	Package
Register Address: D81H, 3457	MSR_C1_PMON_BOX_STATUS	
Uncore C-box 1 PerfMon local box status M	ISR.	Package
Register Address: D82H, 3458	MSR_C1_PMON_BOX_OVF_CTRL	
Uncore C-box 1 PerfMon local box overflov	v control MSR.	Package
Register Address: D90H, 3472	MSR_C1_PMON_EVNT_SEL0	
Uncore C-box 1 PerfMon event select MSR.		Package
Register Address: D91H, 3473	MSR_C1_PMON_CTR0	
Uncore C-box 1 PerfMon counter MSR.		Package
Register Address: D92H, 3474	MSR_C1_PMON_EVNT_SEL1	
Uncore C-box 1 PerfMon event select MSR		Package
Register Address: D93H, 3475	MSR_C1_PMON_CTR1	
Uncore C-box 1 PerfMon counter MSR.		Package
Register Address: D94H, 3476	MSR_C1_PMON_EVNT_SEL2	
Uncore C-box 1 PerfMon event select MSR	- -	Package
Register Address: D95H, 3477	MSR_C1_PMON_CTR2	
Uncore C-box 1 PerfMon counter MSR.		Package
Register Address: D96H, 3478	MSR_C1_PMON_EVNT_SEL3	
Uncore C-box 1 PerfMon event select MSR		Package
Register Address: D97H, 3479	MSR_C1_PMON_CTR3	
Uncore C-box 1 PerfMon counter MSR.		Package
Register Address: D98H, 3480	MSR_C1_PMON_EVNT_SEL4	
Uncore C-box 1 PerfMon event select MSR		Package
Register Address: D99H, 3481	MSR_C1_PMON_CTR4	
Uncore C-box 1 PerfMon counter MSR.		Package
Register Address: D9AH, 3482	MSR_C1_PMON_EVNT_SEL5	
Uncore C-box 1 PerfMon event select MSR		Package
Register Address: D9BH, 3483	MSR_C1_PMON_CTR5	
Uncore C-box 1 PerfMon counter MSR.		Package
Register Address: DAOH, 3488	MSR_C5_PMON_BOX_CTRL	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 5 PerfMon local box control N	ISR.	Package
Register Address: DA1H, 3489	MSR_C5_PMON_BOX_STATUS	
Uncore C-box 5 PerfMon local box status M	SR.	Package
Register Address: DA2H, 3490	MSR_C5_PMON_BOX_OVF_CTRL	
Uncore C-box 5 PerfMon local box overflow	control MSR.	Package
Register Address: DB0H, 3504	MSR_C5_PMON_EVNT_SEL0	
Uncore C-box 5 PerfMon event select MSR.		Package
Register Address: DB1H, 3505	MSR_C5_PMON_CTR0	
Uncore C-box 5 PerfMon counter MSR.		Package
Register Address: DB2H, 3506	MSR_C5_PMON_EVNT_SEL1	
Uncore C-box 5 PerfMon event select MSR.		Package
Register Address: DB3H, 3507	MSR_C5_PMON_CTR1	
Uncore C-box 5 PerfMon counter MSR.		Package
Register Address: DB4H, 3508	MSR_C5_PMON_EVNT_SEL2	
Uncore C-box 5 PerfMon event select MSR.		Package
Register Address: DB5H, 3509	MSR_C5_PMON_CTR2	
Uncore C-box 5 PerfMon counter MSR.		Package
Register Address: DB6H, 3510	MSR_C5_PMON_EVNT_SEL3	
Uncore C-box 5 PerfMon event select MSR.		Package
Register Address: DB7H, 3511	MSR_C5_PMON_CTR3	
Uncore C-box 5 PerfMon counter MSR.		Package
Register Address: DB8H, 3512	MSR_C5_PMON_EVNT_SEL4	
Uncore C-box 5 PerfMon event select MSR.		Package
Register Address: DB9H, 3513	MSR_C5_PMON_CTR4	
Uncore C-box 5 PerfMon counter MSR.		Package
Register Address: DBAH, 3514	MSR_C5_PMON_EVNT_SEL5	
Uncore C-box 5 PerfMon event select MSR.		Package
Register Address: DBBH, 3515	MSR_C5_PMON_CTR5	
Uncore C-box 5 PerfMon counter MSR.		Package
Register Address: DCOH, 3520	MSR_C3_PMON_BOX_CTRL	
Uncore C-box 3 PerfMon local box control N	isr.	Package
Register Address: DC1H, 3521	MSR_C3_PMON_BOX_STATUS	
Uncore C-box 3 PerfMon local box status M	SR.	Package
Register Address: DC2H, 3522	MSR_C3_PMON_BOX_OVF_CTRL	
Uncore C-box 3 PerfMon local box overflow	control MSR.	Package
Register Address: DD0H, 3536	MSR_C3_PMON_EVNT_SEL0	
Uncore C-box 3 PerfMon event select MSR.		Package

Register Address: Hex, Decimal	Register Name (Former Register	
Register Information / Bit Fields	Bit Description	Scope
Register Address: DD1H, 3537	MSR_C3_PMON_CTR0	
Uncore C-box 3 PerfMon counter MSR.		Package
Register Address: DD2H, 3538	MSR_C3_PMON_EVNT_SEL1	
Uncore C-box 3 PerfMon event select MSR	•	Package
Register Address: DD3H, 3539	MSR_C3_PMON_CTR1	
Uncore C-box 3 PerfMon counter MSR.	•	Package
Register Address: DD4H, 3540	MSR_C3_PMON_EVNT_SEL2	
Uncore C-box 3 PerfMon event select MSR		Package
Register Address: DD5H, 3541	MSR_C3_PMON_CTR2	
Uncore C-box 3 PerfMon counter MSR.	•	Package
Register Address: DD6H, 3542	MSR_C3_PMON_EVNT_SEL3	
Uncore C-box 3 PerfMon event select MSR		Package
Register Address: DD7H, 3543	MSR_C3_PMON_CTR3	
Uncore C-box 3 PerfMon counter MSR.		Package
Register Address: DD8H, 3544	MSR_C3_PMON_EVNT_SEL4	
Uncore C-box 3 PerfMon event select MSR		Package
Register Address: DD9H, 3545	MSR_C3_PMON_CTR4	
Uncore C-box 3 PerfMon counter MSR.		Package
Register Address: DDAH, 3546	MSR_C3_PMON_EVNT_SEL5	
Uncore C-box 3 PerfMon event select MSR		Package
Register Address: DDBH, 3547	MSR_C3_PMON_CTR5	
Uncore C-box 3 PerfMon counter MSR.	·	Package
Register Address: DEOH, 3552	MSR_C7_PMON_BOX_CTRL	
Uncore C-box 7 PerfMon local box control I	ńsr.	Package
Register Address: DE1H, 3553	MSR_C7_PMON_BOX_STATUS	
Uncore C-box 7 PerfMon local box status M	ISR.	Package
Register Address: DE2H, 3554	MSR_C7_PMON_BOX_OVF_CTRL	
Uncore C-box 7 PerfMon local box overflow	v control MSR.	Package
Register Address: DF0H, 3568	MSR_C7_PMON_EVNT_SEL0	
Uncore C-box 7 PerfMon event select MSR		Package
Register Address: DF1H, 3569	MSR_C7_PMON_CTR0	
Uncore C-box 7 PerfMon counter MSR.		Package
Register Address: DF2H, 3570	MSR_C7_PMON_EVNT_SEL1	
Uncore C-box 7 PerfMon event select MSR	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: DF3H, 3571	MSR_C7_PMON_CTR1	
Uncore C-box 7 PerfMon counter MSR.		Package
Register Address: DF4H, 3572	MSR_C7_PMON_EVNT_SEL2	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 7 PerfMon event select MSR.		Package
Register Address: DF5H, 3573	MSR_C7_PMON_CTR2	
Uncore C-box 7 PerfMon counter MSR.		Package
Register Address: DF6H, 3574	MSR_C7_PMON_EVNT_SEL3	
Uncore C-box 7 PerfMon event select MSR.		Package
Register Address: DF7H, 3575	MSR_C7_PMON_CTR3	
Uncore C-box 7 PerfMon counter MSR.	•	Package
Register Address: DF8H, 3576	MSR_C7_PMON_EVNT_SEL4	
Uncore C-box 7 PerfMon event select MSR.		Package
Register Address: DF9H, 3577	MSR_C7_PMON_CTR4	
Uncore C-box 7 PerfMon counter MSR.		Package
Register Address: DFAH, 3578	MSR_C7_PMON_EVNT_SEL5	
Uncore C-box 7 PerfMon event select MSR.	•	Package
Register Address: DFBH, 3579	MSR_C7_PMON_CTR5	
Uncore C-box 7 PerfMon counter MSR.		Package
Register Address: EOOH, 3584	MSR_R0_PMON_BOX_CTRL	
Uncore R-box 0 PerfMon local box control N	1SR.	Package
Register Address: E01H, 3585	MSR_R0_PMON_BOX_STATUS	
Uncore R-box 0 PerfMon local box status M	SR.	Package
Register Address: E02H, 3586	MSR_R0_PMON_BOX_OVF_CTRL	
Uncore R-box 0 PerfMon local box overflow	v control MSR.	Package
Register Address: E04H, 3588	MSR_R0_PMON_IPERF0_P0	
Uncore R-box 0 PerfMon IPERF0 unit Port () select MSR.	Package
Register Address: E05H, 3589	MSR_R0_PMON_IPERF0_P1	
Uncore R-box 0 PerfMon IPERF0 unit Port ?	I select MSR.	Package
Register Address: E06H, 3590	MSR_R0_PMON_IPERF0_P2	
Uncore R-box 0 PerfMon IPERF0 unit Port 2	2 select MSR.	Package
Register Address: E07H, 3591	MSR_R0_PMON_IPERF0_P3	
Uncore R-box 0 PerfMon IPERF0 unit Port	3 select MSR.	Package
Register Address: E08H, 3592	MSR_R0_PMON_IPERF0_P4	
Uncore R-box 0 PerfMon IPERF0 unit Port 4	4 select MSR.	Package
Register Address: E09H, 3593	MSR_R0_PMON_IPERF0_P5	
Uncore R-box 0 PerfMon IPERF0 unit Port	5 select MSR.	Package
Register Address: EOAH, 3594	MSR_R0_PMON_IPERF0_P6	
Uncore R-box 0 PerfMon IPERF0 unit Port 6	5 select MSR.	Package
Register Address: EOBH, 3595	MSR_R0_PMON_IPERF0_P7	
Uncore R-box 0 PerfMon IPERF0 unit Port 7	7 select MSR.	Package

Register Address: Hex, Decimal	Register Name (Former Register Nam	1
Register Information / Bit Fields	Bit Description	Scope
Register Address: EOCH, 3596	MSR_R0_PMON_QLX_P0	·
Uncore R-box 0 PerfMon QLX unit Port 0 se	elect MSR.	Package
Register Address: EODH, 3597	MSR_R0_PMON_QLX_P1	
Uncore R-box 0 PerfMon QLX unit Port 1 se	elect MSR.	Package
Register Address: EOEH, 3598	MSR_R0_PMON_QLX_P2	
Uncore R-box 0 PerfMon QLX unit Port 2 se	elect MSR.	Package
Register Address: EOFH, 3599	MSR_R0_PMON_QLX_P3	
Uncore R-box 0 PerfMon QLX unit Port 3 se	elect MSR.	Package
Register Address: E10H, 3600	MSR_R0_PMON_EVNT_SEL0	
Uncore R-box 0 PerfMon event select MSR.	•	Package
Register Address: E11H, 3601	MSR_R0_PMON_CTR0	
Uncore R-box 0 PerfMon counter MSR.		Package
Register Address: E12H, 3602	MSR_R0_PMON_EVNT_SEL1	
Uncore R-box 0 PerfMon event select MSR.		Package
Register Address: E13H, 3603	MSR_R0_PMON_CTR1	
Uncore R-box 0 PerfMon counter MSR.	•	Package
Register Address: E14H, 3604	MSR_R0_PMON_EVNT_SEL2	
Uncore R-box 0 PerfMon event select MSR.		Package
Register Address: E15H, 3605	MSR_R0_PMON_CTR2	
Uncore R-box 0 PerfMon counter MSR.		Package
Register Address: E16H, 3606	MSR_R0_PMON_EVNT_SEL3	
Uncore R-box 0 PerfMon event select MSR.		Package
Register Address: E17H, 3607	MSR_R0_PMON_CTR3	
Uncore R-box 0 PerfMon counter MSR.		Package
Register Address: E18H, 3608	MSR_R0_PMON_EVNT_SEL4	
Uncore R-box 0 PerfMon event select MSR.		Package
Register Address: E19H, 3609	MSR_R0_PMON_CTR4	
Uncore R-box 0 PerfMon counter MSR.	·	Package
Register Address: E1AH, 3610	MSR_R0_PMON_EVNT_SEL5	
Uncore R-box 0 PerfMon event select MSR.		Package
Register Address: E1BH, 3611	MSR_R0_PMON_CTR5	
Uncore R-box 0 PerfMon counter MSR.		Package
Register Address: E1CH, 3612	MSR_R0_PMON_EVNT_SEL6	
Uncore R-box 0 PerfMon event select MSR.	·	Package
Register Address: E1DH, 3613	MSR_R0_PMON_CTR6	
Uncore R-box 0 PerfMon counter MSR.		Package
Register Address: E1EH, 3614	MSR_R0_PMON_EVNT_SEL7	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore R-box 0 PerfMon event select MSR	•	Package
Register Address: E1FH, 3615	MSR_R0_PMON_CTR7	
Uncore R-box 0 PerfMon counter MSR.	•	Package
Register Address: E20H, 3616	MSR_R1_PMON_BOX_CTRL	
Uncore R-box 1 PerfMon local box control I	MSR.	Package
Register Address: E21H, 3617	MSR_R1_PMON_BOX_STATUS	
Uncore R-box 1 PerfMon local box status M	isr.	Package
Register Address: E22H, 3618	MSR_R1_PMON_BOX_OVF_CTRL	
Uncore R-box 1 PerfMon local box overflow	v control MSR.	Package
Register Address: E24H, 3620	MSR_R1_PMON_IPERF1_P8	
Uncore R-box 1 PerfMon IPERF1 unit Port	8 select MSR.	Package
Register Address: E25H, 3621	MSR_R1_PMON_IPERF1_P9	
Uncore R-box 1 PerfMon IPERF1 unit Port	9 select MSR.	Package
Register Address: E26H, 3622	MSR_R1_PMON_IPERF1_P10	
Uncore R-box 1 PerfMon IPERF1 unit Port	10 select MSR.	Package
Register Address: E27H, 3623	MSR_R1_PMON_IPERF1_P11	
Uncore R-box 1 PerfMon IPERF1 unit Port	11 select MSR.	Package
Register Address: E28H, 3624	MSR_R1_PMON_IPERF1_P12	
Uncore R-box 1 PerfMon IPERF1 unit Port	12 select MSR.	Package
Register Address: E29H, 3625	MSR_R1_PMON_IPERF1_P13	
Uncore R-box 1 PerfMon IPERF1 unit Port	13 select MSR.	Package
Register Address: E2AH, 3626	MSR_R1_PMON_IPERF1_P14	
Uncore R-box 1 PerfMon IPERF1 unit Port	14 select MSR.	Package
Register Address: E2BH, 3627	MSR_R1_PMON_IPERF1_P15	
Uncore R-box 1 PerfMon IPERF1 unit Port	15 select MSR.	Package
Register Address: E2CH, 3628	MSR_R1_PMON_QLX_P4	
Uncore R-box 1 PerfMon QLX unit Port 4 s	elect MSR.	Package
Register Address: E2DH, 3629	MSR_R1_PMON_QLX_P5	
Uncore R-box 1 PerfMon QLX unit Port 5 s	elect MSR.	Package
Register Address: E2EH, 3630	MSR_R1_PMON_QLX_P6	
Uncore R-box 1 PerfMon QLX unit Port 6 s	elect MSR.	Package
Register Address: E2FH, 3631	MSR_R1_PMON_QLX_P7	
Uncore R-box 1 PerfMon QLX unit Port 7 s	elect MSR.	Package
Register Address: E30H, 3632	MSR_R1_PMON_EVNT_SEL8	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E31H, 3633	MSR_R1_PMON_CTR8	
Uncore R-box 1 PerfMon counter MSR.		Package

Register Address: Hex, Decimal	Register Name (Form	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E32H, 3634	MSR_R1_PMON_EVNT_SEL9	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E33H, 3635	MSR_R1_PMON_CTR9	
Uncore R-box 1 PerfMon counter MSR.		Package
Register Address: E34H, 3636	MSR_R1_PMON_EVNT_SEL10	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E35H, 3637	MSR_R1_PMON_CTR10	
Uncore R-box 1 PerfMon counter MSR.		Package
Register Address: E36H, 3638	MSR_R1_PMON_EVNT_SEL11	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E37H, 3639	MSR_R1_PMON_CTR11	
Uncore R-box 1 PerfMon counter MSR.		Package
Register Address: E38H, 3640	MSR_R1_PMON_EVNT_SEL12	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E39H, 3641	MSR_R1_PMON_CTR12	
Uncore R-box 1 PerfMon counter MSR.		Package
Register Address: E3AH, 3642	MSR_R1_PMON_EVNT_SEL13	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E3BH, 3643	MSR_R1_PMON_CTR13	
Uncore R-box 1PerfMon counter MSR.		Package
Register Address: E3CH, 3644	MSR_R1_PMON_EVNT_SEL14	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E3DH, 3645	MSR_R1_PMON_CTR14	
Uncore R-box 1 PerfMon counter MSR.		Package
Register Address: E3EH, 3646	MSR_R1_PMON_EVNT_SEL15	
Uncore R-box 1 PerfMon event select MSR		Package
Register Address: E3FH, 3647	MSR_R1_PMON_CTR15	
Uncore R-box 1 PerfMon counter MSR.		Package
Register Address: E45H, 3653	MSR_B0_PMON_MATCH	
Uncore B-box 0 PerfMon local box match M	SR.	Package
Register Address: E46H, 3654	MSR_B0_PMON_MASK	
Uncore B-box 0 PerfMon local box mask MS	R	Package
Register Address: E49H, 3657	MSR_S0_PMON_MATCH	
Uncore S-box 0 PerfMon local box match M	SR.	Package
Register Address: E4AH, 3658	MSR_S0_PMON_MASK	
Uncore S-box 0 PerfMon local box mask MS	R.	Package
Register Address: E4DH, 3661	MSR_B1_PMON_MATCH	

Table 2-17. Additional MSRs in the Intel[®] Xeon[®] Processor 7500 Series (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register I	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore B-box 1 PerfMon local box match M	SR.	Package
Register Address: E4EH, 3662	MSR_B1_PMON_MASK	
Uncore B-box 1 PerfMon local box mask MS	R.	Package
Register Address: E54H, 3668	MSR_M0_PMON_MM_CONFIG	
Uncore M-box 0 PerfMon local box address	match/mask config MSR.	Package
Register Address: E55H, 3669	MSR_MO_PMON_ADDR_MATCH	
Uncore M-box 0 PerfMon local box address	match MSR.	Package
Register Address: E56H, 3670	MSR_MO_PMON_ADDR_MASK	
Uncore M-box 0 PerfMon local box address	mask MSR.	Package
Register Address: E59H, 3673	MSR_S1_PMON_MATCH	
Uncore S-box 1 PerfMon local box match M	SR.	Package
Register Address: E5AH, 3674	MSR_S1_PMON_MASK	
Uncore S-box 1 PerfMon local box mask MS	R.	Package
Register Address: E5CH, 3676	MSR_M1_PMON_MM_CONFIG	
Uncore M-box 1 PerfMon local box address	match/mask config MSR.	Package
Register Address: E5DH, 3677	MSR_M1_PMON_ADDR_MATCH	
Uncore M-box 1 PerfMon local box address	match MSR.	Package
Register Address: E5EH, 3678	MSR_M1_PMON_ADDR_MASK	
Uncore M-box 1 PerfMon local box address	mask MSR.	Package
Register Address: 3B5H, 965	MSR_UNCORE_PMC5	
See Section 21.3.1.2.2, "Uncore Performan	ce Event Configuration Facility."	Package

2.9 MSRS IN THE INTEL® XEON® PROCESSOR 5600 SERIES BASED ON WESTMERE MICROARCHITECTURE

The Intel[®] Xeon[®] Processor 5600 Series is based on Westmere microarchitecture and supports the MSR interfaces listed in Table 2-15, Table 2-16, plus additional MSRs listed in Table 2-18. These MSRs apply to the Intel Core i7, i5, and i3 processor family with a CPUID Signature DisplayFamily_DisplayModel value of 06_25H or 06_2CH; see Table 2-1.

Table 2-18. Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
Privileged post-BIOS agent must provide	a #GP handler to handle unsuccessful read of this MSR.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Register	(R/W)	Thread
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.		Package
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	5
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 core active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
39:32	Maximum Ratio Limit for 5C	Package
	Maximum turbo ratio limit of 5 core active.	
47:40	Maximum Ratio Limit for 6C	Package
	Maximum turbo ratio limit of 6 core active.	
63:48	Reserved.	
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Package

Table 2-18. Additional MSRs Supported by Intel® Processors Based on Westmere Microarchitecture (Contd.)

2.10 MSRS IN THE INTEL® XEON® PROCESSOR E7 FAMILY BASED ON WESTMERE MICROARCHITECTURE

The Intel[®] Xeon[®] Processor E7 Family is based on the Westmere microarchitecture and supports the MSR interfaces listed in Table 2-15 (except MSR address 1ADH), Table 2-16, plus additional MSRs listed in Table 2-19. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2FH.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
Privileged post-BIOS agent must provid	e a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Registe	r (R/W)	Thread
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Reserved. Attempt to read/write will ca	ause #UD.	Package
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Package
Register Address: F40H, 3904	MSR_C8_PMON_BOX_CTRL	
Uncore C-box 8 PerfMon local box cont	rol MSR.	Package
Register Address: F41H, 3905	MSR_C8_PMON_BOX_STATUS	
Uncore C-box 8 PerfMon local box state	us MSR.	Package
Register Address: F42H, 3906	MSR_C8_PMON_BOX_OVF_CTRL	
Uncore C-box 8 PerfMon local box over	flow control MSR.	Package
Register Address: F50H, 3920	MSR_C8_PMON_EVNT_SEL0	
Uncore C-box 8 PerfMon event select N	iSR.	Package
Register Address: F51H, 3921	MSR_C8_PMON_CTR0	
Uncore C-box 8 PerfMon counter MSR.		Package
Register Address: F52H, 3922	MSR_C8_PMON_EVNT_SEL1	
Uncore C-box 8 PerfMon event select N	ISR.	Package
Register Address: F53H, 3923	MSR_C8_PMON_CTR1	
Uncore C-box 8 PerfMon counter MSR.	•	Package
Register Address: F54H, 3924	MSR_C8_PMON_EVNT_SEL2	
Uncore C-box 8 PerfMon event select N	ISR.	Package
Register Address: F55H, 3925	MSR_C8_PMON_CTR2	
Uncore C-box 8 PerfMon counter MSR.		Package
Register Address: F56H, 3926	MSR_C8_PMON_EVNT_SEL3	
Uncore C-box 8 PerfMon event select N	- 1SR.	Package

Table 2-19. Additional MSRs Supported by the Intel® Xeon® Processor E7 Family

Register Address: Hex, Decimal	Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: F57H, 3927	MSR_C8_PMON_CTR3	
Uncore C-box 8 PerfMon counter MSR.		Package
Register Address: F58H, 3928	MSR_C8_PMON_EVNT_SEL4	
Uncore C-box 8 PerfMon event select M	SR.	Package
Register Address: F59H, 3929	MSR_C8_PMON_CTR4	
Uncore C-box 8 PerfMon counter MSR.		Package
Register Address: F5AH, 3930	MSR_C8_PMON_EVNT_SEL5	
Uncore C-box 8 PerfMon event select M	SR.	Package
Register Address: F5BH, 3931	MSR_C8_PMON_CTR5	
Uncore C-box 8 PerfMon counter MSR.	-	Package
Register Address: FCOH, 4032	MSR_C9_PMON_BOX_CTRL	
Uncore C-box 9 PerfMon local box contr	ol MSR.	Package
Register Address: FC1H, 4033	MSR_C9_PMON_BOX_STATUS	
Uncore C-box 9 PerfMon local box statu	s MSR.	Package
Register Address: FC2H, 4034	MSR_C9_PMON_BOX_OVF_CTRL	
Uncore C-box 9 PerfMon local box overf	low control MSR.	Package
Register Address: FD0H, 4048	MSR_C9_PMON_EVNT_SEL0	
Uncore C-box 9 PerfMon event select M	SR.	Package
Register Address: FD1H, 4049	MSR_C9_PMON_CTR0	
Uncore C-box 9 PerfMon counter MSR.		Package
Register Address: FD2H, 4050	MSR_C9_PMON_EVNT_SEL1	
Uncore C-box 9 PerfMon event select M	SR.	Package
Register Address: FD3H, 4051	MSR_C9_PMON_CTR1	
Uncore C-box 9 PerfMon counter MSR.		Package
Register Address: FD4H, 4052	MSR_C9_PMON_EVNT_SEL2	
Uncore C-box 9 PerfMon event select M	SR.	Package
Register Address: FD5H, 4053	MSR_C9_PMON_CTR2	
Uncore C-box 9 PerfMon counter MSR.	·	Package
Register Address: FD6H, 4054	MSR_C9_PMON_EVNT_SEL3	
Uncore C-box 9 PerfMon event select M	SR.	Package
Register Address: FD7H, 4055	MSR_C9_PMON_CTR3	
Uncore C-box 9 PerfMon counter MSR.		Package
Register Address: FD8H, 4056	MSR_C9_PMON_EVNT_SEL4	
Uncore C-box 9 PerfMon event select M	SR.	Package
Register Address: FD9H, 4057	MSR_C9_PMON_CTR4	
Uncore C-box 9 PerfMon counter MSR.		Package
Register Address: FDAH, 4058	MSR_C9_PMON_EVNT_SEL5	

Table 2-19. Additional MSRs Supported by the Intel® Xeon® Processor E7 Family (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 9 PerfMon event select N	ISR.	Package
Register Address: FDBH, 4059	MSR_C9_PMON_CTR5	
Uncore C-box 9 PerfMon counter MSR.		Package

Table 2-19. Additional MSRs Supported by the Intel® Xeon® Processor E7 Family (Contd.)

2.11 MSRS IN THE INTEL® PROCESSOR FAMILY BASED ON SANDY BRIDGE MICROARCHITECTURE

Table 2-20 lists model-specific registers (MSRs) that are common to the Intel[®] processor family based on Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH or 06_2DH; see Table 2-1. Additional MSRs specific to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH are listed in Table 2-21.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Proc	essors."	Thread
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "Monitor/Mwait Add	Iress Range Determination," and Table 2-2.	Thread
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Counter	," and see Table 2-2.	Thread
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Package
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 12.4.4, "Local APIC Status an	nd Location," and Table 2-2.	Thread
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Thread
31:0	SMI Count (R/O) Count SMIs.	
63:32	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (R	/w)	Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W) See Table 2-2.		Соге
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Thread
See Table 2-2.		Thead
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C3H, 195	IA32_PMC2	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C4H, 196	ІАЗ2_РМСЗ	
Performance Counter Register		Thread
See Table 2-2.		
Register Address: C5H, 197	IA32_PMC4	•
Performance Counter Register (if core r	ot shared by threads)	Соге
Register Address: C6H, 198	IA32_PMC5	
Performance Counter Register (if core r	ot shared by threads)	Core
Register Address: C7H, 199	IA32_PMC6	
Performance Counter Register (if core r		Соге
Register Address: C8H, 200	IA32_PMC7	
Performance Counter Register (if core r		Соге
Register Address: CEH, 206	MSR_PLATFORM_INFO	0010
Platform Information		Package
	model specific features enumeration. See http://biosbits.org.	T dekuge
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	1 centege
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	, sendye

Register Address: Hex, Decimal	nal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
29	Programmable TDP Limit for Turbo Mode (R/O) When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	Package
39:30	Reserved.	
47:40	Maximum Efficiency Ratio (R/O) This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	Package
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W) Note: C-state values are processor speci ACPI C-States. See http://biosbits.org.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Core
2:0	Package C-State Limit (R/W) Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit. The following C-state code name encodings are supported:	
	000b: CO/C1 (no package C-sate support) 001b: C2 010b: C6 no retention 011b: C6 retention 100b: C7 101b: C7s 111: No package C-state limit Note: This field cannot be used to limit package C-state to C3.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W) When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO) When set, locks bits 15:0 of this register until next reset.	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W) When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.	
26	C1 State Auto Demotion Enable (R/W) When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	Enable C3 Undemotion (R/W) When set, enables undemotion from demoted C3.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
28	Enable C1 Undemotion (R/W)	
	When set, enables undemotion from demoted C1.	
63:29	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Redirection in C-	state (R/W)	Соге
See http://biosbits.org.		
15:0	LVL_2 Base Address (R/W)	
	Specifies the base address visible to software for IO redirection. If IO MWAIT Redirection is enabled, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	
18:16	C-State Range (R/W)	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL[bit10]:	
	000b - C3 is the max C-State to include.	
	001b - C6 is the max C-State to include.	
	010b - C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clock See Table 2-2.	Count (R/W)	Thread
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Co See Table 2-2.	unt (R/W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	•
See Table 2-2.		Thread
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
	e a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
53:2	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope Register Address: 175H, 373 IA32_SYSENTER_ESP Thread See Table 2-2 IA32_SYSENTER_EIP Register Address: 176H, 374 Thread See Table 2-2 Register Address: 179H, 377 IA32 MCG CAP See Table 2-2 Thread IA32 MCG STATUS Register Address: 17AH, 378 **Global Machine Check Status** Thread 0 RIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If cleared, the program cannot be reliably restarted. 1 FIPV When set, bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error. 2 MCIP When set, bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception. 63:3 Reserved. Register Address: 186H, 390 IA32 PERFEVTSELO See Table 2-2. Thread IA32 PERFEVTSEL1 Register Address: 187H, 391 Thread See Table 2-2. IA32_PERFEVTSEL2 Register Address: 188H, 392 See Table 2-2 Thread Register Address: 189H, 393 IA32_PERFEVTSEL3 See Table 2-2 Thread Register Address: 18AH, 394 IA32_PERFEVTSEL4 Соге See Table 2-2. If CPUID.0AH:EAX[15:8] > 4. Register Address: 18BH, 395 IA32_PERFEVTSEL5 See Table 2-2. If CPUID.0AH:EAX[15:8] > 5. Соге Register Address: 18CH, 396 IA32 PERFEVTSEL6 See Table 2-2. If CPUID.OAH:EAX[15:8] > 6. Соге IA32 PERFEVTSEL7 Register Address: 18DH, 397 See Table 2-2. If CPUID.0AH:EAX[15:8] > 7. Соге IA32_PERF_STATUS Register Address: 198H, 408

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.	·	Package
15:0	Current Performance State Value	
63:16	Reserved.	
Register Address: 198H, 408	MSR_PERF_STATUS	
Performance Status		Package
47:32	Core Voltage (R/O)	
	P-state core voltage can be computed by	
	MSR_PERF_STATUS[37:32] * (float) 1/(2^13).	
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Thread
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
IA32_CLOCK_MODULATION MSR was o	riginally named IA32_THERM_CONTROL MSR.	
3:0	On demand Clock Modulation Duty Cycle (R/W)	
	In 6.25% increment.	
4	On demand Clock Modulation Enable (R/W)	
63:5	Reserved.	
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)		Core
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Соге
See Table 2-2.		
0	Thermal Status (R/O)	
	See Table 2-2.	
1	Thermal Status Log (R/WCO)	
	See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O)	
	See Table 2-2.	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
	See Table 2-2.	
4	Critical Temperature Status (R/O)	
	See Table 2-2.	
5	Critical Temperature Status Log (R/WCO)	
	See Table 2-2.	
6	Thermal Threshold #1 Status (R/O)	
	See Table 2-2.	

Register Address: Hex, Decima	al Register Name (Former Register Nam	e)
Register Information / Bit Field	ds Bit Description	Scope
7	Thermal Threshold #1 Log (R/WC0)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
	See Table 2-2.	
9	Thermal Threshold #2 Log (R/WCO)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
15:12	Reserved.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Misc. Processor Features (R/	-	
Allows a variety of processor funct		
0	Fast-Strings Enable	Thread
	See Table 2-2.	
6:1	Reserved.	
7	Performance Monitoring Available (R)	Thread
	See Table 2-2.	
10:8	Reserved	
11	Branch Trace Storage Unavailable (R/O)	Thread
	See Table 2-2.	
12	Processor Event Based Sampling Unavailable (R/O)	Thread
	See Table 2-2.	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	Package
	See Table 2-2.	
		Thread
18	ENABLE MONITOR FSM (R/W)	Thead
18	See Table 2-2.	medu

Register Address: Hex, Decimal	al Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
22	Limit CPUID Maxval (R/W)	Thread
	See Table 2-2.	
23	xTPR Message Disable (R/W)	Thread
	See Table 2-2.	
33:24	Reserved.	
34	XD Bit Disable (R/W)	Thread
	See Table 2-3.	
37:35	Reserved.	
38	Turbo Mode Disable (R/W)	Package
	When set to 1 on processors that support Intel Turbo Boost Technology, the turbo mode feature is disabled and the IDA_Enable feature flag will be clear (CPUID.06H: EAX[1]=0).	
	When set to a 0 on processors that support IDA, CPUID.06H: EAX[1] reports the processor's support of turbo mode is enabled.	
	Note: The power-on default value is used by BIOS to detect hardware support of turbo mode. If the power-on default value is 1, turbo mode is available in the processor. If the power-on default value is 0, turbo mode is not available.	
63:39	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Unique
15:0	Reserved.	
23:16	Temperature Target (R)	
	The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
53:24	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	•
Miscellaneous Feature Control (R/W)		
0	L2 Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	L2 Adjacent Cache Line Prefetcher Disable (R/W)	Соге
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU IP Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
63:4	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	

Register Address: Hex, Decima	I Register Name (Former Register Nar	me)
Register Information / Bit Field	s Bit Description	Scope
Offcore Response Event Select Regi	ster (R/W)	Thread
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Regi	ster (R/W)	Thread
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	
Miscellaneous Power Management C	Control	
Various model specific features enu	meration. See http://biosbits.org.	
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.	·	Package
Register Address: 1B1H, 433	IA32_PACKAGE_THERM_STATUS	
See Table 2-2.		Package
Register Address: 1B2H, 434	IA32_PACKAGE_THERM_INTERRUPT	
See Table 2-2.		Package
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select I	Register (R/W)	Thread
See Section 19.9.2, "Filtering of Last	t Branch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W))	Thread
Contains an index (bits 0-3) that poi	nts to the MSR containing the most recent branch record.	
See MSR_LASTBRANCH_0_FROM_IF	P (at 680H).	
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W)		Thread
See Table 2-2.		
0	LBR: Last Branch Record	
1	BTF	
5:2	Reserved.	
6	TR: Branch Trace	
7	BTS: Log Branch Trace Message to BTS buffer	
8	BTINT	

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope 9 BTS_OFF_OS 10 BTS_OFF_USER 11 FREEZE_LBR_ON_PMI 12 FREEZE PERFMON ON PMI 13 ENABLE UNCORE PMI 14 FREEZE WHILE SMM 63:15 Reserved Register Address: 1DDH, 477 MSR LER FROM LIP Last Exception Record From Linear IP (R/W) Thread Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. Register Address: 1DEH, 478 MSR_LER_TO_LIP Last Exception Record To Linear IP (R/W) Thread This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled. Register Address: 1F2H, 498 IA32 SMRR PHYSBASE See Table 2-2 Соге Register Address: 1F3H, 499 IA32_SMRR_PHYSMASK See Table 2-2. Соге Register Address: 1FCH, 508 MSR_POWER_CTL See http://biosbits.org. Соге Register Address: 200H, 512 IA32 MTRR PHYSBASEO See Table 2-2 Thread IA32 MTRR PHYSMASKO Register Address: 201H, 513 See Table 2-2. Thread IA32_MTRR_PHYSBASE1 Register Address: 202H, 514 See Table 2-2 Thread Register Address: 203H, 515 IA32_MTRR_PHYSMASK1 See Table 2-2 Thread IA32 MTRR PHYSBASE2 Register Address: 204H, 516 Thread See Table 2-2. Register Address: 205H, 517 IA32_MTRR_PHYSMASK2 See Table 2-2. Thread Register Address: 206H, 518 IA32 MTRR PHYSBASE3 See Table 2-2. Thread Register Address: 207H, 519 IA32 MTRR PHYSMASK3 See Table 2-2. Thread Register Address: 208H, 520 IA32_MTRR_PHYSBASE4

Register Address: Hex, Decimal Register Name (Former Register Name)		ame)
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Thread
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	
See Table 2-2.		Thread
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	
See Table 2-2.		Thread
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	
See Table 2-2.		Thread
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	
See Table 2-2.		Thread
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Thread
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Thread
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Thread
Register Address: 210H, 528	IA32_MTRR_PHYSBASE8	
See Table 2-2.		Thread
Register Address: 211H, 529	IA32_MTRR_PHYSMASK8	
See Table 2-2.		Thread
Register Address: 212H, 530	IA32_MTRR_PHYSBASE9	
See Table 2-2.		Thread
Register Address: 213H, 531	IA32_MTRR_PHYSMASK9	
See Table 2-2.		Thread
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Thread
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.		Thread
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.		Thread
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	
See Table 2-2.		Thread
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.		Thread
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.		Thread
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.		Thread

Register Address: Hex, Decimal Register Name (Former Register Name)		ame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.		Thread
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.		Thread
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Thread
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.		Thread
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.		Thread
Register Address: 280H, 640	IA32_MC0_CTL2	
See Table 2-2.		Core
Register Address: 281H, 641	IA32_MC1_CTL2	
See Table 2-2.		Core
Register Address: 282H, 642	IA32_MC2_CTL2	
See Table 2-2.		Core
Register Address: 283H, 643	IA32_MC3_CTL2	
See Table 2-2.		Соге
Register Address: 284H, 644	IA32_MC4_CTL2	
Always 0 (CMCI not supported).		Package
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W) See Table 2-2.		Thread
Register Address: 309H, 777	IA32_FIXED_CTR0	I
Fixed-Function Performance Counter R		Thread
See Table 2-2.		
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter Re See Table 2-2.	egister 1 (R/W)	Thread
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter R	egister 2 (R/W)	Thread
See Table 2-2.		
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2 and Section 19.4.1, "IA32	2_DEBUGCTL MSR."	Thread
5:0	LBR Format	
	See Table 2-2.	
6	PEBS Record Format.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
7	PEBSSaveArchRegs	
	See Table 2-2.	
11:8	PEBS_REC_FORMAT	
	See Table 2-2.	
12	SMM_FREEZE	
	See Table 2-2.	
63:13	Reserved.	
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Register	r (R/W)	Thread
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2 and Section 21.6.2.2, "Glo	bal Counter Control Facilities."	
0	Ovf_PMC0	Thread
1	Ovf_PMC1	Thread
2	Ovf_PMC2	Thread
3	Ovf_PMC3	Thread
4	Ovf_PMC4 (if CPUID.OAH:EAX[15:8] > 4)	Соге
5	Ovf_PMC5 (if CPUID.OAH:EAX[15:8] > 5)	Соге
6	Ovf_PMC6 (if CPUID.OAH:EAX[15:8] > 6)	Соге
7	Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)	Соге
31:8	Reserved.	
32	Ovf_FixedCtrO	Thread
33	Ovf_FixedCtr1	Thread
34	Ovf_FixedCtr2	Thread
60:35	Reserved.	
61	Ovf_Uncore	Thread
62	Ovf_BufDSSAVE	Thread
63	CondChgd	Thread
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2 and Section 21.6.2.2, "Glo	bal Counter Control Facilities."	Thread
0	Set 1 to enable PMCO to count.	Thread
1	Set 1 to enable PMC1 to count.	Thread
2	Set 1 to enable PMC2 to count.	Thread
3	Set 1 to enable PMC3 to count.	Thread
4	Set 1 to enable PMC4 to count (if CPUID.0AH:EAX[15:8] > 4).	Соге
5	Set 1 to enable PMC5 to count (if CPUID.OAH:EAX[15:8] > 5).	Core
6	Set 1 to enable PMC6 to count (if CPUID.OAH:EAX[15:8] > 6).	Core
7	Set 1 to enable PMC7 to count (if CPUID.OAH:EAX[15:8] > 7).	Core
-		

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope 31:8 Reserved. 32 Set 1 to enable FixedCtr0 to count. Thread 33 Thread Set 1 to enable FixedCtr1 to count. 34 Set 1 to enable FixedCtr2 to count. Thread 63:35 Reserved. 1A32 PERF GLOBAL OVF CTRL Register Address: 390H, 912 See Table 2-2 and Section 21.6.2.2, "Global Counter Control Facilities." 0 Set 1 to clear Ovf PMCO. Thread 1 Thread Set 1 to clear Ovf_PMC1. 2 Set 1 to clear Ovf PMC2. Thread 3 Set 1 to clear Ovf PMC3. Thread 4 Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4). Соге 5 Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5). Соге Соге 6 Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6). 7 Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7). Соге 31:8 Reserved. 32 Set 1 to clear Ovf FixedCtr0. Thread 33 Set 1 to clear Ovf FixedCtr1. Thread 34 Set 1 to clear Ovf FixedCtr2. Thread 60:35 Reserved. 61 Set 1 to clear Ovf_Uncore. Thread 62 Set 1 to clear Ovf BufDSSAVE. Thread 63 Set 1 to clear CondChgd. Thread Register Address: 3F1H, 1009 IA32_PEBS_ENABLE (MSR_PEBS_ENABLE) See Section 21.3.1.1.1, "Processor Event Based Sampling (PEBS)." Thread 0 Enable PEBS on IA32 PMCO. (R/W) 1 Enable PEBS on IA32_PMC1. (R/W) 2 Enable PEBS on IA32_PMC2. (R/W) 3 Enable PEBS on IA32_PMC3. (R/W) 31:4 Reserved. 32 Enable Load Latency on IA32 PMCO. (R/W) 33 Enable Load Latency on IA32_PMC1. (R/W) 34 Enable Load Latency on IA32_PMC2. (R/W) 35 Enable Load Latency on IA32_PMC3. (R/W) 62:36 Reserved. 63 Enable Precise Store (R/W) MSR PEBS LD LAT Register Address: 3F6H, 1014

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 21.3.1.1.2, "Load Latency P	erformance Monitoring Facility."	Thread
15:0	Minimum threshold latency value of tagged load operation that will be counted. (R/W)	
63:36	Reserved.	
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C3 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C6 Residency Counter. (R/O)	
	Value since last reset that this package is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C7 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C7 states. Count at the same frequency as the TSC.	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C3 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C3 states. Count at the same frequency as the TSC.	
Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C6 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C6 states. Count at the same frequency as the TSC.	
Register Address: 3FEH, 1022	MSR_CORE_C7_RESIDENCY	
Note: C-state values are processor spec ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Соге
63:0	CORE C7 Residency Counter (R/O)	
	Value since last reset that this core is in processor-specific C7 states. Count at the same frequency as the TSC.	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Соге

Register Address: Hex, Decimal	ed by Intel® Processors Based on Sandy Bridge Microarchitect Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 401H, 1025	IA32_MC0_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Соге
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
Register Address: 403H, 1027	IA32_MCO_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC N	ISRs."	Соге
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Соге
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Соге
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
Register Address: 407H, 1031	IA32_MC1_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC N	ISRs."	Соге
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Core
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Соге
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
Register Address: 40BH, 1035	IA32_MC2_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC N	ISRs."	Соге
Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Соге
Register Address: 40DH, 1037	IA32_MC3_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Соге
Register Address: 40EH, 1038	IA32_MC3_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Соге
Register Address: 40FH, 1039	IA32_MC3_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC N	ISRs."	Соге
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs."	Соге
0	PCU Hardware Error (R/W)	
	When set, enables signaling of PCU hardware detected errors.	
1	PCU Controller Error (R/W)	
	When set, enables signaling of PCU controller detected errors.	
2	PCU Firmware Error (R/W)	
	When set, enables signaling of PCU firmware detected errors.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope 63:2 Reserved. Register Address: 411H, 1041 IA32 MC4 STATUS Соге See Section 17.3.2.2, "IA32_MCi_STATUS MSRS," and Chapter 18. Register Address: 480H, 1152 IA32 VMX BASIC Reporting Register of Basic VMX Capabilities (R/O) Thread See Table 2-2 and Appendix A.1, "Basic VMX Information." Register Address: 481H, 1153 IA32 VMX PINBASED CTLS Capability Reporting Register of Pin-Based VM-Execution Controls (R/O) Thread See Table 2-2 and Appendix A.3, "VM-Execution Controls." Register Address: 482H, 1154 IA32 VMX PROCBASED CTLS Capability Reporting Register of Primary Processor-Based VM-Execution Controls (R/O) Thread See Appendix A.3, "VM-Execution Controls." Register Address: 483H, 1155 IA32 VMX EXIT CTLS Capability Reporting Register of VM-Exit Controls (R/O) Thread See Table 2-2 and Appendix A.4, "VM-Exit Controls." Register Address: 484H, 1156 IA32_VMX_ENTRY_CTLS Capability Reporting Register of VM-Entry Controls (R/O) Thread See Table 2-2 and Appendix A.5, "VM-Entry Controls." Register Address: 485H, 1157 IA32_VMX_MISC Thread Reporting Register of Miscellaneous VMX Capabilities (R/O) See Table 2-2 and Appendix A.6, "Miscellaneous Data." Register Address: 486H, 1158 IA32_VMX_CR0_FIXED0 Capability Reporting Register of CRO Bits Fixed to 0 (R/O) Thread See Table 2-2 and Appendix A.7, "VMX-Fixed Bits in CRO." Register Address: 487H, 1159 IA32 VMX CR0 FIXED1 Capability Reporting Register of CRO Bits Fixed to 1 (R/O) Thread See Table 2-2 and Appendix A.7, "VMX-Fixed Bits in CRO." Register Address: 488H, 1160 IA32 VMX CR4 FIXED0 Thread Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) See Table 2-2 and Appendix A.8, "VMX-Fixed Bits in CR4." Register Address: 489H, 1161 IA32 VMX CR4 FIXED1 Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) Thread See Table 2-2 and Appendix A.8, "VMX-Fixed Bits in CR4." Register Address: 48AH, 1162 IA32 VMX VMCS ENUM Capability Reporting Register of VMCS Field Enumeration (R/O) Thread See Table 2-2 and Appendix A.9, "VMCS Enumeration." Register Address: 48BH, 1163 IA32_VMX_PROCBASED_CTLS2 Thread Capability Reporting Register of Secondary Processor-Based VM-Execution Controls (R/O) See Appendix A.3, "VM-Execution Controls."

Register Address: Hex, Decimal	Register Name (Former Register Nam	ne)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 48CH, 1164	IA32_VMX_EPT_VPID_ENUM	
Capability Reporting Register of EPT an	d VPID (R/O)	Thread
See Table 2-2		
Register Address: 48DH, 1165	IA32_VMX_TRUE_PINBASED_CTLS	
Capability Reporting Register of Pin-Bas See Table 2-2	sed VM-Execution Flex Controls (R/O)	Thread
Register Address: 48EH, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
Capability Reporting Register of Primary See Table 2-2	y Processor-Based VM-Execution Flex Controls (R/O)	Thread
Register Address: 48FH, 1167	IA32_VMX_TRUE_EXIT_CTLS	
Capability Reporting Register of VM-Exi See Table 2-2	t Flex Controls (R/O)	Thread
Register Address: 490H, 1168	IA32_VMX_TRUE_ENTRY_CTLS	
Capability Reporting Register of VM-En See Table 2-2	try Flex Controls (R/O)	Thread
Register Address: 4C1H, 1217	IA32_A_PMC0	
See Table 2-2.		Thread
Register Address: 4C2H, 1218	IA32_A_PMC1	
See Table 2-2.		Thread
Register Address: 4C3H, 1219	IA32_A_PMC2	
See Table 2-2.		Thread
Register Address: 4C4H, 1220	IA32_A_PMC3	
See Table 2-2.		Thread
Register Address: 4C5H, 1221	IA32_A_PMC4	
See Table 2-2.	-	Соге
Register Address: 4C6H, 1222	IA32_A_PMC5	
See Table 2-2.	-	Соге
Register Address: 4C7H, 1223	IA32_A_PMC6	
See Table 2-2.		Соге
Register Address: 4C8H, 1224	IA32_A_PMC7	
See Table 2-2.		Соге
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W) See Table 2-2 and Section 21.6.3.4, "De	bug Store (DS) Mechanism."	Thread
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers used in RAPL Interfaces See Section 16.10.1, "RAPL Interfaces."		Package
Register Address: 60AH, 1546	MSR_PKGC3_IRTL	I

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Package C3 Interrupt Response Limit (R	· /W)	Package
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W) Specifies the limit that should be used to decide if the package should be put into a package C3 state.	
12:10	Time Unit (R/W) Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 60BH, 1547	MSR_PKGC6_IRTL	
be delivered to the core and serviced. Ac the core is in.	/W) or the package to exit from a C6 to a C0 state, where an interrupt request can Iditional core-exit latency may be applicable depending on the actual C-state fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 state.	
12:10	Time Unit (R/W) Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	-
Register Information / Bit Fields	Bit Description	Scope
63:16	Reserved.	
Register Address: 60DH, 1549	MSR_PKG_C2_RESIDENCY	
Note: C-state values are processor speci [.] ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
63:0	Package C2 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C2 states. Count at the same frequency as the TSC.	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package
See Section 16.10.3, "Package RAPL Dor	nain."	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O)		Package
See Section 16.10.3, "Package RAPL Dor	nain."	
Register Address: 614H, 1556	MSR_PKG_POWER_INFO	
PKG RAPL Parameters (R/W)		Package
See Section 16.10.3, "Package RAPL Dor	nain."	
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
PPO RAPL Power Limit Control (R/W)	•	Package
See Section 16.10.4, "PPO/PP1 RAPL Do	mains."	
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP	
Last Branch Record 0 From IP (R/W)	•	Thread
One of sixteen pairs of last branch recor pointers to the source instruction. See a	d registers on the last branch record stack. This part of the stack contains Iso:	
 Last Branch Record Stack TOS at 1C9 Section 19.9.1 and record format in S 		
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP	
Last Branch Record 1 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP	
Last Branch Record 2 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP	
Last Branch Record 3 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP	
Last Branch Record 4 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP	
Last Branch Record 5 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C		

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP	
Last Branch Record 6 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP	
Last Branch Record 7 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP	
Last Branch Record 8 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP	
Last Branch Record 9 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP	
Last Branch Record 10 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP	
Last Branch Record 11 From IP (R/W)	•	Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP	
Last Branch Record 12 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP	
Last Branch Record 13 From IP (R/W)	·	Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68EH, 1678	MSR_LASTBRANCH_14_FROM_IP	
Last Branch Record 14 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP	
Last Branch Record 15 From IP (R/W)	·	Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP	
Last Branch Record O To IP (R/W)		Thread
One of sixteen pairs of last branch recor pointers to the destination instruction.	d registers on the last branch record stack. This part of the stack contains	
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP	
Last Branch Record 1 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_TO_IP.	
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP	

Register Address: Hex, Decimal	Register Name (Former Register N	ame)
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 2 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP	
Last Branch Record 3 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C4H, 1732	MSR_LASTBRANCH_4_TO_IP	
Last Branch Record 4 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP	
Last Branch Record 5 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP	
Last Branch Record 6 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP	
Last Branch Record 7 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP	
Last Branch Record 8 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP	
Last Branch Record 9 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP	
Last Branch Record 10 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_TO_IP	
Last Branch Record 11 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_TO_IP	
Last Branch Record 12 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP.	
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP	
Last Branch Record 13 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_T0_IP	
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP	
Last Branch Record 14 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_	0_TO_IP.	
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_T0_IP	·

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 15 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6E0H, 1760	IA32_TSC_DEADLINE	
See Table 2-2.		Thread
Register Address: 802H–83FH, 2050– 2111	X2APIC MSRs	
See Table 2-2.		Thread
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables		Thread
See Table 2-2.		
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W)		Thread
See Table 2-2.		
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Address	(R/W)	Thread
See Table 2-2.		
Register Address: C000_0084H	IA32_FMASK	1
System Call Flag Mask (R/W)		Thread
See Table 2-2.		
Register Address: C000_0100H	IA32_FS_BASE	1
Map of BASE Address of FS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W)		Thread
See Table 2-2.		
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/V	V)	Thread
See Table 2-2.		
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W)		Thread
See Table 2-2 and Section 19.17.2, "IA32	2_TSC_AUX Register and RDTSCP Support."	

2.11.1 MSRs in the 2nd Generation Intel[®] Core[™] Processor Family Based on Sandy Bridge Microarchitecture

Table 2-21 and Table 2-22 list model-specific registers (MSRs) that are specific to the 2nd generation Intel[®] Core[™] processor family based on the Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH; see Table 2-1.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. R/W if MSR_PLATFORM_INFO.[28] = 1.	·	Package
7:0	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.	Package
15:8	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.	Package
23:16	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.	Package
31:24	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.	Package
63:32	Reserved.	
Register Address: 60CH, 1548	MSR_PKGC7_IRTL	
delivered to the core and serviced. Additic core is in.	the package to exit from a C7 to a C0 state, where interrupt request can be onal core-exit latency may be applicable depending on the actual C-state the c C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W) Specifies the limit that should be used to decide if the package should be put into a package C7 state.	
12:10	Time Unit (R/W) Specifies the encoding value of time unit of the interrupt response time limit. The following time unit encodings are supported: 000b: 1 ns 001b: 32 ns 010b: 1024 ns 011b: 32768 ns 100b: 1048576 ns 101b: 33554432 ns	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
PPO Energy Status (R/O) See Section 16.10.4, "PPO/PP1 RAPL Don	nains."	Package

Table 2-21. MSRs Supported by the 2nd Generation Intel[®] Core[™] Processors (Sandy Bridge Microarchitecture)

Table 2-21. MSRs Supported by the 2nd Generation Intel[®] Core[™] Processors (Sandy Bridge Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
PPO Balance Policy (R/W)		Package
See Section 16.10.4, "PPO/PP1 RAPL Doma	ins."	
Register Address: 640H, 1600	MSR_PP1_POWER_LIMIT	
PP1 RAPL Power Limit Control (R/W)		Package
See Section 16.10.4, "PPO/PP1 RAPL Doma	ins."	
Register Address: 641H, 1601	MSR_PP1_ENERGY_STATUS	
PP1 Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Doma	ins."	
Register Address: 642H, 1602	MSR_PP1_POLICY	
PP1 Balance Policy (R/W)		Package
See Section 16.10.4, "PPO/PP1 RAPL Doma	ins."	
See Table 2-20, Table 2-21, and Table 2-22 for MSR definitions applicable to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH.		

Table 2-22 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_2AH.

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 391H, 913	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control	•	Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4 select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: 392H, 914	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 394H, 916	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)		Package
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved.	
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
47:0	Current count.	
63:48	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (F	2/0)	Package
3:0	Report the number of C-Box units with performance counters, including processor cores and processor graphics.	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter O		Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter 1		Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter 0 Event Select M	ISR	Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb unit, Counter 1 Event Select M	SR	Package
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select M	SR	Package
Register Address: 701H, 1793	MSR_UNC_CBO_0_PERFEVTSEL1	•
Uncore C-Box 0, Counter 1 Event Select M	SR	Package
Register Address: 702H, 1794	MSR_UNC_CBO_0_PERFEVTSEL2	•
Uncore C-Box O, Counter 2 Event Select M	SR	Package
Register Address: 703H, 1795	MSR_UNC_CBO_0_PERFEVTSEL3	•
Uncore C-Box 0, Counter 3 Event Select M	SR	Package
Register Address: 705H, 1797	MSR_UNC_CBO_0_UNIT_STATUS	
Uncore C-Box 0, Unit Status for Counter 0	-3	Package
Register Address: 706H, 1798	MSR_UNC_CBO_0_PERFCTR0	•
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 707H, 1799	MSR_UNC_CBO_0_PERFCTR1	-
Uncore C-Box 0, Performance Counter 1		Package

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 708H, 1800	MSR_UNC_CBO_0_PERFCTR2	
Uncore C-Box 0, Performance Counter 2		Package
Register Address: 709H, 1801	MSR_UNC_CBO_0_PERFCTR3	
Uncore C-Box 0, Performance Counter 3		Package
Register Address: 710H, 1808	MSR_UNC_CBO_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select M	SR	Package
Register Address: 711H, 1809	MSR_UNC_CBO_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select M	SR	Package
Register Address: 712H, 1810	MSR_UNC_CBO_1_PERFEVTSEL2	
Uncore C-Box 1, Counter 2 Event Select M	SR	Package
Register Address: 713H, 1811	MSR_UNC_CBO_1_PERFEVTSEL3	
Uncore C-Box 1, Counter 3 Event Select M	SR	Package
Register Address: 715H, 1813	MSR_UNC_CBO_1_UNIT_STATUS	
Uncore C-Box 1, Unit Status for Counter 0	-3	Package
Register Address: 716H, 1814	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 717H, 1815	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1		Package
Register Address: 718H, 1816	MSR_UNC_CBO_1_PERFCTR2	
Uncore C-Box 1, Performance Counter 2		Package
Register Address: 719H, 1817	MSR_UNC_CBO_1_PERFCTR3	
Uncore C-Box 1, Performance Counter 3		Package
Register Address: 720H, 1824	MSR_UNC_CBO_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select M	SR	Package
Register Address: 721H, 1825	MSR_UNC_CBO_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select M	SR	Package
Register Address: 722H, 1826	MSR_UNC_CBO_2_PERFEVTSEL2	
Uncore C-Box 2, Counter 2 Event Select M	SR	Package
Register Address: 723H, 1827	MSR_UNC_CBO_2_PERFEVTSEL3	
Uncore C-Box 2, Counter 3 Event Select M	SR	Package
Register Address: 725H, 1829	MSR_UNC_CBO_2_UNIT_STATUS	
Uncore C-Box 2, Unit Status for Counter 0	-3	Package
Register Address: 726H, 1830	MSR_UNC_CBO_2_PERFCTRO	
Uncore C-Box 2, Performance Counter 0		Package
Register Address: 727H, 1831	MSR_UNC_CBO_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1		Package
Register Address: 728H, 1832	MSR_UNC_CBO_3_PERFCTR2	

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel® Core™ Processors (Contd.)

Register Name (Former Register Name) Register Address: Hex, Decimal Register Information / Bit Fields Bit Description Scope Uncore C-Box 3, Performance Counter 2 Package Register Address: 729H, 1833 MSR UNC CBO 3 PERFCTR3 Uncore C-Box 3, Performance Counter 3 Package Register Address: 730H, 1840 MSR UNC CBO 3 PERFEVTSELO Uncore C-Box 3, Counter 0 Event Select MSR Package MSR UNC CBO 3 PERFEVTSEL1 Register Address: 731H, 1841 Package Uncore C-Box 3, Counter 1 Event Select MSR Register Address: 732H, 1842 MSR UNC CBO 3 PERFEVTSEL2 Uncore C-Box 3, Counter 2 Event Select MSR Package Register Address: 733H, 1843 MSR_UNC_CBO_3_PERFEVTSEL3 Uncore C-Box 3, counter 3 Event Select MSR Package Register Address: 735H, 1845 MSR_UNC_CB0_3_UNIT_STATUS Uncore C-Box 3, Unit Status for Counter 0-3 Package Register Address: 736H, 1846 MSR UNC CBO 3 PERFCTRO Uncore C-Box 3, Performance Counter 0 Package Register Address: 737H, 1847 MSR UNC CBO 3 PERFCTR1 Uncore C-Box 3, Performance Counter 1 Package Register Address: 738H, 1848 MSR UNC CBO 3 PERFCTR2 Uncore C-Box 3, Performance Counter 2 Package Register Address: 739H, 1849 MSR_UNC_CBO_3_PERFCTR3 Uncore C-Box 3, Performance Counter 3 Package Register Address: 740H, 1856 MSR UNC CBO 4 PERFEVTSELO Uncore C-Box 4, Counter 0 Event Select MSR Package Register Address: 741H, 1857 MSR_UNC_CBO_4_PERFEVTSEL1 Uncore C-Box 4, Counter 1 Event Select MSR Package Register Address: 742H, 1858 MSR UNC CBO 4 PERFEVTSEL2 Uncore C-Box 4, Counter 2 Event Select MSR Package Register Address: 743H, 1859 MSR UNC CBO 4 PERFEVTSEL3 Uncore C-Box 4, Counter 3 Event Select MSR Package Register Address: 745H, 1861 MSR UNC CBO 4 UNIT STATUS Uncore C-Box 4, Unit status for Counter 0-3 Package Register Address: 746H, 1862 MSR_UNC_CBO_4_PERFCTR0 Uncore C-Box 4, Performance Counter 0 Package Register Address: 747H, 1863 MSR_UNC_CBO_4_PERFCTR1 Package Uncore C-Box 4, Performance Counter 1 MSR_UNC_CBO_4_PERFCTR2 Register Address: 748H, 1864 Uncore C-Box 4, Performance Counter 2 Package

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 749H, 1865	MSR_UNC_CBO_4_PERFCTR3	
Uncore C-Box 4, Performance Counter 3		Package

Table 2-22. Uncore PMU MSRs Supported by 2nd Generation Intel[®] Core[™] Processors (Contd.)

2.11.2 MSRs in the Intel[®] Xeon[®] Processor E5 Family Based on Sandy Bridge Microarchitecture

Table 2-23 lists additional model-specific registers (MSRs) that are specific to the Intel[®] Xeon[®] Processor E5 Family based on Sandy Bridge microarchitecture. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2DH, and also support MSRs listed in Table 2-20 and Table 2-24.

Table 2-23. Additional MSRs Supported by the Intel[®] Xeon[®] Processors E5 Family Based on Sandy Bridge Microarchitecture

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 17FH, 383	MSR_ERROR_CONTROL	
	MC Bank Error Configuration (R/W)	Package
0	Reserved.	
1	MemError Log Enable (R/W)	
	When set, enables IMC status bank to log additional info in bits 36:32.	
63:2	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode	•	Package
R/O if MSR_PLATFORM_INFO.[28] = 0. RA	/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 cores active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 cores active.	
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 cores active.	
39:32	Maximum Ratio Limit for 5C	Package
	Maximum turbo ratio limit of 5 cores active.	
47:40	Maximum Ratio Limit for 6C	Package
	Maximum turbo ratio limit of 6 cores active.	
55:48	Maximum Ratio Limit for 7C	Package
	Maximum turbo ratio limit of 7 cores active.	
63:56	Maximum Ratio Limit for 8C	Package
	Maximum turbo ratio limit of 8 cores active.	
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.	*	Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 39CH, 924	MSR_PEBS_NUM_ALT	
ENABLE_PEBS_NUM_ALT (R/W)		Package
0	ENABLE_PEBS_NUM_ALT (R/W)	
	Write 1 to enable alternate PEBS counting logic for specific events requiring additional configuration, see <u>https://perfmon-events.intel.com/</u> .	
63:1	Reserved, must be zero.	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 415H, 1045	IA32_MC5_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register N	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Package
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Package
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Package
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Package
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC M	ISRs."	Package
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	JS MSRS," and Chapter 18.	Package
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR	MSRs."	Package
Register Address: 427H, 1063	IA32_MC9_MISC	•
See Section 17.3.2.4, "IA32_MCi_MISC M	ISRs."	Package

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI		Package
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	SRs."	Package
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	SRs."	Package
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs."	Package
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	FRs."	Package
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs."	Package
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	SRs."	Package
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs."	Package
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR M	ISRs."	Package
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MS	SRs."	Package
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs."	Package
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 43AH, 1082	IA32_MC14_ADDR	

Register Address: Hex, Decimal	Register Name (Former Register N	Name)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Package
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 17.3.2.4, "IA32_MCi_MIS0	C MSRs."	Package
Register Address: 43CH, 1084	IA32_MC15_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 18.	Package
Register Address: 43EH, 1086	IA32_MC15_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Package
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 17.3.2.4, "IA32_MCi_MIS0	C MSRs."	Package
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 18.	Package
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Package
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC	C MSRs."	Package
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 18.	Package
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Package
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC	C MSRs."	Package
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Package
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 17.3.2.2, "IA32_MCi_STA	TUS MSRS," and Chapter 18.	Package
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADD	R MSRs."	Package
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC	C MSRs."	Package
Register Address: 44CH, 1100	IA32_MC19_CTL	
 See Section 17.3.2.1, "IA32_MCi_CTL	MSRs."	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS	MSRS," and Chapter 18.	Package
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MS	SRs."	Package
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.4, "IA32_MCi_MISC MSI	Rs."	Package
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	
Package RAPL Perf Status (R/O)		Package
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W) See Section 16.10.5, "DRAM RAPL Domair	."	Package
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	·
DRAM Energy Status (R/O)		Package
See Section 16.10.5, "DRAM RAPL Domain	l."	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R/C See Section 16.10.5, "DRAM RAPL Domain		Package
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)	•	Package
See Section 16.10.5, "DRAM RAPL Domain	l."	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Dom	ains."	
See Table 2-20, Table 2-23, and Table 2-2 DisplayFamily_DisplayModel value of 06_2	24 for MSR definitions applicable to processors with a CPUID Signature 2DH.	

2.11.3 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 Family

Intel Xeon Processor E5 family is based on the Sandy Bridge microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-24. For complete details of the uncore PMU, refer to the Intel Xeon Processor E5 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_2DH.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C08H, 3080	MSR_U_PMON_UCLK_FIXED_CTL	
Uncore U-box UCLK Fixed Counter Control		Package
Register Address: CO9H, 3081	MSR_U_PMON_UCLK_FIXED_CTR	

Table 2-24. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore U-box UCLK Fixed Counter	-	Package
Register Address: C10H, 3088	MSR_U_PMON_EVNTSEL0	
Uncore U-box PerfMon Event Select for U-	box Counter 0	Package
Register Address: C11H, 3089	MSR_U_PMON_EVNTSEL1	
Uncore U-box PerfMon Event Select for U-	box Counter 1	Package
Register Address: C16H, 3094	MSR_U_PMON_CTR0	
Uncore U-box PerfMon Counter 0		Package
Register Address: C17H, 3095	MSR_U_PMON_CTR1	
Uncore U-box PerfMon Counter 1	-	Package
Register Address: C24H, 3108	MSR_PCU_PMON_BOX_CTL	
Uncore PCU PerfMon for PCU-box-wide Cor	ntrol	Package
Register Address: C30H, 3120	MSR_PCU_PMON_EVNTSEL0	
Uncore PCU PerfMon Event Select for PCU	Counter 0	Package
Register Address: C31H, 3121	MSR_PCU_PMON_EVNTSEL1	
Uncore PCU PerfMon Event Select for PCU	Counter 1	Package
Register Address: C32H, 3122	MSR_PCU_PMON_EVNTSEL2	
Uncore PCU PerfMon Event Select for PCU	Counter 2	Package
Register Address: C33H, 3123	MSR_PCU_PMON_EVNTSEL3	
Uncore PCU PerfMon Event Select for PCU	Counter 3	Package
Register Address: C34H, 3124	MSR_PCU_PMON_BOX_FILTER	
Uncore PCU PerfMon box-wide Filter		Package
Register Address: C36H, 3126	MSR_PCU_PMON_CTR0	
Uncore PCU PerfMon Counter 0		Package
Register Address: C37H, 3127	MSR_PCU_PMON_CTR1	
Uncore PCU PerfMon Counter 1		Package
Register Address: C38H, 3128	MSR_PCU_PMON_CTR2	
Uncore PCU PerfMon Counter 2	-	Package
Register Address: C39H, 3129	MSR_PCU_PMON_CTR3	
Uncore PCU PerfMon Counter 3	-	Package
Register Address: D04H, 3332	MSR_C0_PMON_BOX_CTL	
Uncore C-box 0 PerfMon Local Box Wide Co	ontrol	Package
Register Address: D10H, 3344	MSR_CO_PMON_EVNTSEL0	
Uncore C-box 0 PerfMon Event Select for 0	C-box 0 Counter 0	Package
Register Address: D11H, 3345	MSR_C0_PMON_EVNTSEL1	
Uncore C-box 0 PerfMon Event Select for 0	-box 0 Counter 1	Package
Register Address: D12H, 3346	MSR_C0_PMON_EVNTSEL2	
Uncore C-box 0 PerfMon Event Select for 0	E-box 0 Counter 2	Package

Table 2-24. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)

Table 2-24	Uncore PMU	MSRs in Intel [®]	Xeon [®] Processor	E5 Family (Contd.)
------------	------------	----------------------------	-----------------------------	-------------	---------

Register Address: Hex, Decimal	Register Name (Former Regi	ister Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: D13H, 3347	MSR_CO_PMON_EVNTSEL3	
Uncore C-box 0 PerfMon Event Select for C-	box 0 Counter 3	Package
Register Address: D14H, 3348	MSR_C0_PMON_BOX_FILTER	
Uncore C-box 0 PerfMon Box Wide Filter		Package
Register Address: D16H, 3350	MSR_CO_PMON_CTR0	
Uncore C-box 0 PerfMon Counter 0	·	Package
Register Address: D17H, 3351	MSR_C0_PMON_CTR1	
Uncore C-box 0 PerfMon Counter 1	·	Package
Register Address: D18H, 3352	MSR_C0_PMON_CTR2	
Uncore C-box 0 PerfMon Counter 2	-	Package
Register Address: D19H, 3353	MSR_CO_PMON_CTR3	
Uncore C-box 0 PerfMon Counter 3		Package
Register Address: D24H, 3364	MSR_C1_PMON_BOX_CTL	
Uncore C-box 1 PerfMon Local Box Wide Co	ntrol	Package
Register Address: D30H, 3376	MSR_C1_PMON_EVNTSEL0	
Uncore C-box 1 PerfMon Event Select for C-	box 1 Counter 0	Package
Register Address: D31H, 3377	MSR_C1_PMON_EVNTSEL1	
Uncore C-box 1 PerfMon Event Select for C-	box 1 Counter 1	Package
Register Address: D32H, 3378	MSR_C1_PMON_EVNTSEL2	
Uncore C-box 1 PerfMon Event Select for C-	box 1 Counter 2	Package
Register Address: D33H, 3379	MSR_C1_PMON_EVNTSEL3	
Uncore C-box 1 PerfMon Event Select for C-	box 1 Counter 3	Package
Register Address: D34H, 3380	MSR_C1_PMON_BOX_FILTER	
Uncore C-box 1 PerfMon Box Wide Filter		Package
Register Address: D36H, 3382	MSR_C1_PMON_CTR0	
Uncore C-box 1 PerfMon Counter 0		Package
Register Address: D37H, 3383	MSR_C1_PMON_CTR1	
Uncore C-box 1 PerfMon Counter 1	·	Package
Register Address: D38H, 3384	MSR_C1_PMON_CTR2	
Uncore C-box 1 PerfMon Counter 2		Package
Register Address: D39H, 3385	MSR_C1_PMON_CTR3	
Uncore C-box 1 PerfMon Counter 3		Package
Register Address: D44H, 3396	MSR_C2_PMON_BOX_CTL	
Uncore C-box 2 PerfMon Local Box Wide Co	ntrol	Package
Register Address: D50H, 3408	MSR_C2_PMON_EVNTSEL0	
Uncore C-box 2 PerfMon Event Select for C-	box 2 Counter 0	Package
Register Address: D51H, 3409	MSR_C2_PMON_EVNTSEL1	

Table 2-24. Unco Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 2 PerfMon Event Select for C	-box 2 Counter 1	Package
Register Address: D52H, 3410	MSR_C2_PMON_EVNTSEL2	
Uncore C-box 2 PerfMon Event Select for C	-box 2 Counter 2	Package
Register Address: D53H, 3411	MSR_C2_PMON_EVNTSEL3	
Uncore C-box 2 PerfMon Event Select for C	-box 2 Counter 3	Package
Register Address: D54H, 3412	MSR_C2_PMON_BOX_FILTER	
Uncore C-box 2 PerfMon Box Wide Filter		Package
Register Address: D56H, 3414	MSR_C2_PMON_CTR0	
Uncore C-box 2 PerfMon Counter 0		Package
Register Address: D57H, 3415	MSR_C2_PMON_CTR1	
Uncore C-box 2 PerfMon Counter 1		Package
Register Address: D58H, 3416	MSR_C2_PMON_CTR2	
Uncore C-box 2 PerfMon Counter 2		Package
Register Address: D59H, 3417	MSR_C2_PMON_CTR3	
Uncore C-box 2 PerfMon Counter 3		Package
Register Address: D64H, 3428	MSR_C3_PMON_BOX_CTL	
Uncore C-box 3 PerfMon Local Box Wide Co	ntrol	Package
Register Address: D70H, 3440	MSR_C3_PMON_EVNTSEL0	
Uncore C-box 3 PerfMon Event Select for C	-box 3 Counter 0	Package
Register Address: D71H, 3441	MSR_C3_PMON_EVNTSEL1	
Uncore C-box 3 PerfMon Event Select for C	-box 3 Counter 1	Package
Register Address: D72H, 3442	MSR_C3_PMON_EVNTSEL2	
Uncore C-box 3 PerfMon Event Select for C	-box 3 Counter 2	Package
Register Address: D73H, 3443	MSR_C3_PMON_EVNTSEL3	
Uncore C-box 3 PerfMon Event Select for C	-box 3 Counter 3	Package
Register Address: D74H, 3444	MSR_C3_PMON_BOX_FILTER	
Uncore C-box 3 PerfMon Box Wide Filter		Package
Register Address: D76H, 3446	MSR_C3_PMON_CTR0	
Uncore C-box 3 PerfMon Counter 0	•	Package
Register Address: D77H, 3447	MSR_C3_PMON_CTR1	
Uncore C-box 3 PerfMon Counter 1		Package
Register Address: D78H, 3448	MSR_C3_PMON_CTR2	
Uncore C-box 3 PerfMon Counter 2		Package
Register Address: D79H, 3449	MSR_C3_PMON_CTR3	
Uncore C-box 3 PerfMon Counter 3	·	Package
Register Address: D84H, 3460	MSR_C4_PMON_BOX_CTL	
Uncore C-box 4 PerfMon Local Box Wide Co	ontrol	Package

Table 2-24. Uncore PMU MSRs in Intel[®] Xeon[®] Processor E5 Family (Contd.)

Table 2-24. Uncore PMU MSRs in Intel® Xeon® Processor E5 Family (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: D90H, 3472	MSR_C4_PMON_EVNTSEL0	·
Uncore C-box 4 PerfMon Event Select for C-	box 4 Counter 0	Package
Register Address: D91H, 3473	MSR_C4_PMON_EVNTSEL1	
Uncore C-box 4 PerfMon Event Select for C-	box 4 Counter 1	Package
Register Address: D92H, 3474	MSR_C4_PMON_EVNTSEL2	
Uncore C-box 4 PerfMon Event Select for C-	box 4 Counter 2	Package
Register Address: D93H, 3475	MSR_C4_PMON_EVNTSEL3	
Uncore C-box 4 PerfMon Event Select for C-	box 4 Counter 3	Package
Register Address: D94H, 3476	MSR_C4_PMON_BOX_FILTER	
Uncore C-box 4 PerfMon Box Wide Filter	•	Package
Register Address: D96H, 3478	MSR_C4_PMON_CTR0	
Uncore C-box 4 PerfMon Counter 0	·	Package
Register Address: D97H, 3479	MSR_C4_PMON_CTR1	
Uncore C-box 4 PerfMon Counter 1	·	Package
Register Address: D98H, 3480	MSR_C4_PMON_CTR2	
Uncore C-box 4 PerfMon Counter 2	-	Package
Register Address: D99H, 3481	MSR_C4_PMON_CTR3	
Uncore C-box 4 PerfMon Counter 3		Package
Register Address: DA4H, 3492	MSR_C5_PMON_BOX_CTL	
Uncore C-box 5 PerfMon Local Box Wide Cor	ntrol	Package
Register Address: DB0H, 3504	MSR_C5_PMON_EVNTSEL0	
Uncore C-box 5 PerfMon Event Select for C-	box 5 Counter 0	Package
Register Address: DB1H, 3505	MSR_C5_PMON_EVNTSEL1	
Uncore C-box 5 PerfMon Event Select for C-	box 5 Counter 1	Package
Register Address: DB2H, 3506	MSR_C5_PMON_EVNTSEL2	
Uncore C-box 5 PerfMon Event Select for C-	box 5 Counter 2	Package
Register Address: DB3H, 3507	MSR_C5_PMON_EVNTSEL3	
Uncore C-box 5 PerfMon Event Select for C-	box 5 Counter 3	Package
Register Address: DB4H, 3508	MSR_C5_PMON_BOX_FILTER	
Uncore C-box 5 PerfMon Box Wide Filter		Package
Register Address: DB6H, 3510	MSR_C5_PMON_CTR0	
Uncore C-box 5 PerfMon Counter 0		Package
Register Address: DB7H, 3511	MSR_C5_PMON_CTR1	
Uncore C-box 5 PerfMon Counter 1		Package
Register Address: DB8H, 3512	MSR_C5_PMON_CTR2	
Uncore C-box 5 PerfMon Counter 2		Package
Register Address: DB9H, 3513	MSR_C5_PMON_CTR3	

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-box 5 PerfMon Counter 3		Package
Register Address: DC4H, 3524	MSR_C6_PMON_BOX_CTL	
Uncore C-box 6 PerfMon Local Box Wide Co	ntrol	Package
Register Address: DD0H, 3536	MSR_C6_PMON_EVNTSEL0	
Uncore C-box 6 PerfMon Event Select for C-	box 6 Counter 0	Package
Register Address: DD1H, 3537	MSR_C6_PMON_EVNTSEL1	
Uncore C-box 6 PerfMon Event Select for C-	box 6 Counter 1	Package
Register Address: DD2H, 3538	MSR_C6_PMON_EVNTSEL2	
Uncore C-box 6 PerfMon Event Select for C-	box 6 Counter 2	Package
Register Address: DD3H, 3539	MSR_C6_PMON_EVNTSEL3	
Uncore C-box 6 PerfMon Event Select for C-	box 6 Counter 3	Package
Register Address: DD4H, 3540	MSR_C6_PMON_BOX_FILTER	
Uncore C-box 6 PerfMon Box Wide Filter	+	Package
Register Address: DD6H, 3542	MSR_C6_PMON_CTR0	
Uncore C-box 6 PerfMon Counter 0		Package
Register Address: DD7H, 3543	MSR_C6_PMON_CTR1	
Uncore C-box 6 PerfMon Counter 1		Package
Register Address: DD8H, 3544	MSR_C6_PMON_CTR2	
Uncore C-box 6 PerfMon Counter 2	•	Package
Register Address: DD9H, 3545	MSR_C6_PMON_CTR3	
Uncore C-box 6 PerfMon Counter 3		Package
Register Address: DE4H, 3556	MSR_C7_PMON_BOX_CTL	
Uncore C-box 7 PerfMon Local Box Wide Co	ntrol	Package
Register Address: DF0H, 3568	MSR_C7_PMON_EVNTSEL0	
Uncore C-box 7 PerfMon Event Select for C-	box 7 Counter 0	Package
Register Address: DF1H, 3569	MSR_C7_PMON_EVNTSEL1	
Uncore C-box 7 PerfMon Event Select for C-	box 7 Counter 1	Package
Register Address: DF2H, 3570	MSR_C7_PMON_EVNTSEL2	
Uncore C-box 7 PerfMon Event Select for C-	box 7 Counter 2	Package
Register Address: DF3H, 3571	MSR_C7_PMON_EVNTSEL3	
Uncore C-box 7 PerfMon Event Select for C-	box 7 Counter 3	Package
Register Address: DF4H, 3572	MSR_C7_PMON_BOX_FILTER	
Uncore C-box 7 PerfMon Box Wide Filter	·	Package
Register Address: DF6H, 3574	MSR_C7_PMON_CTR0	
Uncore C-box 7 PerfMon Counter 0	·	Package
Register Address: DF7H, 3575	MSR_C7_PMON_CTR1	
Uncore C-box 7 PerfMon Counter 1	•	Package

Table 2-24. Uncore PMU MSRs in Intel[®] Xeon[®] Processor E5 Family (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: DF8H, 3576	MSR_C7_PMON_CTR2	
Uncore C-box 7 PerfMon Counter 2	•	Package
Register Address: DF9H, 3577	MSR_C7_PMON_CTR3	
Uncore C-box 7 PerfMon Counter 3	•	Package

Table 2-24. Uncore PMU MSRs in Intel[®] Xeon[®] Processor E5 Family (Contd.)

2.12 MSRS IN THE 3RD GENERATION INTEL[®] CORE[™] PROCESSOR FAMILY BASED ON IVY BRIDGE MICROARCHITECTURE

The 3rd generation Intel[®] Core[™] processor family and the Intel[®] Xeon[®] processor E3-1200v2 product family based on Ivy Bridge microarchitecture support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, and Table 2-25. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3AH.

Table 2-25. Additional MSRs Supported by 3rd Generation Intel[®] Core[™] Processors Based on Ivy Bridge Microarchitecture

Register Address: Hex, Decimal	ecimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and other r	nodel specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio $*$ 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates that TDP Limit for Turbo mode is not programmable.	
31:30	Reserved.	
32	Low Power Mode Support (LPM) (R/O)	Package
	When set to 1, indicates that LPM is supported. When set to 0, indicates LPM is not supported.	
34:33	Number of ConfigTDP Levels (R/O)	Package
	00: Only Base TDP level available.	
	01: One additional TDP level available.	
	02: Two additional TDP level available.	
	03: Reserved	
39:35	Reserved.	

Table 2-25. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope	
47:40	Maximum Efficiency Ratio (R/O) This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	Package	
55:48	Minimum Operating Ratio (R/O) Contains the minimum supported operating ratio in units of 100 MHz.	Package	
63:56	Reserved.		
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL		
-	C-State Configuration Control (R/W)	Соге	
	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-States.		
	See http://biosbits.org.		
2:0	Package C-State Limit (R/W)		
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.		
	The following C-state code name encodings are supported:		
	000b: C0/C1 (no package C-sate support)		
	001b: C2		
	010b: C6 no retention		
	011b: C6 retention		
	100b: C7		
	101b: C7s		
	111: No package C-state limit.		
	Note: This field cannot be used to limit package C-state to C3.		
9:3	Reserved.		
10	I/O MWAIT Redirection Enable (R/W)		
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.		
14:11	Reserved.		
15	CFG Lock (R/WO)		
	When set, locks bits 15:0 of this register until next reset.		
24:16	Reserved		
25	C3 State Auto Demotion Enable (R/W)		
	When set, the processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.		
26	C1 State Auto Demotion Enable (R/W)		
	When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.		
27	Enable C3 Undemotion (R/W)		
	When set, enables undemotion from demoted C3.		

Table 2-25. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
28	Enable C1 Undemotion (R/W)	
	When set, enables undemotion from demoted C1.	
63:29	Reserved.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Do	mains."	
Register Address: 648H, 1608	MSR_CONFIG_TDP_NOMINAL	
Base TDP Ratio (R/O)		Package
7:0	Config_TDP_Base	
	Base TDP level ratio to be used for this specific processor (in units of 100 MHz).	
63:8	Reserved.	
Register Address: 649H, 1609	MSR_CONFIG_TDP_LEVEL1	
	ConfigTDP Level 1 ratio and power level (R/O)	Package
14:0	PKG_TDP_LVL1	
	Power setting for ConfigTDP Level 1.	
15	Reserved.	
23:16	Config_TDP_LVL1_Ratio	
	ConfigTDP level 1 ratio to be used for this specific processor.	
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL1	
	Max Power setting allowed for ConfigTDP Level 1.	
47	Reserved.	
62:48	PKG_MIN_PWR_LVL1	
	MIN Power setting allowed for ConfigTDP Level 1.	
63	Reserved.	
Register Address: 64AH, 1610	MSR_CONFIG_TDP_LEVEL2	
ConfigTDP Level 2 ratio and power level	(R/O)	Package
14:0	PKG_TDP_LVL2	
	Power setting for ConfigTDP Level 2.	
15	Reserved.	
23:16	Config_TDP_LVL2_Ratio	
	ConfigTDP level 2 ratio to be used for this specific processor.	
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL2	
	Max Power setting allowed for ConfigTDP Level 2.	
47	Reserved.	

Table 2-25. Additional MSRs Supported by 3rd Generation Intel® Core™ Processors Based on Ivy Bridge
Microarchitecture (Contd.)

Register Address: Hex, Decimal	nal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
62:48	PKG_MIN_PWR_LVL2	
	MIN Power setting allowed for ConfigTDP Level 2.	
63	Reserved.	
Register Address: 64BH, 1611	MSR_CONFIG_TDP_CONTROL	
ConfigTDP Control (R/W)	·	Package
1:0	TDP_LEVEL (RW/L)	
	System BIOS can program this field.	
30:2	Reserved.	
31	Config_TDP_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	
ConfigTDP Control (R/W)	·	Package
7:0	MAX_NON_TURBO_RATIO (RW/L)	
	System BIOS can program this field.	
30:8	Reserved.	
31	TURBO_ACTIVATION_RATIO_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
See Table 2-20, Table 2-21, and Table 2- DisplayFamily_DisplayModel value of 06	-22 for other MSR definitions applicable to processors with a CPUID Signatu _3AH.	ге

2.12.1 MSRs in the Intel[®] Xeon[®] Processor E5 v2 Product Family Based on Ivy Bridge-E Microarchitecture

Table 2-26 lists model-specific registers (MSRs) that are specific to the Intel[®] Xeon[®] Processor E5 v2 Product Family (based on Ivy Bridge-E microarchitecture). These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3EH; see Table 2-1. These processors supports the MSR interfaces listed in Table 2-20 and Table 2-26.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Number 6	Enable Control (R/W)	Package
0	LockOut (R/WO)	
	See Table 2-2.	
1	Enable_PPIN (R/W)	
	See Table 2-2.	
63:2	Reserved.	

Register Address: Hex, Decima	Register Name (Former Register Name)	
Register Information / Bit Field	ds Bit Description	Scope
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	
Protected Processor Inventory Nun	nber (R/O)	Package
63:0	Protected Processor Inventory Number (R/O)	
	See Table 2-2.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information	L	Package
Contains power management and o	ther model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	
22:16	Reserved.	
23	PPIN_CAP (R/O)	Package
	When set to 1, indicates that Protected Processor Inventory Number (PPIN) capability can be enabled for a privileged system inventory agent to read PPIN from MSR_PPIN.	
	When set to 0, PPIN capability is not supported. An attempt to access MSR_PPIN_CTL or MSR_PPIN will cause #GP.	
27:24	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
30	Programmable TJ OFFSET (R/O)	Package
	When set to 1, indicates that MSR_TEMPERATURE_TARGET.[27:24] is valid and writable to specify a temperature offset.	
39:31	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W) Note: C-state values are processor ACPI C-states. See http://biosbits.or	, specific C-state code names, unrelated to MWAIT extension C-state parameters or	Соге

Table 2-26. MSRs Supported by the Intel[®] Xeon[®] Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-sate support)	
	001b: C2	
	010b: C6 no retention	
	011b: C6 retention	
	100b: C7	
	101b: C7s	
	111: No package C-state limit.	
	Note: This field cannot be used to limit package C-state to C3.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO register specified by MSR_PMG_IO_CAPTURE_BASE to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/WO)	
	When set, locks bits 15:0 of this register until next reset.	
63:16	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)	-	Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved.	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
25	Reserved.	
26	MCG_ELOG_P	
63:27	Reserved.	
Register Address: 17FH, 383	MSR_ERROR_CONTROL	
MC Bank Error Configuration (R/W)		Package
0	Reserved.	
1	MemError Log Enable (R/W)	
	When set, enables IMC status bank to log additional info in bits 36:32.	
63:2	Reserved.	

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R/O) The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	
27:24	TCC Activation Offset (R/W) Specifies a temperature offset in degrees C from the temperature target (bits 23:16). PROCHOT# will assert at the offset target temperature. Write is permitted only if MSR_PLATFORM_INFO.[30] is set.	
63:28	Reserved.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0. I	R/W if MSR_PLATFORM_INFO.[28] = 1.	Package
7:0	Maximum Ratio Limit for 9C Maximum turbo ratio limit of 9 core active.	Package
15:8	Maximum Ratio Limit for 10C Maximum turbo ratio limit of 10 core active.	Package
23:16	Maximum Ratio Limit for 11C Maximum turbo ratio limit of 11 core active.	Package
31:24	Maximum Ratio Limit for 12C Maximum turbo ratio limit of 12 core active.	Package
63:32	Reserved.	
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	·
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 294H, 660	IA32_MC20_CTL2	
See Table 2-2.		Package
Register Address: 295H, 661	IA32_MC21_CTL2	
See Table 2-2.		Package
Register Address: 296H, 662	IA32_MC22_CTL2	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Package
Register Address: 297H, 663	IA32_MC23_CTL2IA32_MC23_CTL2	
See Table 2-2.		Package
Register Address: 298H, 664	IA32_MC24_CTL2	
See Table 2-2.		Package
Register Address: 299H, 665	IA32_MC25_CTL2	
See Table 2-2.		Package
Register Address: 29AH, 666	IA32_MC26_CTL2	
See Table 2-2.		Package
Register Address: 29BH, 667	IA32_MC27_CTL2	
See Table 2-2.		Package
Register Address: 29CH, 668	IA32_MC28_CTL2	
See Table 2-2.		Package
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the l	ntel QPI module.	
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the l	ntel QPI module.	

Table 2-26. MSRs Supported by the Intel[®] Xeon[®] Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	iRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the In	tel QPI module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the In	tel QPI module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	;Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	om the two home agents.	

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC7 and MC 8 report MC errors fr	rom the two home agents.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	GRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	_
Register Address: 428H, 1064	IA32_MC10_CTL	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	Frs." through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	_
Register Address: 42AH, 1066	IA32_MC10_ADDR	
	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
	Frs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC en	rors from each channel of the integrated memory controllers.	
Register Address: 42CH, 1068	IA32_MC11_CTL	·
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs."	Package
Bank MC11 reports MC errors from a spo	ecific channel of the integrated memory controller.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	·
See Section 17.3.2.1, "IA32_MCi_CTL MS	GRs."	Package
Bank MC11 reports MC errors from a spo	ecific channel of the integrated memory controller.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	•
See Section 17.3.2.1, "IA32_MCi_CTL MS		Package
	ecific channel of the integrated memory controller.	
Register Address: 42FH, 1071	IA32_MC11_MISC	1
See Section 17.3.2.1, "IA32_MCi_CTL MS		Package
	ecific channel of the integrated memory controller.	

Table 2-26. MSRs Supported by the Intel[®] Xeon[®] Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	FRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	rors from each channel of the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Poplys MCO through MC 16 soport MC or	rors from each channel of the integrated memory controllers.	

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 43DH, 1085	IA32_MC15_STATUS	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 43EH, 1086	IA32_MC15_ADDR	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
egister Address: 440H, 1088	IA32_MC16_CTL	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
egister Address: 441H, 1089	IA32_MC16_STATUS	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
egister Address: 442H, 1090	IA32_MC16_ADDR	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
egister Address: 443H, 1091	IA32_MC16_MISC	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
egister Address: 444H, 1092	IA32_MC17_CTL	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 445H, 1093	IA32_MC17_STATUS	
	Frs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 446H, 1094	IA32_MC17_ADDR	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC17 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 447H, 1095	IA32_MC17_MISC	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	GRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 448H, 1096	IA32_MC18_CTL	
ee Section 17.3.2.1, "IA32_MCi_CTL MS	L SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ecific CBo (core broadcast) and its corresponding slice of L3.	
· · · · · · · · · · · · · · · · · · ·	IA32_MC18_STATUS	
egister Address: 449H, 1097		
	GRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package

Table 2-26. MSRs Supported by the Intel[®] Xeon[®] Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 452H, 1106	IA32_MC20_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 453H, 1107	IA32_MC20_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Bank MC20 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 454H, 1108	IA32_MC21_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from a spe	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Rank MC21 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 458H, 1112	IA32_MC22_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 459H, 1113	IA32_MC22_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45AH, 1114	IA32_MC22_ADDR	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 45BH, 1115	IA32_MC22_MISC	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC22 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 45CH, 1116	IA32_MC23_CTL	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 45DH, 1117	IA32_MC23_STATUS	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 45EH, 1118	IA32_MC23_ADDR	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 45FH, 1119	IA32_MC23_MISC	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC23 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 460H, 1120	IA32_MC24_CTL	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 461H, 1121	IA32_MC24_STATUS	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
egister Address: 462H, 1122	IA32_MC24_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 463H, 1123	IA32_MC24_MISC	
ee Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
ank MC24 reports MC errors from a sp	ecific CBo (core broadcast) and its corresponding slice of L3.	

Table 2-26. MSRs Supported by the Intel[®] Xeon[®] Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 464H, 1124	IA32_MC25_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 465H, 1125	IA32_MC25_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 466H, 1126	IA32_MC25_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 467H, 1127	IA32_MC2MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC25 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 468H, 1128	IA32_MC26_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 469H, 1129	IA32_MC26_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46AH, 1130	IA32_MC26_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46BH, 1131	IA32_MC26_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC26 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46CH, 1132	IA32_MC27_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46DH, 1133	IA32_MC27_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46EH, 1134	IA32_MC27_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 46FH, 1135	IA32_MC27_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSI	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC27 reports MC errors from a spe	cific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 470H, 1136	IA32_MC28_CTL	
5		
-	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope Register Address: 471H, 1137 IA32 MC28 STATUS See Section 17.3.2.1, "IA32 MCi CTL MSRs," through Section 17.3.2.4, "IA32 MCi MISC MSRs." Package Bank MC28 reports MC errors from a specific CBo (core broadcast) and its corresponding slice of L3. Register Address: 472H, 1138 IA32 MC28 ADDR See Section 17.3.2.1, "IA32_MCi_CTL MSRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." Package Bank MC28 reports MC errors from a specific CBo (core broadcast) and its corresponding slice of L3. Register Address: 473H, 1139 IA32_MC28_MISC See Section 17.3.2.1, "IA32 MCi CTL MSRs," through Section 17.3.2.4, "IA32 MCi MISC MSRs." Package Bank MC28 reports MC errors from a specific CBo (core broadcast) and its corresponding slice of L3. MSR PKG PERF STATUS Register Address: 613H, 1555 Package Package RAPL Perf Status (R/O) MSR DRAM POWER LIMIT Register Address: 618H, 1560 DRAM RAPL Power Limit Control (R/W) Package See Section 16.10.5, "DRAM RAPL Domain." Register Address: 619H, 1561 MSR DRAM ENERGY STATUS DRAM Energy Status (R/O) Package See Section 16.10.5, "DRAM RAPL Domain." MSR DRAM PERF STATUS Register Address: 61BH, 1563 DRAM Performance Throttling Status (R/O) Package See Section 16.10.5, "DRAM RAPL Domain." Register Address: 61CH, 1564 MSR DRAM POWER INFO DRAM RAPL Parameters (R/W) Package See Section 16.10.5, "DRAM RAPL Domain." MSR PPO ENERGY STATUS Register Address: 639H, 1593 PPO Energy Status (R/O) Package See Section 16.10.4, "PPO/PP1 RAPL Domains." See Table 2-20, for other MSR definitions applicable to Intel Xeon processor E5 v2 with a CPUID Signature DisplayFamily DisplayModel value of 06 3EH.

Table 2-26. MSRs Supported by the Intel® Xeon® Processor E5 v2 Product Family (Ivy Bridge-E Microarchitecture)

2.12.2 Additional MSRs Supported by the Intel[®] Xeon[®] Processor E7 v2 Family

The Intel[®] Xeon[®] processor E7 v2 family (based on Ivy Bridge-E microarchitecture) with a CPUID Signature DisplayFamily_DisplayModel value of 06_3EH supports the MSR interfaces listed in Table 2-20, Table 2-26, and Table 2-27.

Table 2-27. Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_3EH

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	

Table 2-27. Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID SignatureDisplayFamily_DisplayModel Value of 06_3EH (Contd.)

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Control Features in Intel 64 Processor	(R/W)	Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
63:16	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)		Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved.	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
63:25	Reserved.	
Register Address: 17AH, 378	IA32_MCG_STATUS	·
Global Machine Check Status (R/W)		Thread
0	RIPV	
1	EIPV	
2	MCIP	
3	LMCE Signaled	
63:4	Reserved.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 9C	Package
	Maximum turbo ratio limit of 9 core active.	
15:8	Maximum Ratio Limit for 10C	Package
	Maximum turbo ratio limit of 10core active.	
23:16	Maximum Ratio Limit for 11C	Package
	Maximum turbo ratio limit of 11 core active.	
31:24	Maximum Ratio Limit for 12C	Package
	Maximum turbo ratio limit of 12 core active.	

Table 2-27. Additional MSRs Supported by the Intel [®] Xeon [®] Processor E7 v2 Family with a CPUID Signature	
DisplayFamily_DisplayModel Value of 06_3EH (Contd.)	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
39:32	Maximum Ratio Limit for 13C	Package
	Maximum turbo ratio limit of 13 core active.	
47:40	Maximum Ratio Limit for 14C	Package
	Maximum turbo ratio limit of 14 core active.	
55:48	Maximum Ratio Limit for 15C	Package
	Maximum turbo ratio limit of 15 core active.	
62:56	Reserved.	
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT and MSR_TURBO_RATIO_LIMIT1.	
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 29DH, 669	IA32_MC29_CTL2	
See Table 2-2.		Package
Register Address: 29EH, 670	IA32_MC30_CTL2	
See Table 2-2.		Package
Register Address: 29FH, 671	IA32_MC31_CTL2	
See Table 2-2.		Package
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Section 21.3.1.1.1, "Processor Even	t Based Sampling (PEBS)."	Thread
<i>n</i> :0	Enable PEBS on IA32_PMCx. (R/W)	
31:n+1	Reserved.	
32+m:32	Enable Load Latency on IA32_PMCx. (R/W)	
63:33+ <i>m</i>	Reserved.	
Register Address: 41BH, 1051	IA32_MC6_MISC	•
Misc MAC Information of Integrated I/O See Section 17.3.2.4.	(R/O)	Package
5:0	Recoverable Address LSB	
8:6	Address Mode	
15:9	Reserved.	
31:16	PCI Express Requestor ID	
39:32	PCI Express Segment Number	
63:32	Reserved.	
Register Address: 474H, 1140	IA32_MC29_CTL	
	GRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ecific CBo (core broadcast) and its corresponding slice of L3.	1 ackage
Register Address: 475H, 1141	IA32_MC29_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	GRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." ecific CBo (core broadcast) and its corresponding slice of L3.	Package

Table 2-27. Additional MSRs Supported by the Intel® Xeon® Processor E7 v2 Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_3EH (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 476H, 1142	IA32_MC29_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC29 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 477H, 1143	IA32_MC29_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC29 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 478H, 1144	IA32_MC30_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 479H, 1145	IA32_MC30_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47AH, 1146	IA32_MC30_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47BH, 1147	IA32_MC30_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC30 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47CH, 1148	IA32_MC31_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47DH, 1149	IA32_MC31_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47EH, 1150	IA32_MC31_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
Register Address: 47FH, 1147	IA32_MC31_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC31 reports MC errors from a spec	ific CBo (core broadcast) and its corresponding slice of L3.	
See Table 2-20, Table 2-26 for other MSF DisplayFamily_DisplayModel value of 06_	tefinitions applicable to Intel Xeon processor E7 v2 with a CPUID Signature 3AH.	

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.12.3 Additional Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v2 and E7 v2 Families

Intel Xeon Processor E5 v2 and E7 v2 families are based on the Ivy Bridge-E microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-24 and Table 2-28. For complete detail of the uncore PMU, refer to Intel

Xeon Processor E5 v2 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3EH.

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Register Address: COOH, 3072	MSR_PMON_GLOBAL_CTL	
Uncore PerfMon Per-Socket Global Control		Package
Register Address: C01H, 3073	MSR_PMON_GLOBAL_STATUS	
Uncore PerfMon Per-Socket Global Status	•	Package
Register Address: C06H, 3078	MSR_PMON_GLOBAL_CONFIG	
Uncore PerfMon Per-Socket Global Configurat	ion	Package
Register Address: C15H, 3093	MSR_U_PMON_BOX_STATUS	
Uncore U-box PerfMon U-Box Wide Status		Package
Register Address: C35H, 3125	MSR_PCU_PMON_BOX_STATUS	
Uncore PCU PerfMon Box Wide Status		Package
Register Address: D1AH, 3354	MSR_C0_PMON_BOX_FILTER1	
Uncore C-Box 0 PerfMon Box Wide Filter1	•	Package
Register Address: D3AH, 3386	MSR_C1_PMON_BOX_FILTER1	
Uncore C-Box 1 PerfMon Box Wide Filter1	•	Package
Register Address: D5AH, 3418	MSR_C2_PMON_BOX_FILTER1	
Uncore C-Box 2 PerfMon Box Wide Filter1	+	Package
Register Address: D7AH, 3450	MSR_C3_PMON_BOX_FILTER1	
Uncore C-Box 3 PerfMon Box Wide Filter1	•	Package
Register Address: D9AH, 3482	MSR_C4_PMON_BOX_FILTER1	
Uncore C-Box 4 PerfMon Box Wide Filter1		Package
Register Address: DBAH, 3514	MSR_C5_PMON_BOX_FILTER1	
Uncore C-Box 5 PerfMon Box Wide Filter1	+	Package
Register Address: DDAH, 3546	MSR_C6_PMON_BOX_FILTER1	
Uncore C-Box 6 PerfMon Box Wide Filter1		Package
Register Address: DFAH, 3578	MSR_C7_PMON_BOX_FILTER1	
Uncore C-Box 7 PerfMon Box Wide Filter1		Package
Register Address: E04H, 3588	MSR_C8_PMON_BOX_CTL	
Uncore C-Box 8 PerfMon Local Box Wide Cont	rol	Package
Register Address: E10H, 3600	MSR_C8_PMON_EVNTSEL0	
Uncore C-Box 8 PerfMon Event Select for C-B	ox 8 Counter 0	Package
Register Address: E11H, 3601	MSR_C8_PMON_EVNTSEL1	
Uncore C-Box 8 PerfMon Event Select for C-B	ox 8 Counter 1	Package
Register Address: E12H, 3602	MSR_C8_PMON_EVNTSEL2	
Uncore C-Box 8 PerfMon Event Select for C-B	ox 8 Counter 2	Package
		5

Table 2-28. Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families

Register Address: Hex, Decimal	Register Name (Former Register	Name)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 8 PerfMon Event Select for C-B	ox 8 Counter 3	Package
Register Address: E14H, 3604	MSR_C8_PMON_BOX_FILTER	
Uncore C-Box 8 PerfMon Box Wide Filter	•	Package
Register Address: E16H, 3606	MSR_C8_PMON_CTR0	
Uncore C-Box 8 PerfMon Counter 0	-	Package
Register Address: E17H, 3607	MSR_C8_PMON_CTR1	
Uncore C-Box 8 PerfMon Counter 1		Package
Register Address: E18H, 3608	MSR_C8_PMON_CTR2	
Uncore C-Box 8 PerfMon Counter 2		Package
Register Address: E19H, 3609	MSR_C8_PMON_CTR3	
Uncore C-Box 8 PerfMon Counter 3		Package
Register Address: E1AH, 3610	MSR_C8_PMON_BOX_FILTER1	
Uncore C-Box 8 PerfMon Box Wide Filter1		Package
Register Address: E24H, 3620	MSR_C9_PMON_BOX_CTL	
Uncore C-Box 9 PerfMon Local Box Wide Cont	rol	Package
Register Address: E30H, 3632	MSR_C9_PMON_EVNTSEL0	
Uncore C-Box 9 PerfMon Event Select for C-bo	ox 9 Counter 0	Package
Register Address: E31H, 3633	MSR_C9_PMON_EVNTSEL1	
Uncore C-Box 9 PerfMon Event Select for C-bo	ox 9 Counter 1	Package
Register Address: E32H, 3634	MSR_C9_PMON_EVNTSEL2	
Uncore C-Box 9 PerfMon Event Select for C-bo	ox 9 Counter 2	Package
Register Address: E33H, 3635	MSR_C9_PMON_EVNTSEL3	
Uncore C-Box 9 PerfMon Event Select for C-bo	ox 9 Counter 3	Package
Register Address: E34H, 3636	MSR_C9_PMON_BOX_FILTER	
Uncore C-Box 9 PerfMon Box Wide Filter		Package
Register Address: E36H, 3638	MSR_C9_PMON_CTR0	
Uncore C-Box 9 PerfMon Counter 0		Package
Register Address: E37H, 3639	MSR_C9_PMON_CTR1	
Uncore C-Box 9 PerfMon Counter 1		Package
Register Address: E38H, 3640	MSR_C9_PMON_CTR2	
Uncore C-Box 9 PerfMon Counter 2		Package
Register Address: E39H, 3641	MSR_C9_PMON_CTR3	
Uncore C-Box 9 PerfMon Counter 3		Package
Register Address: E3AH, 3642	MSR_C9_PMON_BOX_FILTER1	
Uncore C-Box 9 PerfMon Box Wide Filter1		Package
Register Address: E44H, 3652	MSR_C10_PMON_BOX_CTL	
Uncore C-Box 10 PerfMon Local Box Wide Cor	ntrol	Package

Table 2-28. Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Register Address: E50H, 3664	MSR_C10_PMON_EVNTSEL0	
Uncore C-Box 10 PerfMon Event Select for C	Box 10 Counter 0	Package
Register Address: E51H, 3665	MSR_C10_PMON_EVNTSEL1	
Uncore C-Box 10 PerfMon Event Select for C	Box 10 Counter 1	Package
Register Address: E52H, 3666	MSR_C10_PMON_EVNTSEL2	
Uncore C-Box 10 PerfMon Event Select for C-	Box 10 Counter 2	Package
Register Address: E53H, 3667	MSR_C10_PMON_EVNTSEL3	
Uncore C-Box 10 PerfMon Event Select for C-	Box 10 Counter 3	Package
Register Address: E54H, 3668	MSR_C10_PMON_BOX_FILTER	
Uncore C-Box 10 PerfMon Box Wide Filter	•	Package
Register Address: E56H, 3670	MSR_C10_PMON_CTR0	
Uncore C-Box 10 PerfMon Counter 0		Package
Register Address: E57H, 3671	MSR_C10_PMON_CTR1	
Uncore C-Box 10 PerfMon Counter 1		Package
Register Address: E58H, 3672	MSR_C10_PMON_CTR2	
Uncore C-Box 10 PerfMon Counter 2	•	Package
Register Address: E59H, 3673	MSR_C10_PMON_CTR3	
Uncore C-Box 10 PerfMon Counter 3		Package
Register Address: E5AH, 3674	MSR_C10_PMON_BOX_FILTER1	
Uncore C-Box 10 PerfMon Box Wide Filter1		Package
Register Address: E64H, 3684	MSR_C11_PMON_BOX_CTL	
Uncore C-Box 11 PerfMon Local Box Wide Co	ntrol	Package
Register Address: E70H, 3696	MSR_C11_PMON_EVNTSEL0	
Uncore C-Box 11 PerfMon Event Select for C-	Box 11 Counter 0	Package
Register Address: E71H, 3697	MSR_C11_PMON_EVNTSEL1	
Uncore C-Box 11 PerfMon Event Select for C-	Box 11 Counter 1	Package
Register Address: E72H, 3698	MSR_C11_PMON_EVNTSEL2	
Uncore C-Box 11 PerfMon Event Select for C-	Box 11 Counter 2	Package
Register Address: E73H, 3699	MSR_C11_PMON_EVNTSEL3	
Uncore C-Box 11 PerfMon Event Select for C-	Box 11 Counter 3	Package
Register Address: E74H, 3700	MSR_C11_PMON_BOX_FILTER	
Uncore C-Box 11 PerfMon Box Wide Filter		Package
Register Address: E76H, 3702	MSR_C11_PMON_CTR0	
Uncore C-Box 11 PerfMon Counter 0		Package
Register Address: E77H, 3703	MSR_C11_PMON_CTR1	
Uncore C-Box 11 PerfMon Counter 1		Package
Register Address: E78H, 3704	MSR_C11_PMON_CTR2	

Table 2-28. Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families (Contd.)

Table 2-28. Uncore PMU MSRs in the Intel® Xeon® Processor E5 v2 and E7 v2 Families (Contd.)

Register Address: Hex, Decimal	Register Name (Former Register N	lame)
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 11 PerfMon Counter 2		Package
Register Address: E79H, 3705	MSR_C11_PMON_CTR3	
Uncore C-Box 11 PerfMon Counter 3		Package
Register Address: E7AH, 3706	MSR_C11_PMON_BOX_FILTER1	
Uncore C-Box 11 PerfMon Box Wide Filter1		Package
Register Address: E84H, 3716	MSR_C12_PMON_BOX_CTL	
Uncore C-Box 12 PerfMon Local Box Wide Co	ntrol	Package
Register Address: E90H, 3728	MSR_C12_PMON_EVNTSEL0	
Uncore C-Box 12 PerfMon Event Select for C	-Box 12 Counter 0	Package
Register Address: E91H, 3729	MSR_C12_PMON_EVNTSEL1	
Uncore C-Box 12 PerfMon Event Select for C	-Box 12 Counter 1	Package
Register Address: E92H, 3730	MSR_C12_PMON_EVNTSEL2	
Uncore C-Box 12 PerfMon Event Select for C	-Box 12 Counter 2	Package
Register Address: E93H, 3731	MSR_C12_PMON_EVNTSEL3	
Uncore C-Box 12 PerfMon Event Select for C	-Box 12 Counter 3	Package
Register Address: E94H, 3732	MSR_C12_PMON_BOX_FILTER	
Uncore C-Box 12 PerfMon Box Wide Filter		Package
Register Address: E96H, 3734	MSR_C12_PMON_CTR0	
Uncore C-Box 12 PerfMon Counter 0	+	Package
Register Address: E97H, 3735	MSR_C12_PMON_CTR1	
Uncore C-Box 12 PerfMon Counter 1		Package
Register Address: E98H, 3736	MSR_C12_PMON_CTR2	
Uncore C-Box 12 PerfMon Counter 2		Package
Register Address: E99H, 3737	MSR_C12_PMON_CTR3	
Uncore C-Box 12 PerfMon Counter 3	+	Package
Register Address: E9AH, 3738	MSR_C12_PMON_BOX_FILTER1	
Uncore C-Box 12 PerfMon Box Wide Filter1	-	Package
Register Address: EA4H, 3748	MSR_C13_PMON_BOX_CTL	
Uncore C-Box 13 PerfMon Local Box Wide Co	ntrol	Package
Register Address: EB0H, 3760	MSR_C13_PMON_EVNTSEL0	
Uncore C-Box 13 PerfMon Event Select for C	-Box 13 Counter 0	Package
Register Address: EB1H, 3761	MSR_C13_PMON_EVNTSEL1	
Uncore C-Box 13 PerfMon Event Select for C	-Box 13 Counter 1	Package
Register Address: EB2H, 3762	MSR_C13_PMON_EVNTSEL2	•
Uncore C-Box 13 PerfMon Event Select for C	-Box 13 Counter 2	Package
Register Address: EB3H, 3763	MSR_C13_PMON_EVNTSEL3	
Uncore C-Box 13 PerfMon Event Select for C	-Box 13 Counter 3	Package

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope Register Address: EB4H, 3764 MSR C13 PMON BOX FILTER Uncore C-Box 13 PerfMon Box Wide Filter Package Register Address: EB6H, 3766 MSR_C13_PMON_CTR0 Package Uncore C-Box 13 PerfMon Counter 0 Register Address: EB7H, 3767 MSR C13 PMON CTR1 Uncore C-Box 13 PerfMon Counter 1 Package Register Address: EB8H, 3768 MSR C13 PMON CTR2 Uncore C-Box 13 PerfMon Counter 2 Package MSR_C13_PMON_CTR3 Register Address: EB9H, 3769 Package Uncore C-Box 13 PerfMon Counter 3 Register Address: EBAH, 3770 MSR_C13_PMON_BOX_FILTER1 Uncore C-Box 13 PerfMon Box Wide Filter1 Package Register Address: EC4H, 3780 MSR_C14_PMON_BOX_CTL Uncore C-Box 14 PerfMon Local Box Wide Control Package Register Address: EDOH, 3792 MSR_C14_PMON_EVNTSEL0 Uncore C-Box 14 PerfMon Event Select for C-Box 14 Counter 0 Package Register Address: ED1H, 3793 MSR C14 PMON EVNTSEL1 Uncore C-Box 14 PerfMon Event Select for C-Box 14 Counter 1 Package Register Address: ED2H, 3794 MSR C14 PMON EVNTSEL2 Package Uncore C-Box 14 PerfMon Event Select for C-Box 14 Counter 2 Register Address: ED3H, 3795 MSR_C14_PMON_EVNTSEL3 Uncore C-Box 14 PerfMon Event Select for C-Box 14 Counter 3 Package Register Address: ED4H, 3796 MSR C14 PMON BOX FILTER Uncore C-Box 14 PerfMon Box Wide Filter Package Register Address: ED6H, 3798 MSR C14 PMON CTRO Uncore C-Box 14 PerfMon Counter 0 Package Register Address: ED7H, 3799 MSR_C14_PMON_CTR1 Package Uncore C-Box 14 PerfMon Counter 1 Register Address: ED8H, 3800 MSR C14 PMON CTR2 Uncore C-Box 14 PerfMon Counter 2 Package Register Address: ED9H, 3801 MSR C14 PMON CTR3 Uncore C-Box 14 PerfMon Counter 3 Package MSR_C14_PMON_BOX_FILTER1 Register Address: EDAH, 3802 Uncore C-Box 14 PerfMon Box Wide Filter1 Package

Table 2-28. Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v2 and E7 v2 Families (Contd.)

2.13 MSRS IN THE 4TH GENERATION INTEL[®] CORE[™] PROCESSORS BASED ON HASWELL MICROARCHITECTURE

The 4th generation Intel[®] Core[™] processor family and the Intel[®] Xeon[®] processor E3-1200v3 product family (based on Haswell microarchitecture), with a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH, 06_45H, or 06_46H, support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, and Table 2-29. For an MSR listed in Table 2-20 that also appears in Table 2-29, Table 2-29 supersedes Table 2-20.

The MSRs listed in Table 2-29 also apply to processors based on Haswell-E microarchitecture (see Section 2.14).

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3BH, 59	IA32_TSC_ADJUST	
Per-Logical-Processor TSC ADJUST (R/W) See Table 2-2.		Thread
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and other mo	odel specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	
31:30	Reserved.	
32	Low Power Mode Support (LPM) (R/O)	Package
	When set to 1, indicates that LPM is supported. When set to 0, indicates LPM is not supported.	
34:33	Number of ConfigTDP Levels (R/O)	Package
	00: Only Base TDP level available.	
	01: One additional TDP level available.	
	02: Two additional TDP level available.	
	03: Reserved.	
39:35	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	
55:48	Minimum Operating Ratio (R/O)	Package
	Contains the minimum supported operating ratio in units of 100 MHz.	
63:56	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 186H, 390	IA32_PERFEVTSEL0	
Performance Event Select for Counter 0 (F	//W)	Thread
Supports all fields described inTable 2-2 ar	nd the fields below.	
32	IN_TX: See Section 21.3.6.5.1.	
	When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
Performance Event Select for Counter 1 (F	//W)	Thread
Supports all fields described inTable 2-2 ar	nd the fields below.	
32	IN_TX: See Section 21.3.6.5.1.	
	When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
Register Address: 188H, 392	IA32_PERFEVTSEL2	
Performance Event Select for Counter 2 (F	//W)	Thread
Supports all fields described inTable 2-2 ar	nd the fields below.	
32	IN_TX: See Section 21.3.6.5.1.	
	When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
33	IN_TXCP: See Section 21.3.6.5.1.	
	When IN_TXCP=1 & IN_TX=1 and in sampling, a spurious PMI may occur and transactions may continuously abort near overflow conditions. Software should favor using IN_TXCP for counting over sampling. If sampling, software should use large "sample-after" value after clearing the counter configured to use IN_TXCP and also always reset the counter even when no overflow condition was reported.	
Register Address: 189H, 393	IA32_PERFEVTSEL3	
Performance Event Select for Counter 3 (F		Thread
Supports all fields described inTable 2-2 ar		
32	IN_TX: See Section 21.3.6.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results.	
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Registe	er (R/W)	Thread
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_IMP	
7	NEAR_REL_IMP	
		1

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
8	FAR_BRANCH	
9	EN_CALL_STACK	
63:9	Reserved.	
Register Address: 1D9H, 473	IA32_DEBUGCTL	
Debug Control (R/W)		Thread
See Table 2-2.		
0	LBR: Last Branch Record	
1	BTF	
5:2	Reserved.	
6	TR: Branch Trace	
7	BTS: Log Branch Trace Message to BTS Buffer	
8	BTINT	
9	BTS_OFF_OS	
10	BTS_OFF_USER	
11	FREEZE_LBR_ON_PMI	
12	FREEZE_PERFMON_ON_PMI	
13	ENABLE_UNCORE_PMI	
14	FREEZE_WHILE_SMM	
15	RTM_DEBUG	
63:15	Reserved.	
Register Address: 491H, 1169	IA32_VMX_VMFUNC	•
Capability Reporting Register of VM-Func	tion Controls (R/O)	Thread
See Table 2-2.		
Register Address: 60BH, 1548	MSR_PKGC_IRTL1	
Package C6/C7 Interrupt Response Limit	I (R/W)	Package
	ime limit used by the processor to manage a transition to a package C6 or register is for the shorter-latency sub C-states used by an MWAIT hint to a	
Note: C-state values are processor specifi ACPI C-States.	c C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt Response Time Limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W)	
	Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:16	Reserved.	
Register Address: 60CH, 1548	MSR_PKGC_IRTL2	
	t 2 (R/W) e time limit used by the processor to manage a transition to a package C6 or s register is for the longer-latency sub C-states used by an MWAIT hint to a C6	Package
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
9:0	Interrupt response time limit (R/W)	
	Specifies the limit that should be used to decide if the package should be put into a package C6 or C7 state.	
12:10	Time Unit (R/W)	
	Specifies the encoding value of time unit of the interrupt response time limit. See Table 2-20 for supported time unit encodings.	
14:13	Reserved.	
15	Valid (R/W) Indicates whether the values in bits 12:0 are valid and can be used by the processor for package C-sate management.	
63:16	Reserved.	
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	•
PKG Perf Status (R/O) See Section 16.10.3, "Package RAPL Do	main."	Package
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O) See Section 16.10.5, "DRAM RAPL Doma	in."	Package
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	I
DRAM Performance Throttling Status (R See Section 16.10.5, "DRAM RAPL Doma	,	Package
Register Address: 648H, 1608	MSR_CONFIG_TDP_NOMINAL	
Base TDP Ratio (R/O)		Package
7:0	Config_TDP_Base Base TDP level ratio to be used for this specific processor (in units of 100 MHz).	
63:8	Reserved.	
Register Address: 649H, 1609	MSR_CONFIG_TDP_LEVEL1	
ConfigTDP Level 1 Ratio and Power Lev	el (R/O)	Package
14:0	PKG_TDP_LVL1 Power setting for ConfigTDP Level 1.	
15	Reserved.	
23:16	Config_TDP_LVL1_Ratio	

Register Address: Hex, Decimal	Register Name (Former Register Name)	-
Register Information / Bit Fields	Bit Description	Scope
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL1	
	Max Power setting allowed for ConfigTDP Level 1.	
62:47	PKG_MIN_PWR_LVL1	
	MIN Power setting allowed for ConfigTDP Level 1.	
63	Reserved.	
Register Address: 64AH, 1610	MSR_CONFIG_TDP_LEVEL2	
ConfigTDP Level 2 Ratio and Power Lev	rel (R/O)	Package
14:0	PKG_TDP_LVL2	
	Power setting for ConfigTDP Level 2.	
15	Reserved.	
23:16	Config_TDP_LVL2_Ratio	
	ConfigTDP level 2 ratio to be used for this specific processor.	
31:24	Reserved.	
46:32	PKG_MAX_PWR_LVL2	
	Max Power setting allowed for ConfigTDP Level 2.	
62:47	PKG_MIN_PWR_LVL2	
	MIN Power setting allowed for ConfigTDP Level 2.	
63	Reserved.	
Register Address: 64BH, 1611	MSR_CONFIG_TDP_CONTROL	
ConfigTDP Control (R/W)		Package
1:0	TDP_LEVEL (RW/L)	
	System BIOS can program this field.	
30:2	Reserved.	
31	Config_TDP_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	
ConfigTDP Control (R/W)		Package
7:0	MAX_NON_TURBO_RATIO (RW/L)	
	System BIOS can program this field.	
30:8	Reserved.	
31	TURBO_ACTIVATION_RATIO_Lock (RW/L)	
	When this bit is set, the content of this register is locked until a reset.	
63:32	Reserved.	
Register Address: C80H, 3200	IA32_DEBUG_INTERFACE	
Silicon Debug Feature Control (R/W)		Package
See Table 2-2.		1 uckuge

2.13.1 MSRs in the 4th Generation Intel[®] Core[™] Processor Family Based on Haswell Microarchitecture

Table 2-30 lists model-specific registers (MSRs) that are specific to the 4th generation $Intel^{\$}$ CoreTM processor family and the $Intel^{\$}$ Xeon[®] processor E3-1200 v3 product family (based on Haswell microarchitecture). These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH, 06_45H, or 06_46H; see Table 2-1.

Table 2-30. MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture)

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specific C-state of ACPI C-states. See http://biosbits.org.	code names, unrelated to MWAIT extension C-state parameters or	
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: CO/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	Package C states C7 are not available to processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_3CH.	
9:4	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved	
15	CFG Lock (R/WO)	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
63:29	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO)	•	Thread
Reports SMM capability Enhancement. Accessible o	nly while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1, indicates that the SMM code access restriction is supported and the MSR_SMM_FEATURE_CONTROL is supported.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope 59 Long_Flow_Indication (SMM-RO) If set to 1, indicates that the SMM long flow indicator is supported and the MSR_SMM_DELAYED is supported. 63:60 Reserved. Register Address: 1ADH, 429 MSR TURBO RATIO LIMIT Maximum Ratio Limit of Turbo Mode Package R/O if MSR_PLATFORM_INFO.[28] = 0, and R/W if MSR_PLATFORM_INFO.[28] = 1. 7:0 Maximum Ratio Limit for 1C Package Maximum turbo ratio limit of 1 core active. 15:8 Maximum Ratio Limit for 2C Package Maximum turbo ratio limit of 2 core active. Maximum Ratio Limit for 3C 23:16 Package Maximum turbo ratio limit of 3 core active. 31:24 Maximum Ratio Limit for 4C Package Maximum turbo ratio limit of 4 core active. 63:32 Reserved. MSR UNC PERF GLOBAL CTRL Register Address: 391H, 913 Uncore PMU Global Control Package Core 0 select. 0 1 Core 1 select. 2 Core 2 select. 3 Core 3 select. 18:4 Reserved. 29 Enable all uncore counters. 30 Enable wake on PMI. 31 Enable Freezing counter when overflow. 63:32 Reserved. MSR UNC PERF GLOBAL STATUS Register Address: 392H, 914 Uncore PMU Main Status Package 0 Fixed counter overflowed. 1 An ARB counter overflowed. 2 Reserved. 3 A CBox counter overflowed (on any slice). 63:4 Reserved. Register Address: 394H, 916 MSR_UNC_PERF_FIXED_CTRL Uncore Fixed Counter Control (R/W) Package 19:0 Reserved. 20 Enable overflow propagation. 21 Reserved.

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope 22 Enable counting. 63:23 Reserved. Register Address: 395H, 917 MSR_UNC_PERF_FIXED_CTR **Uncore Fixed Counter** Package 47:0 Current count. 63:48 Reserved. Register Address: 396H, 918 MSR UNC CBO CONFIG Uncore C-Box Configuration Information (R/O) Package 3:0 Encoded number of C-Box, derive value by "-1". 63:4 Reserved. Register Address: 3B0H, 946 MSR UNC ARB PERFCTRO Uncore Arb Unit, Performance Counter 0 Package Register Address: 3B1H, 947 MSR_UNC_ARB_PERFCTR1 Uncore Arb Unit, Performance Counter 1 Package Register Address: 3B2H, 944 MSR_UNC_ARB_PERFEVTSEL0 Uncore Arb Unit, Counter 0 Event Select MSR Package Register Address: 3B3H, 945 MSR UNC ARB PERFEVTSEL1 Uncore Arb Unit, Counter 1 Event Select MSR Package Register Address: 4E0H, 1248 MSR SMM FEATURE CONTROL Enhanced SMM Feature Control (SMM-RW) Package Reports SMM capability Enhancement. Accessible only while in SMM. 0 Lock (SMM-RWO) When set to '1' locks this register from further changes. 1 Reserved. 2 SMM_Code_Chk_En (SMM-RW) This control bit is available only if MSR SMM MCA CAP[58] == 1. When set to '0' (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR. When set to '1' any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE. 63:3 Reserved. Register Address: 4E2H, 1250 MSR SMM DELAYED SMM Delayed (SMM-RO) Package Reports the interruptible state of all logical processors in the package. Available only while in SMM and MSR SMM MCA CAPILONG FLOW INDICATION I== 1.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
N-1:0	LOG_PROC_STATE (SMM-RO)	
	Each bit represents a logical processor of its state in a long flow of internal operation which delays servicing an interrupt. The corresponding bit will be set at the start of long events such as: Microcode Update Load, C6, WBINVD, Ratio Change, Throttle.	
	The bit is automatically cleared at the end of each long event. The reset value of this field is 0.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 4E3H, 1251	MSR_SMM_BLOCKED	
SMM Blocked (SMM-RO)		Package
Reports the blocked state of all logical processors	in the package. Available only while in SMM.	
N-1:0	LOG_PROC_STATE (SMM-RO)	
	Each bit represents a logical processor of its blocked state to service an SMI. The corresponding bit will be set if the logical processor is in one of the following states: Wait For SIPI or SENTER Sleep.	
	The reset value of this field is OFFFH.	
	Only bit positions below N = CPUID.(EAX=0BH, ECX=PKG_LVL):EBX[15:0] can be updated.	
63:N	Reserved.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces (R/O)		Package
3:0	Power Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
63:20	Reserved.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Domains."		
Register Address: 640H, 1600	MSR_PP1_POWER_LIMIT	
PP1 RAPL Power Limit Control (R/W)		Package
See Section 16.10.4, "PPO/PP1 RAPL Domains."		
	MSR_PP1_ENERGY_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
PP1 Energy Status (R/O) See Section 16.10.4, "PP0/PP1 RAPL Domains."		Package
Register Address: 642H, 1602	MSR_PP1_POLICY	•
PP1 Balance Policy (R/W) See Section 16.10.4, "PP0/PP1 RAPL Domains."		Package
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Processor Cores	(R/W)	Package
(Frequency refers to processor core frequency.)		
0	PROCHOT Status (R0)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
4	Graphics Driver Status (R0)	
	When set, frequency is reduced below the operating system request due to Processor Graphics driver override.	
5	Autonomous Utilization-Based Frequency Control Status (R0)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Core Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to domain-level power limiting.	
10	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
11	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
12	Max Turbo Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to multi-core turbo limits.	

Register Address: Hex, Decimal Register Name (Former Register Name) **Register Information / Bit Fields Bit Description** Scope 13 Turbo Transition Attenuation Status (RO) When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes. 15:14 Reserved. 16 PROCHOT Log When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 17 Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 19:18 Reserved. 20 Graphics Driver Log When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 21 Autonomous Utilization-Based Frequency Control Log When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 22 VR Therm Alert Log When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 23 Reserved. 24 Electrical Design Point Log When set, indicates that the EDP Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 25 Core Power Limiting Log When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0. 26 Package-Level PL1 Power Limiting Log When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
27	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting	
	Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 6B0H, 1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in the Processor	Graphics (R/W)	Package
(Frequency refers to processor graphics frequen	cy.)	_
0	PROCHOT Status (R0)	
	When set, frequency is reduced below the operating system	
	request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
4	Graphics Driver Status (RO)	
	When set, frequency is reduced below the operating system request due to Processor Graphics driver override.	
5	Autonomous Utilization-Based Frequency Control Status (R0)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Graphics Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to domain-level power limiting.	

Table 2-30. MSRs Supported by 4th Generation Intel [®] Core [™] Processors (Haswell Microarchitecture) (Contd.)

Register Address: Hex, Decimal	gister Address: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
10	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
11	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
15:12	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	
20	Graphics Driver Log	
	When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Core Power Limiting Log	
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
26	Package-Level PL1 Power Limiting Log	
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
27	Package-Level PL2 Power Limiting Log	
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 6B1H, 1713	MSR_RING_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in the Ring Interco	nnect (R/W)	Package
(Frequency refers to ring interconnect in the unco	ore.)	
0	PROCHOT Status (R0)	
	When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
5:2	Reserved.	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Reserved.	
10	Package-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL1.	
11	Package-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package-level power limiting PL2.	
15:12	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description			
17	Thermal Log			
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
19:18	Reserved.			
20	Graphics Driver Log			
	When set, indicates that the Graphics Driver Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
21	Autonomous Utilization-Based Frequency Control Log			
	When set, indicates that the Autonomous Utilization-Based Frequency Control Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
22	VR Therm Alert Log			
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
23	Reserved.			
24	Electrical Design Point Log			
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
25	Core Power Limiting Log			
	When set, indicates that the Core Power Limiting Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
26	Package-Level PL1 Power Limiting Log			
	When set, indicates that the Package Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
27	Package-Level PL2 Power Limiting Log			
	When set, indicates that the Package Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
28	Max Turbo Limit Log			
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			
29	Turbo Transition Attenuation Log			
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.			
	This log bit will remain set until cleared by software writing 0.			

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:30	Reserved.	
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select MSR		Package
Register Address: 701H, 1793	MSR_UNC_CBO_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select MSR		Package
Register Address: 706H, 1798	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0	·	Package
Register Address: 707H, 1799	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 710H, 1808	MSR_UNC_CBO_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select MSR	· · ·	Package
Register Address: 711H, 1809	MSR_UNC_CBO_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select MSR		Package
Register Address: 716H, 1814	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 717H, 1815	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1	1	Package
Register Address: 720H, 1824	MSR_UNC_CBO_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select MSR		Package
Register Address: 721H, 1824	MSR_UNC_CBO_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select MSR		Package
Register Address: 726H, 1830	MSR_UNC_CBO_2_PERFCTR0	
Uncore C-Box 2, Performance Counter 0	1	Package
Register Address: 727H, 1831	MSR_UNC_CBO_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1	-	Package
Register Address: 730H, 1840	MSR_UNC_CB0_3_PERFEVTSEL0	
Uncore C-Box 3, Counter 0 Event Select MSR		Package
Register Address: 731H, 1841	MSR_UNC_CB0_3_PERFEVTSEL1	
Uncore C-Box 3, Counter 1 Event Select MSR		Package
Register Address: 736H, 1846	MSR_UNC_CBO_3_PERFCTR0	
Uncore C-Box 3, Performance Counter 0		Package
Register Address: 737H, 1847	MSR_UNC_CBO_3_PERFCTR1	•
Uncore C-Box 3, Performance Counter 1		Package

2.13.2 Additional Residency MSRs Supported in 4th Generation Intel® Core™ Processors

The 4th generation Intel[®] Core[™] processor family (based on Haswell microarchitecture) with a CPUID Signature DisplayFamily_DisplayModel value of 06_45H supports the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-29, Table 2-30, and Table 2-31.

Table 2-31. Additional Residency MSRs Supported by 4th Generation Intel[®] Core[™] Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_45H

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor spe ACPI C-states. See http://biosbits.org.	cific C-state code names, unrelated to MWAIT extension C-state parameters or	
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: C0/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	0110b: C8	
	0111b: C9	
	1000b: C10	
9:4	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
63:29	Reserved.	
Register Address: 630H, 1584	MSR_PKG_C8_RESIDENCY	
Note: C-state values are processor spe ACPI C-States.	cific C-state code names, unrelated to MWAIT extension C-state parameters or	Package
59:0	Package C8 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C8 states.	
	Count at the same frequency as the TSC.	
63:60	Reserved.	
Register Address: 631H, 1585	MSR_PKG_C9_RESIDENCY	

Table 2-31. Additional Residency MSRs Supported by 4th Generation Intel[®] Core[™] Processors with a CPUID Signature DisplayFamily_DisplayModel Value of 06_45H

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
59:0	Package C9 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC.	
63:60	Reserved.	
Register Address: 632H, 1586	MSR_PKG_C10_RESIDENCY	
Note: C-state values are processor speci ACPI C-States.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	Package
59:0	Package C10 Residency Counter (R/O)	
	Value since last reset that this package is in processor-specific C10 states. Count at the same frequency as the TSC.	
63:60	Reserved.	
	Table 2-29, and Table 2-30 for other MSR definitions applicable to processor	l s with a Cl

2.14 MSRS IN THE INTEL® XEON® PROCESSOR E5 V3 AND E7 V3 PRODUCT FAMILY

The Intel[®] Xeon[®] processor E5 v3 family and the Intel[®] Xeon[®] processor E7 v3 family are based on Haswell-E microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_3F). These processors support the MSR interfaces listed in Table 2-20, Table 2-29, and Table 2-32.

Register Address: Hex, Decimal	Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope	
Register Address: 35H, 53	MSR_CORE_THREAD_COUNT		
Configured State of Enabled Processor C	ore Count and Logical Processor Count (R/O)	Package	
 After a Power-On RESET, enumerates factory configuration of the number of processor cores and logical processors in the physical package. Following the sequence of (i) BIOS modified a Configuration Mask which selects a subset of processor cores to be active post RESET and (ii) a RESET event after the modification, enumerates the current configuration of enabled processor core count and logical processor count in the physical package. 			
15:0	THREAD_COUNT (R/O)		
	The number of logical processors that are currently enabled (by either factory configuration or BIOS configuration) in the physical package.		
31:16	Core_COUNT (R/O)		
	The number of processor cores that are currently enabled (by either factory configuration or BIOS configuration) in the physical package.		
63:32	Reserved.		
Register Address: 53H, 83	MSR_THREAD_ID_INFO		
A Hardware Assigned ID for the Logical Processor (R/O)		Thread	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
7:0	Logical_Processor_ID (R/O)	
	An implementation-specific numerical value physically assigned to each logical processor. This ID is not related to Initial APIC ID or x2APIC ID, it is unique within a physical package.	
63:8	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor speci ACPI C-states.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	
See http://biosbits.org.		
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-state support)	
	001b: C2	
	010b: C6 (non-retention)	
	011b: C6 (retention)	
	111b: No Package C state limits. All C states supported by the processor are available.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)		Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
		1
10	MCP_CMCI_P	
	MCP_CMCI_P MCG_TES_P	

Table 2-32. Additional MSRs Supported by the Intel[®] Xeon[®] Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	T		
Register Information / Bit Fields	Bit Description			
23:16	MCG_EXT_CNT			
24	MCG_SER_P			
25	MCG_EM_P			
26	MCG_ELOG_P			
63:27	Reserved.			
Register Address: 17DH, 381	MSR_SMM_MCA_CAP			
Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement.	Accessible only while in SMM.	Thread		
57:0	Reserved.			
58	SMM_Code_Access_Chk (SMM-RO)			
	If set to 1, indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.			
59	Long_Flow_Indication (SMM-RO) If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.			
63:60	Reserved.			
Register Address: 17FH, 383	MSR_ERROR_CONTROL			
MC Bank Error Configuration (R/W)		Package		
0	Reserved.			
1	MemError Log Enable (R/W)			
	When set, enables IMC status bank to log additional info in bits 36:32.			
63:2	Reserved.			
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	•		
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INF0.[28] = 1.	Package		
7:0	Maximum Ratio Limit for 1C	Package		
	Maximum turbo ratio limit of 1 core active.	5		
15:8	Maximum Ratio Limit for 2C	Package		
	Maximum turbo ratio limit of 2 core active.			
23:16	Maximum Ratio Limit for 3C	Package		
	Maximum turbo ratio limit of 3 core active.			
31:24	Maximum Ratio Limit for 4C	Package		
	Maximum turbo ratio limit of 4 core active.			
39:32	Maximum Ratio Limit for 5C	Package		
	Maximum turbo ratio limit of 5 core active.			
47:40	Maximum Ratio Limit for 6C	Package		
	Maximum turbo ratio limit of 6 core active.			
55:48	Maximum Ratio Limit for 7C	Package		
	Maximum turbo ratio limit of 7 core active.			

Register Address: Hex, Decimal	ddress: Hex, Decimal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:56	Maximum Ratio Limit for 8C	Package
	Maximum turbo ratio limit of 8 core active.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 9C	Package
	Maximum turbo ratio limit of 9 core active.	
15:8	Maximum Ratio Limit for 10C	Package
	Maximum turbo ratio limit of 10 core active.	
23:16	Maximum Ratio Limit for 11C	Package
	Maximum turbo ratio limit of 11 core active.	
31:24	Maximum Ratio Limit for 12C	Package
	Maximum turbo ratio limit of 12 core active.	
39:32	Maximum Ratio Limit for 13C	Package
	Maximum turbo ratio limit of 13 core active.	
47:40	Maximum Ratio Limit for 14C	Package
	Maximum turbo ratio limit of 14 core active.	
55:48	Maximum Ratio Limit for 15C	Package
	Maximum turbo ratio limit of 15 core active.	
63:56	Maximum Ratio Limit for 16C	Package
	Maximum turbo ratio limit of 16 core active.	
Register Address: 1AFH, 431	MSR_TURBO_RATIO_LIMIT2	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 17C	Package
	Maximum turbo ratio limit of 17 core active.	
15:8	Maximum Ratio Limit for 18C	Package
	Maximum turbo ratio limit of 18 core active.	
62:16	Reserved.	Package
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1, and	
	MSR_TURBO_RATIO_LIMIT2. If 0, the processor uses factory-set configuration (Default).	
Register Address: 414H, 1044		
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the I	· ·	
Register Address: 415H, 1045	IA32_MC5_STATUS	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the I	ntei ypi v module.	

Table 2-32. Additional MSRs Supported by the Intel[®] Xeon[®] Processor E5 v3 Family

Register Address: Hex, Decimal Register Name (Former Register Name)		2)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the In	tel QPI O module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the In	tel QPI 0 module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the in	tegrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	ome agent HA O.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	ome agent HA O.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	ome agent HA O.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	ome agent HA O.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	ome agent HA 1.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	ome agent HA 1.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	ome agent HA 1.	

Table 2-32.	Additional MSRs S	upported b	v the Intel® Xeon	[®] Processor E5 v3 Family
			,	

Register Address: Hex, Decimal	Register Name (Former Register Name)	-
Register Information / Bit Fields	Bit Description	Scope
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	ome agent HA 1.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	_
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	_
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC er	rors from each channel of the integrated memory controllers.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 430H, 1072	IA32_MC12_CTL	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCI_MISC MSRs."	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 43DH, 1085	IA32_MC15_STATUS	зеоре
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	гаскауе
Register Address: 43EH, 1086	IA32_MC15_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	гаскауе
Register Address: 43FH, 1087	IA32_MC15_MISC	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	гаскауе
Register Address: 440H, 1088	IA32_MC16_CTL	
		Deelvage
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." ors from each channel of the integrated memory controllers.	Package
Register Address: 441H, 1089	IA32_MC16_STATUS	.
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	
Register Address: 442H, 1090	IA32_MC16_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from each channel of the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the fo	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	_
СВо12, СВо15.		
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	

Table 2-32. Additional MSRs Supported by the Intel[®] Xeon[®] Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44BH, 1099	IA32_MC18_MISC	
	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the CBo10, CBo13, CBo16.	following pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 452H, 1106	IA32_MC20_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 453H, 1107	IA32_MC20_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 454H, 1108	IA32_MC21_CTL	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the I	ntel QPI 2 module.	
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the I	ntel QPI 2 module.	
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the I	ntel QPI 2 module.	
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the I	ntel QPI 2 module.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces	(R/O)	Package
3:0	Power Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2^ESU;	
	where ESU is an unsigned integer represented by bits 12:8. Default value is	
15.10	0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
63:20	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	1
DRAM RAPL Power Limit Control (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma		
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	1
DRAM Energy Status (R/O)		Package
Energy Consumed by DRAM devices.		
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R	/0)	Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
		1
See Section 16.10.5, "DRAM RAPL Doma	in."	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Configuration of PCIE PLL Relative to B	CLK(R/W)	Package
1:0	PCIE Ratio (R/W)	Package
	00b: Use 5:5 mapping for100MHz operation (default).	
	01b: Use 5:4 mapping for 125MHz operation.	
	10b: Use 5:3 mapping for 166MHz operation.	
	11b: Use 5:2 mapping for 250MHz operation.	
2	LPLL Select (R/W)	Package
	If 1, use configured setting of PCIE Ratio.	
3	LONG RESET (R/W)	Package
	If 1, wait an additional time-out before re-locking Gen2/Gen3 PLLs.	
63:4	Reserved.	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Uncore Ratio Limit (R/W)		Package
	io fields represent the widest possible range of uncore frequencies. Writing to the minimum and the maximum frequency that hardware will select.	
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
7	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
Reserved (R/O)		Package
Reads return 0.		
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proce	essor Cores (R/W)	Package
(Frequency refers to processor core fre	equency.)	
0	PROCHOT Status (R0)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
2	Power Budget Management Status (R0)	
	When set, frequency is reduced below the operating system request due to PBM limit	
3	Platform Configuration Services Status (R0)	
	When set, frequency is reduced below the operating system request due to PCS limit	
4	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
5	Autonomous Utilization-Based Frequency Control Status (R0)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (R0)	
0	When set, frequency is reduced below the operating system request due to	
	a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Reserved.	
10	Multi-Core Turbo Status (RO)	
	When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits.	
12:11	Reserved.	
13	Core Frequency P1 Status (R0)	
	When set, frequency is reduced below max non-turbo P1.	
14	Core Max N-Core Turbo Frequency Limiting Status (R0)	
	When set, frequency is reduced below max n-core turbo frequency.	
15	Core Frequency Limiting Status (R0)	
	When set, frequency is reduced below the operating system request.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log	
	bit was last cleared. This log bit will remain set until cleared by software writing 0.	
10		
18	Power Budget Management Log When set, indicates that the PBM Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19	Platform Configuration Services Log	
	When set, indicates that the PCS Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20	Reserved.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Multi-Core Turbo Log	
	When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28:27	Reserved.	
29	Core Frequency P1 Log	
	When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
30	Core Max N-Core Turbo Frequency Limiting Log	
	When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
31	Core Frequency Limiting Log	
	When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:32	Reserved.	
Register Address: C8DH, 3213	IA32_QM_EVTSEL	
Monitoring Event Select Register (R/w If CPUID.(EAX=07H, ECX=0):EBX.RDT-I		Thread
7:0	EventID (R/W)	
	Event encoding:	
	OxO: No monitoring.	
	Ox1: L3 occupancy monitoring.	
	All other encoding reserved.	
31:8	Reserved.	
41:32	RMID (R/W)	
63:42	Reserved.	
Register Address: C8EH, 3214	IA32_QM_CTR	
Monitoring Counter Register (R/O)	۲[bit 12] = 1.	Thread

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
61:0	Resource Monitored Data	
62	Unavailable: If 1, indicates data for this RMID is not available or not monitored for this resource or RMID.	
63	Error: If 1, indicates an unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.	
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)	· ·	Thread
9:0	RMID	
63: 10	Reserved.	
See Table 2-20 and Table 2-29 for ot value of 06_3FH.	her MSR definitions applicable to processors with a CPUID Signature DisplayFam	nily_DisplayMod

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.14.1 Additional Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family

The Intel Xeon Processor E5 v3 and E7 v3 families are based on Haswell-E microarchitecture. The MSR-based uncore PMU interfaces are listed in Table 2-33. For complete details of the uncore PMU, refer to the Intel Xeon Processor E5 v3 Product Family Uncore Performance Monitoring Guide. These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3FH.

Table 2-33. Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 700H, 1792	MSR_PMON_GLOBAL_CTL	
Uncore PerfMon Per-Socket Global Control		Package
Register Address: 701H, 1793	MSR_PMON_GLOBAL_STATUS	
Uncore PerfMon Per-Socket Global Status		Package
Register Address: 702H, 1794	MSR_PMON_GLOBAL_CONFIG	
Uncore PerfMon Per-Socket Global Configurati	on	Package
Register Address: 703H, 1795	MSR_U_PMON_UCLK_FIXED_CTL	
Uncore U-Box UCLK Fixed Counter Control		Package
Register Address: 704H, 1796	MSR_U_PMON_UCLK_FIXED_CTR	
Uncore U-Box UCLK Fixed Counter		Package
Register Address: 705H, 1797	MSR_U_PMON_EVNTSEL0	
Uncore U-Box PerfMon Event Select for U-Box	counter 0	Package
Register Address: 706H, 1798	MSR_U_PMON_EVNTSEL1	
Uncore U-Box PerfMon Event Select for U-Box	Counter 1	Package
Register Address: 708H, 1800	MSR_U_PMON_BOX_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore U-Box PerfMon U-Box Wide Status		Package
Register Address: 709H, 1801	MSR_U_PMON_CTR0	
Uncore U-Box PerfMon Counter 0	·	Package
Register Address: 70AH, 1802	MSR_U_PMON_CTR1	
Uncore U-Box PerfMon Counter 1		Package
Register Address: 710H, 1808	MSR_PCU_PMON_BOX_CTL	
Uncore PCU PerfMon for PCU-Box-Wide Cont	rol	Package
Register Address: 711H, 1809	MSR_PCU_PMON_EVNTSEL0	
Uncore PCU PerfMon Event Select for PCU Co	punter 0	Package
Register Address: 712H, 1810	MSR_PCU_PMON_EVNTSEL1	
Uncore PCU PerfMon Event Select for PCU Co	punter 1	Package
Register Address: 713H, 1811	MSR_PCU_PMON_EVNTSEL2	
Uncore PCU PerfMon Event Select for PCU Co	punter 2	Package
Register Address: 714H, 1812	MSR_PCU_PMON_EVNTSEL3	
Uncore PCU PerfMon Event Select for PCU Co	ounter 3	Package
Register Address: 715H, 1813	MSR_PCU_PMON_BOX_FILTER	
Uncore PCU PerfMon Box-Wide Filter		Package
Register Address: 716H, 1814	MSR_PCU_PMON_BOX_STATUS	
Uncore PCU PerfMon Box Wide Status	-	Package
Register Address: 717H, 1815	MSR_PCU_PMON_CTR0	
Uncore PCU PerfMon Counter 0		Package
Register Address: 718H, 1816	MSR_PCU_PMON_CTR1	
Uncore PCU PerfMon Counter 1		Package
Register Address: 719H, 1817	MSR_PCU_PMON_CTR2	
Uncore PCU PerfMon Counter 2	+	Package
Register Address: 71AH, 1818	MSR_PCU_PMON_CTR3	
Uncore PCU PerfMon Counter 3		Package
Register Address: 720H, 1824	MSR_S0_PMON_BOX_CTL	
Uncore SBo 0 PerfMon for SBo 0 Box-Wide C	Control	Package
Register Address: 721H, 1825	MSR_S0_PMON_EVNTSEL0	
Uncore SBo 0 PerfMon Event Select for SBo	0 Counter 0	Package
Register Address: 722H, 1826	MSR_S0_PMON_EVNTSEL1	
Uncore SBo 0 PerfMon Event Select for SBo	0 Counter 1	Package
Register Address: 723H, 1827	MSR_S0_PMON_EVNTSEL2	
Uncore SBo 0 PerfMon Event Select for SBo	0 Counter 2	Package
Register Address: 724H, 1828	MSR_S0_PMON_EVNTSEL3	
Uncore SBo 0 PerfMon Event Select for SBo		Package

Register Address: Hex, Decimal **Register Name Register Information / Bit Fields Bit Description** Scope Register Address: 725H, 1829 MSR SO PMON BOX FILTER Uncore SBo 0 PerfMon Box-Wide Filter Package Register Address: 726H, 1830 MSR_S0_PMON_CTR0 Uncore SBo 0 PerfMon Counter 0 Package Register Address: 727H, 1831 MSR SO PMON CTR1 Package Uncore SBo 0 PerfMon Counter 1 Register Address: 728H, 1832 MSR SO PMON CTR2 Uncore SBo 0 PerfMon Counter 2 Package MSR_S0_PMON_CTR3 Register Address: 729H, 1833 Package Uncore SBo 0 PerfMon Counter 3 Register Address: 72AH, 1834 MSR_S1_PMON_BOX_CTL Uncore SBo 1 PerfMon for SBo 1 Box-Wide Control Package Register Address: 72BH, 1835 MSR_S1_PMON_EVNTSEL0 Uncore SBo 1 PerfMon Event Select for SBo 1 Counter 0 Package Register Address: 72CH, 1836 MSR_S1_PMON_EVNTSEL1 Uncore SBo 1 PerfMon Event Select for SBo 1 Counter 1 Package Register Address: 72DH, 1837 MSR S1 PMON EVNTSEL2 Package Uncore SBo 1 PerfMon Event Select for SBo 1 Counter 2 Register Address: 72EH, 1838 MSR S1 PMON EVNTSEL3 Package Uncore SBo 1 PerfMon Event Select for SBo 1 Counter 3 MSR_S1_PMON_BOX_FILTER Register Address: 72FH, 1839 Uncore SBo 1 PerfMon Box-Wide Filter Package Register Address: 730H, 1840 MSR S1 PMON CTRO Uncore SBo 1 PerfMon Counter 0 Package Register Address: 731H, 1841 MSR S1 PMON CTR1 Uncore SBo 1 PerfMon Counter 1 Package Register Address: 732H, 1842 MSR_S1_PMON_CTR2 Uncore SBo 1 PerfMon Counter 2 Package Register Address: 733H, 1843 MSR S1 PMON CTR3 Uncore SBo 1 PerfMon Counter 3 Package Register Address: 734H, 1844 MSR S2 PMON BOX CTL Uncore SBo 2 PerfMon for SBo 2 Box-Wide Control Package MSR_S2_PMON_EVNTSEL0 Register Address: 735H, 1845 Uncore SBo 2 PerfMon Event Select for SBo 2 Counter 0 Package Register Address: 736H, 1846 MSR S2 PMON EVNTSEL1 Package Uncore SBo 2 PerfMon Event Select for SBo 2 Counter 1 MSR S2 PMON EVNTSEL2 Register Address: 737H, 1847

Table 2-33. Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v3 Family (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore SBo 2 PerfMon Event Select for SBo	2 Counter 2	Package
Register Address: 738H, 1848	MSR_S2_PMON_EVNTSEL3	
Uncore SBo 2 PerfMon Event Select for SBo	2 Counter 3	Package
Register Address: 739H, 1849	MSR_S2_PMON_BOX_FILTER	
Uncore SBo 2 PerfMon Box-Wide Filter		Package
Register Address: 73AH, 1850	MSR_S2_PMON_CTR0	
Uncore SBo 2 PerfMon Counter 0	+	Package
Register Address: 73BH, 1851	MSR_S2_PMON_CTR1	
Uncore SBo 2 PerfMon Counter 1		Package
Register Address: 73CH, 1852	MSR_S2_PMON_CTR2	
Uncore SBo 2 PerfMon Counter 2		Package
Register Address: 73DH, 1853	MSR_S2_PMON_CTR3	
Uncore SBo 2 PerfMon Counter 3		Package
Register Address: 73EH, 1854	MSR_S3_PMON_BOX_CTL	
Uncore SBo 3 PerfMon for SBo 3 Box-Wide C	iontrol	Package
Register Address: 73FH, 1855	MSR_S3_PMON_EVNTSEL0	
Uncore SBo 3 PerfMon Event Select for SBo	3 Counter 0	Package
Register Address: 740H, 1856	MSR_S3_PMON_EVNTSEL1	
Uncore SBo 3 PerfMon Event Select for SBo	3 Counter 1	Package
Register Address: 741H, 1857	MSR_S3_PMON_EVNTSEL2	
Uncore SBo 3 PerfMon Event Select for SBo	3 Counter 2	Package
Register Address: 742H, 1858	MSR_S3_PMON_EVNTSEL3	
Uncore SBo 3 PerfMon Event Select for SBo	3 Counter 3	Package
Register Address: 743H, 1859	MSR_S3_PMON_BOX_FILTER	
Uncore SBo 3 PerfMon Box-Wide Filter		Package
Register Address: 744H, 1860	MSR_S3_PMON_CTR0	
Uncore SBo 3 PerfMon Counter 0		Package
Register Address: 745H, 1861	MSR_S3_PMON_CTR1	
Uncore SBo 3 PerfMon Counter 1		Package
Register Address: 746H, 1862	MSR_S3_PMON_CTR2	
Uncore SBo 3 PerfMon Counter 2	-	Package
Register Address: 747H, 1863	MSR_S3_PMON_CTR3	
Uncore SBo 3 PerfMon Counter 3		Package
Register Address: E00H, 3584	MSR_CO_PMON_BOX_CTL	
Uncore C-Box 0 PerfMon for Box-Wide Contr	ol	Package
Register Address: E01H, 3585	MSR_CO_PMON_EVNTSEL0	
Uncore C-Box 0 PerfMon Event Select for C-I	Box 0 Counter 0	Package

Table 2.33	Uncore PMU MSRs in the Intel [®] Xeon [®] Processor E5 v3 Family (Contd.)
Table L-JJ.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E02H, 3586	MSR_C0_PMON_EVNTSEL1	
Uncore C-Box 0 PerfMon Event Select for C-Bo	ox 0 Counter 1	Package
Register Address: E03H, 3587	MSR_C0_PMON_EVNTSEL2	
Uncore C-Box 0 PerfMon Event Select for C-Bo	ox 0 Counter 2	Package
Register Address: E04H, 3588	MSR_CO_PMON_EVNTSEL3	
Uncore C-Box 0 PerfMon Event Select for C-Bo	bx 0 Counter 3	Package
Register Address: E05H, 3589	MSR_C0_PMON_BOX_FILTER0	
Uncore C-Box 0 PerfMon Box Wide Filter 0		Package
Register Address: E06H, 3590	MSR_C0_PMON_BOX_FILTER1	
Uncore C-Box 0 PerfMon Box Wide Filter 1		Package
Register Address: E07H, 3591	MSR_CO_PMON_BOX_STATUS	
Uncore C-Box 0 PerfMon Box Wide Status		Package
Register Address: E08H, 3592	MSR_C0_PMON_CTR0	
Uncore C-Box 0 PerfMon Counter 0		Package
Register Address: E09H, 3593	MSR_C0_PMON_CTR1	
Uncore C-Box 0 PerfMon Counter 1		Package
Register Address: EOAH, 3594	MSR_C0_PMON_CTR2	
Uncore C-Box 0 PerfMon Counter 2		Package
Register Address: EOBH, 3595	MSR_C0_PMON_CTR3	
Uncore C-Box 0 PerfMon Counter 3		Package
Register Address: E10H, 3600	MSR_C1_PMON_BOX_CTL	
Uncore C-Box 1 PerfMon for Box-Wide Contro		Package
Register Address: E11H, 3601	MSR_C1_PMON_EVNTSEL0	
Uncore C-Box 1 PerfMon Event Select for C-Bo	bx 1 Counter 0	Package
Register Address: E12H, 3602	MSR_C1_PMON_EVNTSEL1	
Uncore C-Box 1 PerfMon Event Select for C-Bo	bx 1 Counter 1	Package
Register Address: E13H, 3603	MSR_C1_PMON_EVNTSEL2	
Uncore C-Box 1 PerfMon Event Select for C-Bo	ox 1 Counter 2	Package
Register Address: E14H, 3604	MSR_C1_PMON_EVNTSEL3	
Uncore C-Box 1 PerfMon Event Select for C-Bo	bx 1 Counter 3	Package
Register Address: E15H, 3605	MSR_C1_PMON_BOX_FILTER0	
Uncore C-Box 1 PerfMon Box Wide Filter 0		Package
Register Address: E16H, 3606	MSR_C1_PMON_BOX_FILTER1	
Uncore C-Box 1 PerfMon Box Wide Filter1		Package
Register Address: E17H, 3607	MSR_C1_PMON_BOX_STATUS	
Uncore C-Box 1 PerfMon Box Wide Status		Package
Register Address: E18H, 3608	MSR_C1_PMON_CTR0	

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope Uncore C-Box 1 PerfMon Counter 0 Package Register Address: E19H, 3609 MSR C1 PMON CTR1 Uncore C-Box 1 PerfMon Counter 1 Package Register Address: E1AH, 3610 MSR C1 PMON CTR2 Package Uncore C-Box 1 PerfMon Counter 2 MSR C1 PMON CTR3 Register Address: E1BH, 3611 Package Uncore C-Box 1 PerfMon Counter 3 Register Address: E20H, 3616 MSR C2 PMON BOX CTL Uncore C-Box 2 PerfMon for Box-Wide Control Package Register Address: E21H, 3617 MSR C2 PMON EVNTSELO Uncore C-Box 2 PerfMon Event Select for C-Box 2 Counter 0 Package Register Address: E22H, 3618 MSR_C2_PMON_EVNTSEL1 Uncore C-Box 2 PerfMon Event Select for C-Box 2 Counter 1 Package Register Address: E23H, 3619 MSR C2 PMON EVNTSEL2 Uncore C-Box 2 PerfMon Event Select for C-Box 2 Counter 2 Package Register Address: E24H, 3620 MSR C2 PMON EVNTSEL3 Uncore C-Box 2 PerfMon Event select for C-Box 2 Counter 3 Package Register Address: E25H, 3621 MSR C2 PMON BOX FILTERO Uncore C-Box 2 PerfMon Box Wide Filter 0 Package Register Address: E26H, 3622 MSR C2 PMON BOX FILTER1 Uncore C-Box 2 PerfMon Box Wide Filter1 Package Register Address: E27H, 3623 MSR C2 PMON BOX STATUS Uncore C-Box 2 PerfMon Box Wide Status Package Register Address: E28H, 3624 MSR C2 PMON CTRO Uncore C-Box 2 PerfMon Counter 0 Package Register Address: E29H, 3625 MSR C2 PMON CTR1 Uncore C-Box 2 PerfMon Counter 1 Package Register Address: E2AH, 3626 MSR C2 PMON CTR2 Uncore C-Box 2 PerfMon Counter 2 Package Register Address: E2BH, 3627 MSR C2 PMON CTR3 Uncore C-Box 2 PerfMon Counter 3 Package Register Address: E30H, 3632 MSR_C3_PMON_BOX_CTL Uncore C-Box 3 PerfMon for Box-Wide Control Package Register Address: E31H, 3633 MSR C3 PMON EVNTSELO Uncore C-Box 3 PerfMon Event Select for C-Box 3 Counter 0 Package Register Address: E32H, 3634 MSR C3 PMON EVNTSEL1 Uncore C-Box 3 PerfMon Event Select for C-Box 3 Counter 1 Package

Table 2-33.	Uncore PMU MSR	s in the Intel [®]	Xeon [®] Processor	E5 v3 Family (Contd.)
-------------	----------------	-----------------------------	-----------------------------	-----------------------

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E33H, 3635	MSR_C3_PMON_EVNTSEL2	·
Uncore C-Box 3 PerfMon Event Select for C-E	lox 3 Counter 2	Package
Register Address: E34H, 3636	MSR_C3_PMON_EVNTSEL3	
Uncore C-Box 3 PerfMon Event Select for C-E	lox 3 Counter 3	Package
Register Address: E35H, 3637	MSR_C3_PMON_BOX_FILTER0	
Uncore C-Box 3 PerfMon Box Wide Filter 0		Package
Register Address: E36H, 3638	MSR_C3_PMON_BOX_FILTER1	
Uncore C-Box 3 PerfMon Box Wide Filter1		Package
Register Address: E37H, 3639	MSR_C3_PMON_BOX_STATUS	
Uncore C-Box 3 PerfMon Box Wide Status	•	Package
Register Address: E38H, 3640	MSR_C3_PMON_CTR0	
Uncore C-Box 3 PerfMon Counter 0		Package
Register Address: E39H, 3641	MSR_C3_PMON_CTR1	
Uncore C-Box 3 PerfMon Counter 1		Package
Register Address: E3AH, 3642	MSR_C3_PMON_CTR2	
Uncore C-Box 3 PerfMon Counter 2	•	Package
Register Address: E3BH, 3643	MSR_C3_PMON_CTR3	
Uncore C-Box 3 PerfMon Counter 3		Package
Register Address: E40H, 3648	MSR_C4_PMON_BOX_CTL	
Uncore C-Box 4 PerfMon for Box-Wide Contro	bl	Package
Register Address: E41H, 3649	MSR_C4_PMON_EVNTSEL0	
Uncore C-Box 4 PerfMon Event Select for C-E	lox 4 Counter 0	Package
Register Address: E42H, 3650	MSR_C4_PMON_EVNTSEL1	
Uncore C-Box 4 PerfMon Event Select for C-E	lox 4 Counter 1	Package
Register Address: E43H, 3651	MSR_C4_PMON_EVNTSEL2	
Uncore C-Box 4 PerfMon Event Select for C-E	lox 4 Counter 2	Package
Register Address: E44H, 3652	MSR_C4_PMON_EVNTSEL3	
Uncore C-Box 4 PerfMon Event Select for C-E	lox 4 Counter 3	Package
Register Address: E45H, 3653	MSR_C4_PMON_BOX_FILTER0	
Uncore C-Box 4 PerfMon Box Wide Filter 0		Package
Register Address: E46H, 3654	MSR_C4_PMON_BOX_FILTER1	
Uncore C-Box 4 PerfMon Box Wide Filter1		Package
Register Address: E47H, 3655	MSR_C4_PMON_BOX_STATUS	
Uncore C-Box 4 PerfMon Box Wide Status		Package
Register Address: E48H, 3656	MSR_C4_PMON_CTR0	
Uncore C-Box 4 PerfMon Counter 0		Package
Register Address: E49H, 3657	MSR_C4_PMON_CTR1	

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope Uncore C-Box 4 PerfMon Counter 1 Package Register Address: E4AH, 3658 MSR C4 PMON CTR2 Uncore C-Box 4 PerfMon Counter 2 Package Register Address: E4BH, 3659 MSR C4 PMON CTR3 Package Uncore C-Box 4 PerfMon Counter 3 MSR C5 PMON BOX CTL Register Address: E50H, 3664 Package Uncore C-Box 5 PerfMon for Box-Wide Control Register Address: E51H, 3665 MSR C5 PMON EVNTSELO Uncore C-Box 5 PerfMon Event Select for C-Box 5 Counter 0 Package Register Address: E52H, 3666 MSR C5 PMON EVNTSEL1 Uncore C-Box 5 PerfMon Event Select for C-Box 5 Counter 1 Package Register Address: E53H, 3667 MSR_C5_PMON_EVNTSEL2 Uncore C-Box 5 PerfMon Event Select for C-Box 5 Counter 2 Package Register Address: E54H, 3668 MSR C5 PMON EVNTSEL3 Uncore C-Box 5 PerfMon Event Select for C-Box 5 Counter 3 Package Register Address: E55H, 3669 MSR C5 PMON BOX FILTERO Uncore C-Box 5 PerfMon Box Wide Filter 0 Package MSR C5 PMON BOX FILTER1 Register Address: E56H, 3670 Uncore C-Box 5 PerfMon Box Wide Filter 1 Package Register Address: E57H, 3671 MSR_C5_PMON_BOX_STATUS Uncore C-Box 5 PerfMon Box Wide Status Package Register Address: E58H, 3672 MSR C5 PMON CTRO Uncore C-Box 5 PerfMon Counter 0 Package Register Address: E59H, 3673 MSR C5 PMON CTR1 Uncore C-Box 5 PerfMon Counter 1 Package Register Address: E5AH, 3674 MSR C5 PMON CTR2 Uncore C-Box 5 PerfMon Counter 2 Package Register Address: E5BH, 3675 MSR C5 PMON CTR3 Uncore C-Box 5 PerfMon Counter 3 Package Register Address: E60H, 3680 MSR C6 PMON BOX CTL Uncore C-Box 6 PerfMon for Box-Wide Control Package Register Address: E61H, 3681 MSR_C6_PMON_EVNTSEL0 Uncore C-Box 6 PerfMon Event Select for C-Box 6 Counter 0 Package Register Address: E62H, 3682 MSR C6 PMON EVNTSEL1 Uncore C-Box 6 PerfMon Event Select for C-Box 6 Counter 1 Package Register Address: E63H, 3683 MSR C6 PMON EVNTSEL2 Uncore C-Box 6 PerfMon Event Select for C-Box 6 Counter 2 Package

Table 2-33	Uncore PMU MSRs in the Intel [®] Xeon [®] Processor E5 v3 Family (Contd.)	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E64H, 3684	MSR_C6_PMON_EVNTSEL3	
Uncore C-Box 6 PerfMon Event Select for C-E	Box 6 Counter 3	Package
Register Address: E65H, 3685	MSR_C6_PMON_BOX_FILTER0	
Uncore C-Box 6 PerfMon Box Wide Filter 0		Package
Register Address: E66H, 3686	MSR_C6_PMON_BOX_FILTER1	
Uncore C-Box 6 PerfMon Box Wide Filter 1		Package
Register Address: E67H, 3687	MSR_C6_PMON_BOX_STATUS	
Uncore C-Box 6 PerfMon Box Wide Status		Package
Register Address: E68H, 3688	MSR_C6_PMON_CTR0	
Uncore C-Box 6 PerfMon Counter 0		Package
Register Address: E69H, 3689	MSR_C6_PMON_CTR1	
Uncore C-Box 6 PerfMon Counter 1		Package
Register Address: E6AH, 3690	MSR_C6_PMON_CTR2	
Uncore C-Box 6 PerfMon Counter 2		Package
Register Address: E6BH, 3691	MSR_C6_PMON_CTR3	
Uncore C-Box 6 PerfMon Counter 3		Package
Register Address: E70H, 3696	MSR_C7_PMON_BOX_CTL	
Uncore C-Box 7 PerfMon for Box-Wide Control	ol	Package
Register Address: E71H, 3697	MSR_C7_PMON_EVNTSEL0	
Uncore C-Box 7 PerfMon Event Select for C-E	Box 7 Counter 0	Package
Register Address: E72H, 3698	MSR_C7_PMON_EVNTSEL1	
Uncore C-Box 7 PerfMon Event Select for C-E	Box 7 Counter 1	Package
Register Address: E73H, 3699	MSR_C7_PMON_EVNTSEL2	
Uncore C-Box 7 PerfMon Event Select for C-E	Box 7 Counter 2	Package
Register Address: E74H, 3700	MSR_C7_PMON_EVNTSEL3	
Uncore C-Box 7 PerfMon Event Select for C-E	Box 7 Counter 3	Package
Register Address: E75H, 3701	MSR_C7_PMON_BOX_FILTER0	
Uncore C-Box 7 PerfMon Box Wide Filter 0		Package
Register Address: E76H, 3702	MSR_C7_PMON_BOX_FILTER1	
Uncore C-Box 7 PerfMon Box Wide Filter 1		Package
Register Address: E77H, 3703	MSR_C7_PMON_BOX_STATUS	
Uncore C-Box 7 PerfMon Box Wide Status		Package
Register Address: E78H, 3704	MSR_C7_PMON_CTR0	
Uncore C-Box 7 PerfMon Counter 0		Package
Register Address: E79H, 3705	MSR_C7_PMON_CTR1	
Uncore C-Box 7 PerfMon Counter 1		Package
Register Address: E7AH, 3706	MSR_C7_PMON_CTR2	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 7 PerfMon Counter 2		Package
Register Address: E7BH, 3707	MSR_C7_PMON_CTR3	
Uncore C-Box 7 PerfMon Counter 3		Package
Register Address: E80H, 3712	MSR_C8_PMON_BOX_CTL	
Uncore C-Box 8 PerfMon Local Box Wide Co	ontrol	Package
Register Address: E81H, 3713	MSR_C8_PMON_EVNTSEL0	
Uncore C-Box 8 PerfMon Event Select for (C-Box 8 Counter 0	Package
Register Address: E82H, 3714	MSR_C8_PMON_EVNTSEL1	
Uncore C-Box 8 PerfMon Event Select for (C-Box 8 Counter 1	Package
Register Address: E83H, 3715	MSR_C8_PMON_EVNTSEL2	
Uncore C-Box 8 PerfMon Event Select for (C-Box 8 Counter 2	Package
Register Address: E84H, 3716	MSR_C8_PMON_EVNTSEL3	
Uncore C-Box 8 PerfMon Event Select for (C-Box 8 Counter 3	Package
Register Address: E85H, 3717	MSR_C8_PMON_BOX_FILTER0	
Uncore C-Box 8 PerfMon Box Wide Filter 0		Package
Register Address: E86H, 3718	MSR_C8_PMON_BOX_FILTER1	
Uncore C-Box 8 PerfMon Box Wide Filter 1		Package
Register Address: E87H, 3719	MSR_C8_PMON_BOX_STATUS	
Uncore C-Box 8 PerfMon Box Wide Status	- +	Package
Register Address: E88H, 3720	MSR_C8_PMON_CTR0	
Uncore C-Box 8 PerfMon Counter 0		Package
Register Address: E89H, 3721	MSR_C8_PMON_CTR1	
Uncore C-Box 8 PerfMon Counter 1		Package
Register Address: E8AH, 3722	MSR_C8_PMON_CTR2	
Uncore C-Box 8 PerfMon Counter 2	- +	Package
Register Address: E8BH, 3723	MSR_C8_PMON_CTR3	
Uncore C-Box 8 PerfMon Counter 3		Package
Register Address: E90H, 3728	MSR_C9_PMON_BOX_CTL	
Uncore C-Box 9 PerfMon Local Box Wide Co	ontrol	Package
Register Address: E91H, 3729	MSR_C9_PMON_EVNTSEL0	
Uncore C-Box 9 PerfMon Event Select for (C-Box 9 Counter 0	Package
Register Address: E92H, 3730	MSR_C9_PMON_EVNTSEL1	
Uncore C-Box 9 PerfMon Event Select for (C-Box 9 Counter 1	Package
Register Address: E93H, 3731	MSR_C9_PMON_EVNTSEL2	
Uncore C-Box 9 PerfMon Event Select for (C-Box 9 Counter 2	Package
Register Address: E94H, 3732	MSR_C9_PMON_EVNTSEL3	
Uncore C-Box 9 PerfMon Event Select for (C-Box 9 Counter 3	Package

Register Address: Hex, Decimal	U MSRs in the Intel® Xeon® Processor E5 v3 Fa Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E95H, 3733	MSR_C9_PMON_BOX_FILTER0	
Uncore C-Box 9 PerfMon Box Wide Filter 0		Package
Register Address: E96H, 3734	MSR_C9_PMON_BOX_FILTER1	
Uncore C-Box 9 PerfMon Box Wide Filter 1	1	Package
Register Address: E97H, 3735	MSR_C9_PMON_BOX_STATUS	
Uncore C-Box 9 PerfMon Box Wide Status	1	Package
Register Address: E98H, 3736	MSR_C9_PMON_CTR0	
Uncore C-Box 9 PerfMon Counter 0	1	Package
Register Address: E99H, 3737	MSR_C9_PMON_CTR1	
Uncore C-Box 9 PerfMon Counter 1	•	Package
Register Address: E9AH, 3738	MSR_C9_PMON_CTR2	
Uncore C-Box 9 PerfMon Counter 2		Package
Register Address: E9BH, 3739	MSR_C9_PMON_CTR3	
Uncore C-Box 9 PerfMon Counter 3		Package
Register Address: EA0H, 3744	MSR_C10_PMON_BOX_CTL	
Uncore C-Box 10 PerfMon Local Box Wide Co	ntrol	Package
Register Address: EA1H, 3745	MSR_C10_PMON_EVNTSEL0	
Uncore C-Box 10 PerfMon Event Select for C-	Box 10 Counter 0	Package
Register Address: EA2H, 3746	MSR_C10_PMON_EVNTSEL1	
Uncore C-Box 10 PerfMon Event Select for C-	Box 10 Counter 1	Package
Register Address: EA3H, 3747	MSR_C10_PMON_EVNTSEL2	
Uncore C-Box 10 PerfMon Event Select for C-	Box 10 Counter 2	Package
Register Address: EA4H, 3748	MSR_C10_PMON_EVNTSEL3	
Uncore C-Box 10 PerfMon Event Select for C-	Box 10 Counter 3	Package
Register Address: EA5H, 3749	MSR_C10_PMON_BOX_FILTER0	
Uncore C-Box 10 PerfMon Box Wide Filter 0		Package
Register Address: EA6H, 3750	MSR_C10_PMON_BOX_FILTER1	
Uncore C-Box 10 PerfMon Box Wide Filter 1	•	Package
Register Address: EA7H, 3751	MSR_C10_PMON_BOX_STATUS	
Uncore C-Box 10 PerfMon Box Wide Status		Package
Register Address: EA8H, 3752	MSR_C10_PMON_CTR0	
Uncore C-Box 10 PerfMon Counter 0		Package
Register Address: EA9H, 3753	MSR_C10_PMON_CTR1	
Uncore C-Box 10 PerfMon Counter 1		Package
Register Address: EAAH, 3754	MSR_C10_PMON_CTR2	
Uncore C-Box 10 PerfMon Counter 2		Package
Register Address: EABH, 3755	MSR_C10_PMON_CTR3	

Table 2-33. Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v3 Family (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 10 PerfMon Counter 3		Package
Register Address: EB0H, 3760	MSR_C11_PMON_BOX_CTL	
Uncore C-Box 11 PerfMon Local Box Wide C	ontrol	Package
Register Address: EB1H, 3761	MSR_C11_PMON_EVNTSEL0	
Uncore C-Box 11 PerfMon Event Select for	C-Box 11 Counter 0	Package
Register Address: EB2H, 3762	MSR_C11_PMON_EVNTSEL1	
Uncore C-Box 11 PerfMon Event Select for	C-Box 11 Counter 1	Package
Register Address: EB3H, 3763	MSR_C11_PMON_EVNTSEL2	
Uncore C-Box 11 PerfMon Event Select for	C-Box 11 Counter 2	Package
Register Address: EB4H, 3764	MSR_C11_PMON_EVNTSEL3	
Uncore C-box 11 PerfMon Event Select for (C-Box 11 Counter 3	Package
Register Address: EB5H, 3765	MSR_C11_PMON_BOX_FILTER0	
Uncore C-Box 11 PerfMon Box Wide Filter 0) 	Package
Register Address: EB6H, 3766	MSR_C11_PMON_BOX_FILTER1	
Uncore C-Box 11 PerfMon Box Wide Filter 1		Package
Register Address: EB7H, 3767	MSR_C11_PMON_BOX_STATUS	
Uncore C-Box 11 PerfMon Box Wide Status		Package
Register Address: EB8H, 3768	MSR_C11_PMON_CTR0	
Uncore C-Box 11 PerfMon Counter 0	-	Package
Register Address: EB9H, 3769	MSR_C11_PMON_CTR1	
Uncore C-Box 11 PerfMon Counter 1		Package
Register Address: EBAH, 3770	MSR_C11_PMON_CTR2	
Uncore C-Box 11 PerfMon Counter 2		Package
Register Address: EBBH, 3771	MSR_C11_PMON_CTR3	
Uncore C-Box 11 PerfMon Counter 3	-	Package
Register Address: ECOH, 3776	MSR_C12_PMON_BOX_CTL	
Uncore C-Box 12 PerfMon Local Box Wide C	ontrol	Package
Register Address: EC1H, 3777	MSR_C12_PMON_EVNTSEL0	
Uncore C-Box 12 PerfMon Event Select for	C-Box 12 Counter 0	Package
Register Address: EC2H, 3778	MSR_C12_PMON_EVNTSEL1	
Uncore C-Box 12 PerfMon Event Select for	C-Box 12 Counter 1	Package
Register Address: EC3H, 3779	MSR_C12_PMON_EVNTSEL2	
Uncore C-Box 12 PerfMon Event Select for	C-Box 12 Counter 2	Package
Register Address: EC4H, 3780	MSR_C12_PMON_EVNTSEL3	
Uncore C-Box 12 PerfMon Event Select for	C-Box 12 Counter 3	Package
Register Address: EC5H, 3781	MSR_C12_PMON_BOX_FILTER0	
Uncore C-Box 12 PerfMon Box Wide Filter 0		Package

Register Address: Hex, Decimal **Register Name Register Information / Bit Fields Bit Description** Scope Register Address: EC6H, 3782 MSR_C12_PMON_BOX_FILTER1 Uncore C-Box 12 PerfMon Box Wide Filter 1 Package Register Address: EC7H, 3783 MSR_C12_PMON_BOX_STATUS Package Uncore C-Box 12 PerfMon Box Wide Status Register Address: EC8H, 3784 MSR C12 PMON CTRO Uncore C-Box 12 PerfMon Counter 0 Package Register Address: EC9H, 3785 MSR C12 PMON CTR1 Uncore C-Box 12 PerfMon Counter 1 Package MSR_C12_PMON_CTR2 Register Address: ECAH, 3786 Package Uncore C-Box 12 PerfMon Counter 2 Register Address: ECBH, 3787 MSR_C12_PMON_CTR3 Uncore C-Box 12 PerfMon Counter 3 Package Register Address: EDOH, 3792 MSR_C13_PMON_BOX_CTL Uncore C-Box 13 PerfMon local box wide control. Package Register Address: ED1H, 3793 MSR_C13_PMON_EVNTSEL0 Uncore C-Box 13 PerfMon Event Select for C-Box 13 Counter 0 Package Register Address: ED2H, 3794 MSR C13 PMON EVNTSEL1 Package Uncore C-Box 13 PerfMon Event Select for C-Box 13 Counter 1 Register Address: ED3H, 3795 MSR C13 PMON EVNTSEL2 Package Uncore C-Box 13 PerfMon Event Select for C-Box 13 Counter 2 MSR_C13_PMON_EVNTSEL3 Register Address: ED4H, 3796 Uncore C-Box 13 PerfMon Event Select for C-Box 13 Counter 3 Package Register Address: ED5H, 3797 MSR C13 PMON BOX FILTERO Uncore C-Box 13 PerfMon Box Wide Filter 0 Package Register Address: ED6H, 3798 MSR C13 PMON BOX FILTER1 Uncore C-Box 13 PerfMon Box Wide Filter 1 Package Register Address: ED7H, 3799 MSR_C13_PMON_BOX_STATUS Package Uncore C-Box 13 PerfMon Box Wide Status Register Address: ED8H, 3800 MSR C13 PMON CTRO Uncore C-Box 13 PerfMon Counter 0 Package Register Address: ED9H, 3801 MSR C13 PMON CTR1 Uncore C-Box 13 PerfMon Counter 1 Package MSR_C13_PMON_CTR2 Register Address: EDAH, 3802 Uncore C-Box 13 PerfMon Counter 2 Package Register Address: EDBH, 3803 MSR_C13_PMON_CTR3 Package Uncore C-Box 13 PerfMon Counter 3 MSR C14 PMON BOX CTL Register Address: EE0H, 3808

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 14 PerfMon Local Box Wide Co	ntrol	Package
Register Address: EE1H, 3809	MSR_C14_PMON_EVNTSEL0	
Uncore C-Box 14 PerfMon Event Select for C	-Box 14 Counter 0	Package
Register Address: EE2H, 3810	MSR_C14_PMON_EVNTSEL1	
Uncore C-Box 14 PerfMon Event Select for C	-Box 14 Counter 1	Package
Register Address: EE3H, 3811	MSR_C14_PMON_EVNTSEL2	
Uncore C-Box 14 PerfMon Event Select for C	-Box 14 Counter 2	Package
Register Address: EE4H, 3812	MSR_C14_PMON_EVNTSEL3	
Uncore C-Box 14 PerfMon Event Select for C	-Box 14 Counter 3	Package
Register Address: EE5H, 3813	MSR_C14_PMON_BOX_FILTER	
Uncore C-Box 14 PerfMon Box Wide Filter 0		Package
Register Address: EE6H, 3814	MSR_C14_PMON_BOX_FILTER1	
Uncore C-Box 14 PerfMon Box Wide Filter 1		Package
Register Address: EE7H, 3815	MSR_C14_PMON_BOX_STATUS	·
Uncore C-Box 14 PerfMon Box Wide Status		Package
Register Address: EE8H, 3816	MSR_C14_PMON_CTR0	
Uncore C-Box 14 PerfMon Counter 0		Package
Register Address: EE9H, 3817	MSR_C14_PMON_CTR1	
Uncore C-Box 14 PerfMon Counter 1		Package
Register Address: EEAH, 3818	MSR_C14_PMON_CTR2	
Uncore C-Box 14 PerfMon Counter 2		Package
Register Address: EEBH, 3819	MSR_C14_PMON_CTR3	
Uncore C-Box 14 PerfMon Counter 3		Package
Register Address: EF0H, 3824	MSR_C15_PMON_BOX_CTL	
Uncore C-Box 15 PerfMon Local Box Wide Co	ntrol	Package
Register Address: EF1H, 3825	MSR_C15_PMON_EVNTSEL0	
Uncore C-Box 15 PerfMon Event Select for C	-Box 15 Counter 0	Package
Register Address: EF2H, 3826	MSR_C15_PMON_EVNTSEL1	
Uncore C-Box 15 PerfMon Event Select for C	-Box 15 Counter 1	Package
Register Address: EF3H, 3827	MSR_C15_PMON_EVNTSEL2	
Uncore C-Box 15 PerfMon Event Select for C	-Box 15 Counter 2	Package
Register Address: EF4H, 3828	MSR_C15_PMON_EVNTSEL3	
Uncore C-Box 15 PerfMon Event Select for C	-Box 15 Counter 3	Package
Register Address: EF5H, 3829	MSR_C15_PMON_BOX_FILTER0	
Uncore C-Box 15 PerfMon Box Wide Filter 0		Package
Register Address: EF6H, 3830	MSR_C15_PMON_BOX_FILTER1	
Uncore C-Box 15 PerfMon Box Wide Filter 1	•	Package

Register Address: Hex, Decimal	J MSRs in the Intel® Xeon® Processor E5 v3 F Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: EF7H, 3831	MSR_C15_PMON_BOX_STATUS	
Uncore C-Box 15 PerfMon Box Wide Status		Package
Register Address: EF8H, 3832	MSR_C15_PMON_CTR0	
Uncore C-Box 15 PerfMon Counter 0		Package
Register Address: EF9H, 3833	MSR_C15_PMON_CTR1	
Uncore C-Box 15 PerfMon Counter 1		Package
Register Address: EFAH, 3834	MSR_C15_PMON_CTR2	
Uncore C-Box 15 PerfMon Counter 2		Package
Register Address: EFBH, 3835	MSR_C15_PMON_CTR3	
Uncore C-Box 15 PerfMon Counter 3	•	Package
Register Address: F00H, 3840	MSR_C16_PMON_BOX_CTL	
Uncore C-Box 16 PerfMon for Box-Wide Contr	ol	Package
Register Address: F01H, 3841	MSR_C16_PMON_EVNTSEL0	
Uncore C-Box 16 PerfMon Event Select for C-	Box 16 Counter 0	Package
Register Address: F02H, 3842	MSR_C16_PMON_EVNTSEL1	
Uncore C-Box 16 PerfMon Event Select for C-	Box 16 Counter 1	Package
Register Address: F03H, 3843	MSR_C16_PMON_EVNTSEL2	
Uncore C-Box 16 PerfMon Event Select for C-	Box 16 Counter 2	Package
Register Address: F04H, 3844	MSR_C16_PMON_EVNTSEL3	
Uncore C-Box 16 PerfMon Event Select for C-	Box 16 Counter 3	Package
Register Address: F05H, 3845	MSR_C16_PMON_BOX_FILTER0	
Uncore C-Box 16 PerfMon Box Wide Filter 0	·	Package
Register Address: F06H, 3846	MSR_C16_PMON_BOX_FILTER1	
Uncore C-Box 16 PerfMon Box Wide Filter 1		Package
Register Address: F07H, 3847	MSR_C16_PMON_BOX_STATUS	
Uncore C-Box 16 PerfMon Box Wide Status		Package
Register Address: F08H, 3848	MSR_C16_PMON_CTR0	
Uncore C-Box 16 PerfMon Counter 0	·	Package
Register Address: F09H, 3849	MSR_C16_PMON_CTR1	
Uncore C-Box 16 PerfMon Counter 1		Package
Register Address: FOAH, 3850	MSR_C16_PMON_CTR2	
Uncore C-Box 16 PerfMon Counter 2		Package
Register Address: F0BH, 3851	MSR_C16_PMON_CTR3	
Uncore C-Box 16 PerfMon Counter 3		Package
Register Address: F10H, 3856	MSR_C17_PMON_BOX_CTL	
Uncore C-Box 17 PerfMon for Box-Wide Contr	ol	Package
Register Address: F11H, 3857	MSR_C17_PMON_EVNTSEL0	

Table 2-33. Uncore PMU MSRs in the Intel[®] Xeon[®] Processor E5 v3 Family (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 17 PerfMon Event Select for C-I	Box 17 Counter 0	Package
Register Address: F12H, 3858	MSR_C17_PMON_EVNTSEL1	
Uncore C-Box 17 PerfMon Event Select for C-B	Box 17 Counter 1	Package
Register Address: F13H, 3859	MSR_C17_PMON_EVNTSEL2	
Uncore C-Box 17 PerfMon Event Select for C-E	Box 17 Counter 2	Package
Register Address: F14H, 3860	MSR_C17_PMON_EVNTSEL3	
Uncore C-Box 17 PerfMon Event Select for C-B	Box 17 Counter 3	Package
Register Address: F15H, 3861	MSR_C17_PMON_BOX_FILTER0	
Uncore C-Box 17 PerfMon Box Wide Filter 0		Package
Register Address: F16H, 3862	MSR_C17_PMON_BOX_FILTER1	
Uncore C-Box 17 PerfMon Box Wide Filter1		Package
Register Address: F17H, 3863	MSR_C17_PMON_BOX_STATUS	
Uncore C-Box 17 PerfMon Box Wide Status		Package
Register Address: F18H, 3864	MSR_C17_PMON_CTR0	
Uncore C-Box 17 PerfMon Counter 0		Package
Register Address: F19H, 3865	MSR_C17_PMON_CTR1	
Uncore C-Box 17 PerfMon Counter 1		Package
Register Address: F1AH, 3866	MSR_C17_PMON_CTR2	
Uncore C-Box 17 PerfMon Counter 2		Package
Register Address: F1BH, 3867	MSR_C17_PMON_CTR3	
Uncore C-Box 17 PerfMon Counter 3	·	Package

Table 2-33. Uncore PMU MSRs in the Intel® Xeon® Processor E5 v3 Family (Contd.)

2.15 MSRS IN THE INTEL[®] CORE[™] M PROCESSORS AND THE 5TH GENERATION INTEL[®] CORE[™] PROCESSORS

The Intel[®] Core[™] M-5xxx processors, 5th generation Intel[®] Core[™] Processors, and the Intel[®] Xeon[®] Processor E3-1200 v4 family are based on Broadwell microarchitecture. The Intel[®] Core[™] M-5xxx processors and 5th generation Intel[®] Core[™] Processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH. The Intel[®] Xeon[®] Processor E3-1200 v4 family and 5th generation Intel[®] Core[™] Processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_47H. Processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_3DH or 06_47H support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-22, Table 2-25, Table 2-29, Table 2-30, Table 2-34, and Table 2-35. For an MSR listed in Table 2-35 that also appears in the modelspecific tables of prior generations, Table 2-35 supersedes prior generation tables.

Table 2-34 lists MSRs that are common to processors based on the Broadwell microarchitectures (including CPUID Signature DisplayFamily_DisplayModel values of 06_3DH, 06_47H, 06_4FH, and 06_56H).

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2 and Section 21.6.2.2, "Glo	bal Counter Control Facilities."	Thread
0	Ovf_PMC0	
1	Ovf_PMC1	
2	Ovf_PMC2	
3	Ovf_PMC3	
31:4	Reserved	
32	Ovf_FixedCtrO	
33	Ovf_FixedCtr1	
34	Ovf_FixedCtr2	
54:35	Reserved.	
55	Trace_ToPA_PMI	
	See Section 34.2.7.2, "Table of Physical Addresses (ToPA)."	
60:56	Reserved.	
61	Ovf_Uncore	
62	Ovf_BufDSSAVE	
63	CondChgd	
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2 and Section 21.6.2.2, "Glo	bal Counter Control Facilities."	Thread
0	Set 1 to clear Ovf_PMCO.	
1	Set 1 to clear Ovf_PMC1.	
2	Set 1 to clear Ovf_PMC2.	
3	Set 1 to clear Ovf_PMC3.	
31:4	Reserved.	
32	Set 1 to clear Ovf_FixedCtr0.	
33	Set 1 to clear Ovf_FixedCtr1.	
34	Set 1 to clear Ovf_FixedCtr2	
54:35	Reserved.	
55	Set 1 to clear Trace_ToPA_PMI. See Section 34.2.7.2, "Table of Physical Addresses (ToPA)."	
60:56	Reserved.	
61	Set 1 to clear Ovf_Uncore.	
62	Set 1 to clear Ovf_BufDSSAVE.	
63	Set 1 to clear CondChgd.	
Register Address: 560H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base Register (R/W)		Thread
6:0	Reserved.	
MAXPHYADDR ¹ -1:7	Base physical address.	
63:MAXPHYADDR	Reserved.	

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

Register Address: Hex, Decimal	r Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 561H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	
Trace Output Mask Pointers Register (R	/W)	Thread
6:0	Reserved.	
31:7	MaskOrTableOffset	
63:32	Output Offset.	
Register Address: 570H, 1392	IA32_RTIT_CTL	
Trace Control Register (R/W)		Thread
0	TraceEn	
1	Reserved, must be zero.	
2	OS	
3	User	
6:4	Reserved, must be zero.	
7	CR3Filter	
8	ТоРА	
	Writing 0 will #GP if also setting TraceEn.	
9	Reserved, must be zero.	
10	TSCEn	
11	DisRETC	
12	Reserved, must be zero.	
13	Reserved; writing 0 will #GP if also setting TraceEn.	
63:14	Reserved, must be zero.	
Register Address: 571H, 1393	IA32_RTIT_STATUS	
Tracing Status Register (R/W)		Thread
0	Reserved, writes ignored.	
1	ContexEn, writes ignored.	
2	TriggerEn, writes ignored.	
3	Reserved	
4	Error (R/W)	
5	Stopped	
63:6	Reserved, must be zero.	
Register Address: 572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Match Register (R/W)		Thread
4:0	Reserved.	
63:5	CR3[63:5] value to match.	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
	o fields represent the widest possible range of uncore frequencies. Writing to he minimum and the maximum frequency that hardware will select.	Package

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
7	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	

Table 2-34. Additional MSRs Common to Processors Based on Broadwell Microarchitectures

NOTES:

1. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].

Table 2-35 lists MSRs that are specific to Intel Core M processors and 5th Generation Intel Core Processors.

Table 2-35. Additional MSRs Supported by Intel[®] Core[™] M Processors and 5th Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)	•	Соге
Note: C-state values are processor specif ACPI C-states. See http://biosbits.org.	c C-state code names, unrelated to MWAIT extension C-state parameters or	
3:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	0000b: C0/C1 (no package C-state support)	
	0001b: C2	
	0010b: C3	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	0110b: C8	
	0111b: C9	
	1000b: C10	
9:4	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
24:16	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
28	Enable C1 Undemotion (R/W)	
29	Enable Package C-State Auto-Demotion (R/W)	
30	Enable Package C-State Undemotion (R/W)	
63:31	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode R/O if MSR_PLATFORM_INFO.[28] = 0, ar	nd R/W if MSR_PLATFORM_INFO.[28] = 1.	Package
7:0	Maximum Ratio Limit for 1C Maximum turbo ratio limit of 1 core active.	Package
15:8	Maximum Ratio Limit for 2C Maximum turbo ratio limit of 2 core active.	Package
23:16	Maximum Ratio Limit for 3C Maximum turbo ratio limit of 3 core active.	Package
31:24	Maximum Ratio Limit for 4C Maximum turbo ratio limit of 4 core active.	Package
39:32	Maximum Ratio Limit for 5C Maximum turbo ratio limit of 5core active.	Package
47:40	Maximum Ratio Limit for 6C Maximum turbo ratio limit of 6core active.	Package
63:48	Reserved.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	
PPO Energy Status (R/O) See Section 16.10.4, "PPO/PP1 RAPL Do	nains."	Package
	Table 2-25, Table 2-29, Table 2-30, and Table 2-34 for other M ayFamily_DisplayModel value of 06_3DH.	SR definitions applicable

Table 2-35. Additional MSRs Supported by Intel[®] Core[™] M Processors and 5th Generation Intel[®] Core[™] Processors

2.16 MSRS IN THE INTEL® XEON® PROCESSOR E5 V4 FAMILY

The MSRs listed in Table 2-36 are available and common to the Intel[®] Xeon[®] Processor D Product Family (CPUID Signature DisplayFamily_DisplayModel value of 06_56H) and to the Intel Xeon processors E5 v4 and E7 v4 families (CPUID Signature DisplayFamily_DisplayModel value of 06_4FH). These processors are based on Broadwell microarchitecture.

See Section 2.16.1 for lists of tables of MSRs that are supported by the Intel[®] Xeon[®] Processor D Family.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Number 6	nable Control (R/W)	Package

Register Address: Hex, Decimal	mal Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
0	LockOut (R/WO)	
	See Table 2-2.	
1	Enable_PPIN (R/W)	
	See Table 2-2.	
63:2	Reserved	
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	
Protected Processor Inventory Number	(R/O)	Package
63:0	Protected Processor Inventory Number (R/O)	
	See Table 2-2.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information		Package
Contains power management and other	model specific features enumeration. See http://biosbits.org.	
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O)	Package
	See Table 2-26.	
22:16	Reserved.	
23	PPIN_CAP (R/O)	Package
	See Table 2-26.	
27:24	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O)	Package
	See Table 2-26.	
29	Programmable TDP Limit for Turbo Mode (R/O)	Package
	See Table 2-26.	
30	Programmable TJ OFFSET (R/O)	Package
	See Table 2-26.	
39:31	Reserved.	
47:40	Maximum Efficiency Ratio (R/O)	Package
	See Table 2-26.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Core
Note: C-state values are processor speci ACPI C-states. See http://biosbits.org.	fic C-state code names, unrelated to MWAIT extension C-state parameters or	

Register Address: Hex, Decima	I Register Name (Former Register Name)	
Register Information / Bit Field	s Bit Description	Scope
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-state support)	
	001b: C2	
	010b: C6 (non-retention)	
	011b: C6 (retention)	
	111b: No Package C state limits. All C states supported by the processor are available.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
16	Automatic C-State Conversion Enable (R/W)	
	If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6).	
24:17	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/0)	Thread
7:0	Count	
8	MCG_CTL_P	
9	MCG_EXT_P	
10	MCP_CMCI_P	
11	MCG_TES_P	
15:12	Reserved	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
25	MCG_EM_P	
26	MCG_ELOG_P	
63:27	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Enhanced SMM Capabilities (SMM-RO)		Thread
Reports SMM capability Enhancement. A	ccessible only while in SMM.	
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1, indicates that the SMM code access restriction is supported and a host-space interface available to SMM handler.	
59	Long_Flow_Indication (SMM-RO)	
	If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.	
63:60	Reserved.	
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Соге
0	Thermal Status (R/O)	
	See Table 2-2.	
1	Thermal Status Log (R/WCO)	
	See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O)	
	See Table 2-2.	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
	See Table 2-2.	
4	Critical Temperature Status (R/O)	
	See Table 2-2.	
5	Critical Temperature Status Log (R/WC0)	
	See Table 2-2.	
6	Thermal Threshold #1 Status (R/O)	
	See Table 2-2.	
7	Thermal Threshold #1 Log (R/WC0)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
	See Table 2-2.	
9	Thermal Threshold #2 Log (R/WC0)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
12	Current Limit Status (R/O)	
	See Table 2-2.	

Register Address: Hex, Decimal	Register Name (Former Register Na	ame)
Register Information / Bit Fields	Bit Description	Scope
13	Current Limit Log (R/WCO)	
	See Table 2-2.	
14	Cross Domain Limit Status (R/O)	
	See Table 2-2.	
15	Cross Domain Limit Log (R/WCO)	
	See Table 2-2.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R/O)	
	See Table 2-26.	
27:24	TCC Activation Offset (R/W)	
	See Table 2-26.	
63:28	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 1C	Package
15:8	Maximum Ratio Limit for 2C	Package
23:16	Maximum Ratio Limit for 3C	Package
31:24	Maximum Ratio Limit for 4C	Package
39:32	Maximum Ratio Limit for 5C	Package
47:40	Maximum Ratio Limit for 6C	Package
55:48	Maximum Ratio Limit for 7C	Package
63:56	Maximum Ratio Limit for 8C	Package
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT1	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0,	and R/W if MSR_PLATFORM_INFO.[28] = 1.	
7:0	Maximum Ratio Limit for 9C	Package
15:8	Maximum Ratio Limit for 10C	Package

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23:16	Maximum Ratio Limit for 11C	Package
31:24	Maximum Ratio Limit for 12C	Package
39:32	Maximum Ratio Limit for 13C	Package
47:40	Maximum Ratio Limit for 14C	Package
55:48	Maximum Ratio Limit for 15C	Package
63:56	Maximum Ratio Limit for 16C	Package
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces	(R/O)	Package
3:0	Power Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2 ^{ESU} ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
63:20	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O) Energy consumed by DRAM devices.		Package
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
53:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R	/0)	Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	1
Uncore Ratio Limit (R/W)		Package
	io fields represent the widest possible range of uncore frequencies. Writing of the minimum and the maximum frequency that hardware will select.	
63:15	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
7	Reserved.	
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
Register Address: 639H, 1593	MSR_PPO_ENERGY_STATUS	•
Reserved (R/O)		Package
Reads return 0.		
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proce	ssor Cores (R/W)	Package
(Frequency refers to processor core fre	quency.)	
0	PROCHOT Status (R0)	
	When set, processor core frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
2	Power Budget Management Status (RO)	
	When set, frequency is reduced below the operating system request due to PBM limit.	
3	Platform Configuration Services Status (R0)	
	When set, frequency is reduced below the operating system request due to PCS limit.	
4	Reserved.	
5	Autonomous Utilization-Based Frequency Control Status (RO)	
	When set, frequency is reduced below the operating system request because the processor has detected that utilization is low.	
6	VR Therm Alert Status (RO)	
	When set, frequency is reduced below the operating system request due to a thermal alert from the Voltage Regulator.	
7	Reserved.	
8	Electrical Design Point Status (R0)	
	When set, frequency is reduced below the operating system request due to electrical design point constraints (e.g., maximum electrical current consumption).	
9	Reserved.	
10	Multi-Core Turbo Status (R0)	
	When set, frequency is reduced below the operating system request due to Multi-Core Turbo limits.	
12:11	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
13	Core Frequency P1 Status (R0)	
	When set, frequency is reduced below max non-turbo P1.	
14	Core Max N-Core Turbo Frequency Limiting Status (RO)	
	When set, frequency is reduced below max n-core turbo frequency.	
15	Core Frequency Limiting Status (R0)	
	When set, frequency is reduced below the operating system request.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
18	Power Budget Management Log	
	When set, indicates that the PBM Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19	Platform Configuration Services Log	
	When set, indicates that the PCS Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20	Reserved.	
21	Autonomous Utilization-Based Frequency Control Log	
	When set, indicates that the AUBFC Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	Reserved.	
24	Electrical Design Point Log	
	When set, indicates that the EDP Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Multi-Core Turbo Log	
	When set, indicates that the Multi-Core Turbo Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28:27	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	1
Register Information / Bit Fields	Bit Description	Scope
29	Core Frequency P1 Log	
	When set, indicates that the Core Frequency P1 Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
30	Core Max N-Core Turbo Frequency Limiting Log	
	When set, indicates that the Core Max n-core Turbo Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
31	Core Frequency Limiting Log	
	When set, indicates that the Core Frequency Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:32	Reserved.	
Register Address: 770H, 1904	IA32_PM_ENABLE	
See Section 16.4.2, "Enabling HWP."		Package
Register Address: 771H, 1905	IA32_HWP_CAPABILITIES	
See Section 16.4.3, "HWP Performance	Range and Dynamic Capabilities."	Thread
Register Address: 774H, 1908	IA32_HWP_REQUEST	
See Section 16.4.4, "Managing HWP."		Thread
7:0	Minimum Performance (R/W)	
15:8	Maximum Performance (R/W)	
23:16	Desired Performance (R/W)	
63:24	Reserved.	
Register Address: 777H, 1911	IA32_HWP_STATUS	
See Section 16.4.5, "HWP Feedback."		Thread
1:0	Reserved.	
2	Excursion to Minimum (R/O)	
63:3	Reserved.	
Register Address: C8DH, 3213	IA32_QM_EVTSEL	
Monitoring Event Select Register (R/W)	[Li+ 12] = 1	Thread
If CPUID.(EAX=07H, ECX=0):EBX.RDT-M		
7:0	EventID (R/W) Event encoding:	
	0x00: No monitoring.	
	0x01: L3 occupancy monitoring.	
	0x02: Total memory bandwidth monitoring.	
	0x03: Local memory bandwidth monitoring.	
	All other encoding reserved.	
31:8	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
41:32	RMID (R/W)	
63:42	Reserved.	
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)		Thread
9:0	RMID	
31:10	Reserved.	
51:32	CLOS (R/W)	
63: 52	Reserved.	
Register Address: C90H, 3216	IA32_L3_QOS_MASK_0	
L3 Class Of Service Mask - CLOS 0 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 0 enforcement.	
63:20	Reserved.	
Register Address: C91H, 3217	IA32_L3_QOS_MASK_1	
L3 Class Of Service Mask - CLOS 1 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 1 enforcement.	
63:20	Reserved.	
Register Address: C92H, 3218	IA32_L3_QOS_MASK_2	
L3 Class Of Service Mask - CLOS 2 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 2 enforcement.	
63:20	Reserved.	
Register Address: C93H, 3219	IA32_L3_QOS_MASK_3	
L3 Class Of Service Mask - CLOS 3 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 3 enforcement.	
63:20	Reserved.	
Register Address: C94H, 3220	IA32_L3_QOS_MASK_4	
L3 Class Of Service Mask - CLOS 4 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 4 enforcement.	
63:20	Reserved.	
Register Address: C95H, 3221	IA32_L3_QOS_MASK_5	
L3 Class Of Service Mask - CLOS 5 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 5 enforcement.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
63:20	Reserved.	
Register Address: C96H, 3222	IA32_L3_QOS_MASK_6	
L3 Class Of Service Mask - CLOS 6 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 6 enforcement.	
63:20	Reserved.	
Register Address: C97H, 3223	IA32_L3_QOS_MASK_7	
L3 Class Of Service Mask - CLOS 7 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M/		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 7 enforcement.	
63:20	Reserved.	
Register Address: C98H, 3224	IA32_L3_QOS_MASK_8	
L3 Class Of Service Mask - CLOS 8 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M/		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 8 enforcement.	
63:20	Reserved.	
Register Address: C99H, 3225	IA32_L3_QOS_MASK_9	
L3 Class Of Service Mask - CLOS 9 (R/W) If CPUID.(EAX=10H, ECX=1):EDX.COS_M,		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 9 enforcement.	
63:20	Reserved.	
Register Address: C9AH, 3226	IA32_L3_QOS_MASK_10	·
L3 Class Of Service Mask - CLOS 10 (R/w If CPUID.(EAX=10H, ECX=1):EDX.COS_M/		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 10 enforcement.	
63:20	Reserved.	
Register Address: C9BH, 3227	IA32_L3_QOS_MASK_11	
L3 Class Of Service Mask - CLOS 11 (R/w If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 11 enforcement.	
63:20	Reserved.	
Register Address: C9CH, 3228	IA32_L3_QOS_MASK_12	•
L3 Class Of Service Mask - CLOS 12 (R/w If CPUID.(EAX=10H, ECX=1):EDX.COS_M/		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 12 enforcement.	
63:20	Reserved.	
Register Address: C9DH, 3229	IA32_L3_QOS_MASK_13	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
L3 Class Of Service Mask - CLOS 13 (R/W)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=13.	
0:19	CBM: Bit vector of available L3 ways for CLOS 13 enforcement.	
63:20	Reserved.	
Register Address: C9EH, 3230	IA32_L3_QOS_MASK_14	
L3 Class Of Service Mask - CLOS 14 (R/W)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=14.	
0:19	CBM: Bit vector of available L3 ways for CLOS 14 enforcement.	
63:20	Reserved.	
Register Address: C9FH, 3231	IA32_L3_QOS_MASK_15	
L3 Class Of Service Mask - CLOS 15 (R/W)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=15.	
0:19	CBM: Bit vector of available L3 ways for CLOS 15 enforcement.	
63:20	Reserved.	

2.16.1 Additional MSRs Supported in the Intel[®] Xeon[®] Processor D Product Family

The MSRs listed in Table 2-37 are available to Intel[®] Xeon[®] Processor D Product Family (CPUID Signature DisplayFamily_DisplayModel value of 06_56H). The Intel[®] Xeon[®] processor D product family is based on Broadwell microarchitecture and supports the MSR interfaces listed in Table 2-20, Table 2-29, Table 2-34, Table 2-36, and Table 2-37.

Table 2-37. Additional MSRs Supported by Intel[®] Xeon[®] Processor D with a CPUID Signature DisplayFamily_DisplayModel Value of 06_56H

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ACH, 428	MSR_TURBO_RATIO_LIMIT3	
Config Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0, a	nd R/W if MSR_PLATFORM_INFO.[28] = 1.	
62:0	Reserved.	Package
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1.	
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	·
See Table 2-2.		Package
Register Address: 418H, 1048	IA32_MC6_CTL	
Bank MC6 reports MC errors from the i		Package
Register Address: 419H, 1049	IA32_MC6_STATUS	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the i	ntegrated I/O module.	
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M Bank MC6 reports MC errors from the i	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." ntegrated I/O module.	Package
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M Bank MC6 reports MC errors from the i	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." ntegrated I/O module.	Package
Register Address: 41CH, 1052	IA32_MC7_CTL	T
See Section 17.3.2.1, "IA32_MCi_CTL M Bank MC7 reports MC errors from the h	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." nome agent HA 0.	Package
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M Bank MC7 reports MC errors from the h	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." nome agent HA 0.	Package
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M Bank MC7 reports MC errors from the h	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." nome agent HA 0.	Package
Register Address: 41FH, 1055	IA32_MC7_MISC	l
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	-	
Register Address: 424H, 1060	IA32_MC9_CTL	•
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." rrors from each channel of the integrated memory controllers.	Package
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." rrors from each channel of the integrated memory controllers.	Package
		I

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 426H, 1062	IA32_MC9_ADDR	·
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 10 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
	IA32_MC18_STATUS	

Table 2-37. Additional MSRs Supported by Intel[®] Xeon[®] Processor D with a CPUID Signature DisplayFamily_DisplayModel Value of 06_56H

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the 1 CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the 1 CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the 1 CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the 1 CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the 1 CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the 1 CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	;Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the 1 CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
See Table 2-20, Table 2-29, Table 2-34, DisplayFamily_DisplayModel value of 06	and Table 2-36 for other MSR definitions applicable to processors with a C _56H.	PUID Signature

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.16.2 Additional MSRs Supported in Intel[®] Xeon[®] Processors E5 v4 and E7 v4 Families

The MSRs listed in Table 2-37 are available to the Intel[®] Xeon[®] Processor E5 v4 and E7 v4 Families (CPUID Signature DisplayFamily_DisplayModel value of 06_4FH). The Intel[®] Xeon[®] processor E5 v4 family is based on Broadwell microarchitecture and supports the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-29, Table 2-34, Table 2-36, and Table 2-38.

Register Address: Hex, Decimal	al Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1ACH, 428	MSR_TURBO_RATIO_LIMIT3	
Config Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = 0, a	nd R/W if MSR_PLATFORM_INFO.[28] = 1.	
62:0	Reserved.	Package
63	Semaphore for Turbo Ratio Limit Configuration	Package
	If 1, the processor uses override configuration ¹ specified in MSR_TURBO_RATIO_LIMIT, MSR_TURBO_RATIO_LIMIT1, and MSR_TURBO_RATIO_LIMIT2.	
	If 0, the processor uses factory-set configuration (Default).	
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.		Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.		Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.		Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.	•	Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.	•	Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.	•	Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.		Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.	·	Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 294H, 660	IA32_MC20_CTL2	
See Table 2-2.	•	Package
Register Address: 295H, 661	IA32_MC21_CTL2	
See Table 2-2.		Package
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Int	tel QPI 0 module.	
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Int	tel QPI O module.	
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Int	tel QPI O module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from the Int		
Register Address: 418H, 1048	IA32_MC6_CTL	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the int		
Register Address: 419H, 1049	IA32_MC6_STATUS	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the int		
Register Address: 41AH, 1050	IA32_MC6_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the int Register Address: 41BH, 1051	IA32_MC6_MISC	
•	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Dackage
Bank MC6 reports MC errors from the int		Package
Register Address: 41CH, 1052	IA32_MC7_CTL	
-	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho	-	1 ackage
Register Address: 41DH, 1053	IA32_MC7_STATUS	
5	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the ho		
1	IA32_MC7_ADDR	I

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	nome agent HA 0.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the h	nome agent HA 0.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	nome agent HA 1.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	nome agent HA 1.	_
Register Address: 422H, 1058	IA32_MC8_ADDR	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	nome agent HA 1.	_
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the h	nome agent HA 1.	_
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 425H, 1061	IA32_MC9_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	_
Register Address: 426H, 1062	IA32_MC9_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 17.3.2.1, "IA32 MCi CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	5
Register Address: 428H, 1064	IA32_MC10_CTL	•
See Section 17.3.2.1, "IA32_MCi_CTL M	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	5
Register Address: 429H, 1065	IA32_MC10_STATUS	
-	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	32
Register Address: 42AH, 1066	IA32_MC10_ADDR	1
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 42FH, 1071	IA32_MC11_MISC	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 430H, 1072	IA32_MC12_CTL	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC err	ors from each channel of the integrated memory controllers.	
Register Address: 433H, 1075	IA32_MC12_MISC	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 434H, 1076	IA32_MC13_CTL	1
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	1
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	ors from each channel of the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
3anks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 43DH, 1085	IA32_MC15_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL N	 ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 through MC 16 report MC e	rrors from each channel of the integrated memory controllers.	
Register Address: 43EH, 1086	IA32_MC15_ADDR	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	
See Section 17.3.2.1, "IA32 MCi CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	5
Register Address: 440H, 1088	IA32_MC16_CTL	
=		Package
	rrors from each channel of the integrated memory controllers.	5
Register Address: 441H, 1089	IA32_MC16_STATUS	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	5
Register Address: 442H, 1090	IA32_MC16_ADDR	
	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rrors from each channel of the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	ł
-	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	,,,,,,,,	

Table 2-38. Additional MSRs Supported by Intel® Xeon® Processors with a CPUID SignatureDisplayFamily_DisplayModel Value of 06_4FH

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC17 reports MC errors from the for CBo12, CBo15.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo0, CBo3, CBo6, CBo9,	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44BH, 1099	IA32_MC18_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC18 reports MC errors from the f CBo10, CBo13, CBo16.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo1, CBo4, CBo7,	
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the f CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the f CBo11, CBo14, CBo17.	ollowing pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44EH, 1102	IA32_MC19_ADDR	

Table 2-38. Additional MSRs Supported by Intel® Xeon® Processors with a CPUID SignatureDisplayFamily_DisplayModel Value of 06_4FH

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from the CBo11, CBo14, CBo17.	e following pair of CBo/L3 Slices (if the pair is present): CBo2, CBo5, CBo8,	
Register Address: 450H, 1104	IA32_MC20_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 451H, 1105	IA32_MC20_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 452H, 1106	IA32_MC20_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 453H, 1107	IA32_MC20_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC20 reports MC errors from the	Intel QPI 1 module.	
Register Address: 454H, 1108	IA32_MC21_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the	Intel QPI 2 module.	
Register Address: 455H, 1109	IA32_MC21_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the	Intel QPI 2 module.	
Register Address: 456H, 1110	IA32_MC21_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL N	 ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the	-	
Register Address: 457H, 1111	IA32_MC21_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL N	ISRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC21 reports MC errors from the	-	
Register Address: C81H, 3201	IA32_L3_QOS_CFG	
Cache Allocation Technology Configura	tion (R/W)	Package
0	CAT Enable. Set 1 to enable Cache Allocation Technology.	
63:1	Reserved.	
See Table 2-20, Table 2-21, Table 2-29 DisplayFamily_DisplayModel value of 0	9, and Table 2-30 for other MSR definitions applicable to processors with a C 6_45H.	PUID Signature

NOTES:

1. An override configuration lower than the factory-set configuration is always supported. An override configuration higher than the factory-set configuration is dependent on features specific to the processor and the platform.

2.17 MSRS IN THE 6TH—13TH GENERATION INTEL® CORE™ PROCESSORS, 1ST—5TH GENERATION INTEL® XEON® SCALABLE PROCESSOR FAMILIES, INTEL® CORE™ ULTRA 7 PROCESSORS, 8TH GENERATION INTEL® CORE™ I3 PROCESSORS, INTEL® XEON® E PROCESSORS, INTEL® XEON® 6 P-CORE PROCESSORS, INTEL® XEON® 6 E-CORE PROCESSORS, AND INTEL® SERIES 2 CORE™ ULTRA PROCESSORS

6th generation Intel[®] Core[™] processors are based on Skylake microarchitecture and have a CPUID Signature DisplayFamily_DisplayModel value of 06_4EH or 06_5EH.

The Intel[®] Xeon[®] Scalable Processor Family based on the Skylake microarchitecture, the 2nd generation Intel[®] Xeon[®] Scalable Processor Family based on the Cascade Lake product, and the 3rd generation Intel[®] Xeon[®] Scalable Processor Family based on the Cooper Lake product all have a CPUID Signature DisplayFamily_DisplayModel value of 06_55H.

7th generation Intel[®] Core[™] processors are based on the Kaby Lake microarchitecture, 8th generation and 9th generation Intel[®] Core[™] processors, and Intel[®] Xeon[®] E processors are based on Coffee Lake microarchitecture; these processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_8EH or 06_9EH.

8th generation Intel[®] Core[™] i3 processors are based on Cannon Lake microarchitecture and have a CPUID Signature DisplayFamily_DisplayModel value of 06_66H.

10th generation Intel[®] Core[™] processors are based on Comet Lake microarchitecture (with a CPUID Signature DisplayFamily_DisplayModel value of 06_A5H or 06_A6H) and Ice Lake microarchitecture (with a CPUID Signature DisplayFamily_DisplayModel value of 06_7DH or 06_7EH).

11th generation Intel[®] Core[™] processors are based on Tiger Lake microarchitecture and have a CPUID Signature DisplayFamily_DisplayModel value of 06_8CH or 06_8DH.

The 3rd generation Intel[®] Xeon[®] Scalable Processor Family is based on Ice Lake microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_6AH or 06_6CH.

12th generation Intel[®] Core[™] processors supporting the Alder Lake performance hybrid architecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_97H or 06_9AH.

13th generation Intel[®] Core[™] processors supporting the Raptor Lake performance hybrid architecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_BAH, 06_B7H, or 06_BFH.

The 4th generation Intel[®] Xeon[®] Scalable Processor Family is based on Sapphire Rapids microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_8FH.

The 5th generation Intel[®] Xeon[®] Scalable Processor Family is based on Emerald Rapids microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_CFH.

The Intel[®] Core[™] Ultra 7 processors supporting the Meteor Lake hybrid architecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_AAH.

The Intel[®] Xeon[®] 6 P-core processor is based on the Granite Rapids microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_ADH or 06_AEH.

The Intel[®] Xeon[®] 6 E-core processor is based on the Sierra Forest microarchitecture and has a CPUID Signature DisplayFamily_DisplayModel value of 06_AFH.

The Intel[®] Series 2 Core[™] Ultra processors supporting the Lunar Lake performance hybrid architecture have a CPUID Signature DisplayFamily_DisplayModel value of 06_BDH.

These processors support the MSR interfaces listed in Table 2-20, Table 2-21, Table 2-25, Table 2-29, Table 2-35, and Table 2-39¹. For an MSR listed in Table 2-39 that also appears in the model-specific tables of prior generations, Table 2-39 supersedes prior generation tables.

Tables 2-40 through 2-60 list additional supported MSR interfaces introduced in specific processors; see each table for additional details.

The notation of "Platform" in the Scope column (with respect to MSR_PLATFORM_ENERGY_COUNTER and MSR_PLATFORM_POWER_LIMIT) is limited to the power-delivery domain and the specifics of the power delivery integration may vary by platform vendor's implementation.

Table 2-39. Additional MSRs Supported by the 6th—13th Generation Intel® Core™ Processors,
1st—5th Generation Intel® Xeon® Scalable Processor Families, Intel® Core™ Ultra 7 Processors,
8th Generation Intel® Core™ i3 Processors, Intel® Xeon® E Processors, Intel® Xeon® 6 E-Core Processors,
Intel® Xeon® 6 P-Core Processors, and Intel® Series 2 Core™ Ultra Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (r/w)	Thread
See Table 2-2.		
Register Address: FEH, 254	IA32_MTRRCAP	
MTRR Capability (R/O, Architectural)		Thread
See Table 2-2		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Соге
See Table 2-2.		
0	Thermal Status (R/O)	
	See Table 2-2.	
1	Thermal Status Log (R/WCO)	
	See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O)	
	See Table 2-2.	
3	PROTCHOT # or FORCEPR# Log (R/WC0)	
	See Table 2-2.	
4	Critical Temperature Status (R/O)	
	See Table 2-2.	
5	Critical Temperature Status Log (R/WC0)	
	See Table 2-2.	
6	Thermal threshold #1 Status (R/O)	
	See Table 2-2.	
7	Thermal threshold #1 Log (R/WC0)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
	See Table 2-2.	

 MSRs at the following addresses are not supported in the 12th generation Intel Core processor E-core: 3F7H. MSRs at the following addresses are not supported in the 12th generation Intel Core processor E-core or P-core: 652H, 653H, 655H, 656H, DB0H, DB1H, DB2H, and D90H.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
9	Thermal Threshold #2 Log (R/WC0)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
12	Current Limit Status (R/O)	
	See Table 2-2.	
13	Current Limit Log (R/WCO)	
	See Table 2-2.	
14	Cross Domain Limit Status (R/O)	
	See Table 2-2.	
15	Cross Domain Limit Log (R/WCO)	
	See Table 2-2.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode		Package
R/O if MSR_PLATFORM_INFO.[28] = (), and R/W if MSR_PLATFORM_INFO.[28] = 1	
7:0	Maximum Ratio Limit for 1C	Package
	Maximum turbo ratio limit of 1 core active.	
15:8	Maximum Ratio Limit for 2C	Package
	Maximum turbo ratio limit of 2 core active.	
23:16	Maximum Ratio Limit for 3C	Package
	Maximum turbo ratio limit of 3 core active.	J. J
31:24	Maximum Ratio Limit for 4C	Package
	Maximum turbo ratio limit of 4 core active.	
63:32	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W)		Thread
	ts to the MSR containing the most recent branch record.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1FCH, 508	MSR_POWER_CTL	
Power Control Register		Соге
See http://biosbits.org.		
0	Reserved.	
1	C1E Enable (R/W)	Package
	When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	
18:2	Reserved.	
19	Disable Energy Efficiency Optimization (R/W)	
	Setting this bit disables the P-States energy efficiency optimization. Default value is 0. Disable/enable the energy efficiency optimization in P- State legacy mode (when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an effect only in the turbo range or into PERF_MIN_CTL value if it is not zero set. In HWP mode (IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect between the OS desired or OS maximize to the OS minimize performance setting.	
20	Disable Race to Halt Optimization (R/W)	
	Setting this bit disables the Race to Halt optimization and avoids this optimization limitation to execute below the most efficient frequency ratio. Default value is 0 for processors that support Race to Halt optimization.	
63:21	Reserved.	
Register Address: 300H, 768	MSR_SGXOWNEREPOCH0	
Lower 64 Bit CR_SGXOWNEREPOCH (W)		Package
Writes do not update CR_SGXOWNEREP	DCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	
63:0	Lower 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 301H, 769	MSR_SGXOWNEREPOCH1	
Upper 64 Bit CR_SGXOWNEREPOCH (W)		Package
Writes do not update CR_SGXOWNEREP	OCH if CPUID.(EAX=12H, ECX=0):EAX.SGX1 is 1 on any thread in the package.	
63:0	Upper 64 bits of an 128-bit external entropy value for key derivation of an enclave.	
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2 and Section 21.2.4, "Archi	tectural Performance Monitoring Version 4."	
0	Ovf_PMC0	Thread
1	Ovf_PMC1	Thread
2	Ovf_PMC2	Thread
3	Ovf_PMC3	Thread
4	Ovf_PMC4 (if CPUID.OAH:EAX[15:8] > 4)	Thread
5	Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5)	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
6	Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6)	Thread
7	Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7)	Thread
31:8	Reserved.	
32	Ovf_FixedCtrO	Thread
33	Ovf_FixedCtr1	Thread
34	Ovf_FixedCtr2	Thread
54:35	Reserved	
55	Trace_ToPA_PMI	Thread
57:56	Reserved.	
58	LBR_Frz	Thread
59	CTR_Frz	Thread
60	ASCI	Thread
51	Ovf_Uncore	Thread
62	Ovf_BufDSSAVE	Thread
53	CondChgd	Thread
Register Address: 390H, 912	IA32_PERF_GLOBAL_STATUS_RESET	
See Table 2-2 and Section 21.2.4, "Arch	itectural Performance Monitoring Version 4."	
0	Set 1 to clear Ovf_PMCO.	Thread
1	Set 1 to clear Ovf_PMC1.	Thread
2	Set 1 to clear Ovf_PMC2.	Thread
3	Set 1 to clear Ovf_PMC3.	Thread
4	Set 1 to clear Ovf_PMC4 (if CPUID.0AH:EAX[15:8] > 4).	Thread
5	Set 1 to clear Ovf_PMC5 (if CPUID.0AH:EAX[15:8] > 5).	Thread
5	Set 1 to clear Ovf_PMC6 (if CPUID.0AH:EAX[15:8] > 6).	Thread
7	Set 1 to clear Ovf_PMC7 (if CPUID.0AH:EAX[15:8] > 7).	Thread
31:8	Reserved.	
32	Set 1 to clear Ovf_FixedCtr0.	Thread
33	Set 1 to clear Ovf_FixedCtr1.	Thread
34	Set 1 to clear Ovf_FixedCtr2.	Thread
54:35	Reserved.	
55	Set 1 to clear Trace_ToPA_PMI.	Thread
57:56	Reserved.	
58	Set 1 to clear LBR_Frz.	Thread
59	Set 1 to clear CTR_Frz.	Thread
60	Set 1 to clear ASCI.	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
61	Set 1 to clear Ovf_Uncore.	Thread
62	Set 1 to clear Ovf_BufDSSAVE.	Thread
63	Set 1 to clear CondChgd.	Thread
Register Address: 391H, 913	IA32_PERF_GLOBAL_STATUS_SET	
See Table 2-2 and Section 21.2.4, "Arch	itectural Performance Monitoring Version 4."	
0	Set 1 to cause Ovf_PMC0 = 1.	Thread
1	Set 1 to cause Ovf_PMC1 = 1.	Thread
2	Set 1 to cause Ovf_PMC2 = 1.	Thread
3	Set 1 to cause Ovf_PMC3 = 1.	Thread
4	Set 1 to cause Ovf_PMC4=1 (if CPUID.0AH:EAX[15:8] > 4).	Thread
5	Set 1 to cause Ovf_PMC5=1 (if CPUID.0AH:EAX[15:8] > 5).	Thread
6	Set 1 to cause Ovf_PMC6=1 (if CPUID.0AH:EAX[15:8] > 6).	Thread
7	Set 1 to cause Ovf_PMC7=1 (if CPUID.0AH:EAX[15:8] > 7).	Thread
31:8	Reserved.	
32	Set 1 to cause Ovf_FixedCtr0 = 1.	Thread
33	Set 1 to cause Ovf_FixedCtr1 = 1.	Thread
34	Set 1 to cause Ovf_FixedCtr2 = 1.	Thread
54:35	Reserved.	
55	Set 1 to cause Trace_ToPA_PMI = 1.	Thread
57:56	Reserved.	
58	Set 1 to cause LBR_Frz = 1.	Thread
59	Set 1 to cause CTR_Frz = 1.	Thread
60	Set 1 to cause ASCI = 1.	Thread
61	Set 1 to cause Ovf_Uncore.	Thread
62	Set 1 to cause Ovf_BufDSSAVE.	Thread
63	Reserved.	
Register Address: 392H, 914	IA32_PERF_GLOBAL_INUSE	
See Table 2-2.		Thread
Register Address: 3F7H, 1015	MSR_PEBS_FRONTEND	
FrontEnd Precise Event Condition Select	t (R/W)	Thread
2:0	Event Code Select	
3	Reserved	
4	Event Code Select High	
7:5	Reserved.	
19:8	IDQ_Bubble_Length Specifier	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
22:20	IDQ_Bubble_Width Specifier	
63:23	Reserved.	
Register Address: 500H, 1280	IA32_SGX_SVN_STATUS	
Status and SVN Threshold of SGX Supp	ort for ACM (R/O)	Thread
0	Lock See Section 40.11.3, "Interactions with Authenticated Code Modules (ACMs)."	
15:1	Reserved.	
23:16	SGX_SVN_SINIT See Section 40.11.3, "Interactions with Authenticated Code Modules (ACMs)."	
63:24	Reserved.	
Register Address: 560H, 1376	IA32_RTIT_OUTPUT_BASE	
Trace Output Base Register (R/W) See Table 2-2.		Thread
Register Address: 561H, 1377	IA32_RTIT_OUTPUT_MASK_PTRS	
Trace Output Mask Pointers Register (R See Table 2-2.	/w)	Thread
Register Address: 570H, 1392	IA32_RTIT_CTL	
Trace Control Register (R/W)		Thread
0	TraceEn	
1	CYCEn	
2	OS	
3	User	
6:4	Reserved, must be zero.	
7	CR3Filter	
8	ToPA Writing 0 will #GP if also setting TraceEn.	
9	MTCEn	
10	TSCEn	
11	DisRETC	
12	Reserved, must be zero.	
13	BranchEn	
17:14	MTCFreq	
18	Reserved, must be zero.	
22:19	CycThresh	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
23	Reserved, must be zero.	
27:24	PSBFreq	
31:28	Reserved, must be zero.	
35:32	ADDR0_CFG	
39:36	ADDR1_CFG	
63:40	Reserved, must be zero.	
Register Address: 571H, 1393	IA32_RTIT_STATUS	
Tracing Status Register (R/W)		Thread
0	FilterEn, writes ignored.	
1	ContexEn, writes ignored.	
2	TriggerEn, writes ignored.	
3	Reserved	
4	Error (R/W)	
5	Stopped	
31:6	Reserved, must be zero.	
48:32	PacketByteCnt	
63:49	Reserved, must be zero.	
Register Address: 572H, 1394	IA32_RTIT_CR3_MATCH	
Trace Filter CR3 Match Register (R/W)		Thread
4:0	Reserved	
63:5	CR3[63:5] value to match	
Register Address: 580H, 1408	IA32_RTIT_ADDR0_A	
Region 0 Start Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 581H, 1409	IA32_RTIT_ADDR0_B	
Region 0 End Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 582H, 1410	IA32_RTIT_ADDR1_A	
Region 1 Start Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 583H, 1411	IA32_RTIT_ADDR1_B	
Region 1 End Address (R/W)		Thread
63:0	See Table 2-2.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
PPO Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL Dor	nains."	
Register Address: 64DH, 1613	MSR_PLATFORM_ENERGY_COUNTER	
Platform Energy Counter (R/O)		Platform
This MSR is valid only if both platform ve will read 0 if not valid.	ndor hardware implementation and BIOS enablement support it. This MSR	
31:0	Total energy consumed by all devices in the platform that receive power from integrated power delivery mechanism, included platform devices are processor cores, SOC, memory, add-on or peripheral devices that get powered directly from the platform power delivery means. The energy units are specified in the MSR_RAPL_POWER_UNIT.Enery_Status_Unit.	
63:32	Reserved.	
Register Address: 64EH, 1614	MSR_PPERF	
Productive Performance Count (R/O)		Thread
63:0	Hardware's view of workload scalability. See Section 16.4.5.1.	
Register Address: 64FH, 1615	MSR_CORE_PERF_LIMIT_REASONS	
	Indicator of Frequency Clipping in Processor Cores (R/W)	Package
	(Frequency refers to processor core frequency.)	
0	PROCHOT Status (RO)	
	When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
4	Residency State Regulation Status (R0)	
	When set, frequency is reduced below the operating system request due to residency state regulation limit.	
5	Running Average Thermal Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL).	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR).	
7	VR Therm Design Current Status (R0)	
	When set, frequency is reduced below the operating system request due to VR thermal design current limit.	
8	Other Status (RO)	
	When set, frequency is reduced below the operating system request due to electrical or other constraints.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
9	Reserved.	
10	Package/Platform-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1.	
11	Package/Platform-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3.	
12	Max Turbo Limit Status (R0)	
	When set, frequency is reduced below the operating system request due to multi-core turbo limits.	
13	Turbo Transition Attenuation Status (R0)	
	When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.	
15:14	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	
20	Residency State Regulation Log	
	When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
21	Running Average Thermal Limit Log	
	When set, indicates that the RATL Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	VR Thermal Design Current Log	
	When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
24	Other Log	
	When set, indicates that the Other Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Package/Platform-Level PL1 Power Limiting Log	
	When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Package/Platform-Level PL2 Power Limiting Log	
	When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Max Turbo Limit Log	
	When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
29	Turbo Transition Attenuation Log	
	When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 652H, 1618	MSR_PKG_HDC_CONFIG	
HDC Configuration (R/W)		Package
2:0	PKG_Cx_Monitor	
	Configures Package Cx state threshold for MSR_PKG_HDC_DEEP_RESIDENCY.	
63: 3	Reserved.	
Register Address: 653H, 1619	MSR_CORE_HDC_RESIDENCY	
Core HDC Idle Residency (R/O)		Соге
63:0	Core_Cx_Duty_Cycle_Cnt	
Register Address: 655H, 1621	MSR_PKG_HDC_SHALLOW_RESIDENCY	
Accumulate the cycles the package wa	s in C2 state and at least one logical processor was in forced idle (R/O)	Package
63:0	Pkg_C2_Duty_Cycle_Cnt	
Register Address: 656H, 1622	MSR_PKG_HDC_DEEP_RESIDENCY	
Package Cx HDC Idle Residency (R/O)		Package
63:0	Pkg_Cx_Duty_Cycle_Cnt	
Register Address: 658H, 1624	MSR_WEIGHTED_CORE_CO	•

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Core-count Weighted CO Residency (R/O)		Package
63:0	Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in CO. If N cores are simultaneously in CO, then each cycle the counter increments by N.	
Register Address: 659H, 1625	MSR_ANY_CORE_CO	
Any Core CO Residency (R/O)		Package
63:0	Increment at the same rate as the TSC. The increment each cycle is one if any processor core in the package is in CO.	
Register Address: 65AH, 1626	MSR_ANY_GFXE_C0	
Any Graphics Engine CO Residency (R/O)		Package
63:0	Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device's compute engines are in CO.	
Register Address: 65BH, 1627	MSR_CORE_GFXE_OVERLAP_CO	
Core and Graphics Engine Overlapped CO	Residency (R/O)	Package
63:0	Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in CO and at least one processor core in the package is also in CO.	
Register Address: 65CH, 1628	MSR_PLATFORM_POWER_LIMIT	
power consumption is specified via Platfo	umption of the platform devices to the specified values. The Long Duration orm_Power_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration the Platform_Power_Limit_2 with duration chosen by the processor.	Platform
The processor implements an exponentia	al-weighted algorithm in the placement of the time windows.	
14:0	Platform Power Limit #1 Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field. The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.	
15	Enable Platform Power Limit #1	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #1 over the time window specified by Power Limit #1 Time Window.	
16	Platform Clamping Limitation #1	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #1 value.	
	This bit is writeable only when CPUID (EAX=6):EAX[4] is set.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
23:17	Time Window for Platform Power Limit #1	
	Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation:	
	Time Window = (float) $((1+(X/4))*(2^Y))$, where:	
	$X = POWER_LIMIT_1_TIME[23:22]$	
	Y = POWER_LIMIT_1_TIME[21:17]	
	The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].	
	The default value is ODH, and the unit is specified in MSR_RAPL_POWER_UNIT[Time Unit].	
31:24	Reserved.	
46:32	Platform Power Limit #2	
	Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor.	
	The recommended default value is 1.25 times the Long Duration Power Limit (i.e., Platform Power Limit # 1).	
17	Enable Platform Power Limit #2	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.	
48	Platform Clamping Limitation #2	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.	
62:49	Reserved.	
53	Lock. Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 690H, 1680	MSR_LASTBRANCH_16_FROM_IP	
ast Branch Record 16 From IP (R/W)		Thread
	registers on the last branch record stack. This part of the stack contains Iso:	
 Last Branch Record Stack TOS at 1C9 Section 19.12. 	H.	
Register Address: 691H, 1681	MSR_LASTBRANCH_17_FROM_IP	
_ast Branch Record 17 From IP (R/W) See description of MSR_LASTBRANCH_() FROM IP.	Thread
Register Address: 692H, 1682	MSR_LASTBRANCH_18_FROM_IP	1
Last Branch Record 18 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_(D_FROM_IP.	
Register Address: 693H, 1683	MSR_LASTBRANCH_19_FROM_IP	I

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 19From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 694H, 1684	MSR_LASTBRANCH_20_FROM_IP	
Last Branch Record 20 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 695H, 1685	MSR_LASTBRANCH_21_FROM_IP	
Last Branch Record 21 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 696H, 1686	MSR_LASTBRANCH_22_FROM_IP	
Last Branch Record 22 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 697H, 1687	MSR_LASTBRANCH_23_FROM_IP	
Last Branch Record 23 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 698H, 1688	MSR_LASTBRANCH_24_FROM_IP	
Last Branch Record 24 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 699H, 1689	MSR_LASTBRANCH_25_FROM_IP	
Last Branch Record 25 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 69AH, 1690	MSR_LASTBRANCH_26_FROM_IP	
Last Branch Record 26 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 69BH, 1691	MSR_LASTBRANCH_27_FROM_IP	
Last Branch Record 27 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 69CH, 1692	MSR_LASTBRANCH_28_FROM_IP	
Last Branch Record 28 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0)_FROM_IP.	
Register Address: 69DH, 1693	MSR_LASTBRANCH_29_FROM_IP	
Last Branch Record 29 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 69EH, 1694	MSR_LASTBRANCH_30_FROM_IP	
Last Branch Record 30 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_FROM_IP.	
Register Address: 69FH, 1695	MSR_LASTBRANCH_31_FROM_IP	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 31 From IP (R/W)		Thread
See description of MSR_LASTBRANCH_C)_FROM_IP.	
Register Address: 6B0H, 1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in the Pr	ocessor Graphics (R/W)	Package
(Frequency refers to processor graphics	frequency.)	
0	PROCHOT Status (RO)	
	When set, frequency is reduced due to assertion of external PROCHOT.	
1	Thermal Status (R0)	
	When set, frequency is reduced due to a thermal event.	
4:2	Reserved.	
5	Running Average Thermal Limit Status (R0)	
	When set, frequency is reduced due to running average thermal limit.	
6	VR Therm Alert Status (RO)	
	When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR Thermal Design Current Status (R0)	
	When set, frequency is reduced due to VR TDC limit.	
8	Other Status (RO)	
	When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	Package/Platform-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced due to package/platform-level power limiting PL1.	
11	Package/Platform-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.	
12	Inefficient Operation Status (RO)	
	When set, processor graphics frequency is operating below target frequency.	
15:13	Reserved.	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
21	Running Average Thermal Limit Log When set, indicates that the RATL Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	VR Thermal Design Current Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
24	Other Log When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	Package/Platform-Level PL1 Power Limiting Log	
	When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
27	Package/Platform-Level PL2 Power Limiting Log	
	When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
28	Inefficient Operation Log	
	When set, indicates that the Inefficient Operation Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:29	Reserved.	
Register Address: 6B1H, 1713	MSR_RING_PERF_LIMIT_REASONS	1
Indicator of Frequency Clipping in the R		Package
(Frequency refers to ring interconnect		
0	PROCHOT Status (RO)	
	When set, frequency is reduced due to assertion of external PROCHOT.	
1	Thermal Status (RO)	
	When set, frequency is reduced due to a thermal event.	
4:2	Reserved.	
5	Running Average Thermal Limit Status (R0) When set, frequency is reduced due to running average thermal limit.	
	,	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Fields Bit Description	
6	VR Therm Alert Status (R0)	
	When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR Thermal Design Current Status (R0)	
	When set, frequency is reduced due to VR TDC limit.	
8	Other Status (RO)	
	When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	Package/Platform-Level Power Limiting PL1 Status (R0)	
	When set, frequency is reduced due to package/Platform-level power limiting PL1.	
11	Package/Platform-Level PL2 Power Limiting Status (R0)	
	When set, frequency is reduced due to package/Platform-level power limiting PL2/PL3.	
15:12	Reserved	
16	PROCHOT Log	
	When set, indicates that the PROCHOT Status bit has asserted since the	
	log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
17	Thermal Log	
	When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	
21	Running Average Thermal Limit Log	
	When set, indicates that the RATL Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
22	VR Therm Alert Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
23	VR Thermal Design Current Log	
	When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
24	Other Log	
	When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
25	Reserved.	
26	Package/Platform-Level PL1 Power Limiting Log	
	When set, indicates that the Package/Platform Level PL1 Power Limiting	
	Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
27	Package/Platform-Level PL2 Power Limiting Log When set, indicates that the Package/Platform Level PL2 Power Limiting	
	Status bit has asserted since the log bit was last cleared.	
	This log bit will remain set until cleared by software writing 0.	
63:28	Reserved.	
Register Address: 6D0H, 1744	MSR_LASTBRANCH_16_TO_IP	
Last Branch Record 16 To IP (R/W)		Thread
	egisters on the last branch record stack. This part of the stack contains	
pointers to the destination instruction. So		
 Last Branch Record Stack TOS at 1C9 Section 19.12. 	4.	
Register Address: 6D1H, 1745	MSR_LASTBRANCH_17_TO_IP	
Last Branch Record 17 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6D2H, 1746	MSR_LASTBRANCH_18_TO_IP	
Last Branch Record 18 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6D3H, 1747	MSR_LASTBRANCH_19_TO_IP	
Last Branch Record 19To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6D4H, 1748	MSR_LASTBRANCH_20_T0_IP	
Last Branch Record 20 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6D5H, 1749	MSR_LASTBRANCH_21_TO_IP	1
Last Branch Record 21 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6D6H, 1750	MSR_LASTBRANCH_22_TO_IP	1
Last Branch Record 22 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6D7H, 1751	MSR_LASTBRANCH_23_TO_IP	
Last Branch Record 23 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6D8H, 1752	MSR_LASTBRANCH_24_TO_IP	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 24 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6D9H, 1753	MSR_LASTBRANCH_25_T0_IP	
Last Branch Record 25 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_T0_IP.	
Register Address: 6DAH, 1754	MSR_LASTBRANCH_26_T0_IP	
Last Branch Record 26 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	_TO_IP.	
Register Address: 6DBH, 1755	MSR_LASTBRANCH_27_TO_IP	
Last Branch Record 27 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0	TO_IP.	
Register Address: 6DCH, 1756	MSR_LASTBRANCH_28_TO_IP	
Last Branch Record 28 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6DDH, 1757	MSR_LASTBRANCH_29_TO_IP	- I
Last Branch Record 29 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6DEH, 1758	MSR_LASTBRANCH_30_TO_IP	
Last Branch Record 30 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 6DFH, 1759	MSR_LASTBRANCH_31_TO_IP	
Last Branch Record 31 To IP (R/W)		Thread
See description of MSR_LASTBRANCH_0		
Register Address: 770H, 1904	IA32_PM_ENABLE	
See Section 16.4.2, "Enabling HWP."	1	Package
Register Address: 771H, 1905	IA32_HWP_CAPABILITIES	
See Section 16.4.3, "HWP Performance R	Range and Dynamic Capabilities."	Thread
Register Address: 772H, 1906	IA32_HWP_REQUEST_PKG	
See Section 16.4.4, "Managing HWP."		Package
Register Address: 773H, 1907	IA32_HWP_INTERRUPT	
See Section 16.4.6, "HWP Notifications."		Thread
Register Address: 774H, 1908	IA32_HWP_REQUEST	
See Section 16.4.4, "Managing HWP."		Thread
7:0	Minimum Performance (R/W)	
15:8	Maximum Performance (R/W)	
23:16	Desired Performance (R/W)	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:24	Energy/Performance Preference (R/W)	
41:32	Activity Window (R/W)	
42	Package Control (R/W)	
63:43	Reserved.	
Register Address: 777H, 1911	IA32_HWP_STATUS	
See Section 16.4.5, "HWP Feedback."		Thread
Register Address: D90H, 3472	IA32_BNDCFGS	
See Table 2-2.		Thread
Register Address: DAOH, 3488	IA32_XSS	
See Table 2-2.	+	Thread
Register Address: DB0H, 3504	IA32_PKG_HDC_CTL	
See Section 16.5.2, "Package level Enabl	ing HDC."	Package
Register Address: DB1H, 3505	IA32_PM_CTL1	
See Section 16.5.3, "Logical-Processor Lo	evel HDC Control."	Thread
Register Address: DB2H, 3506	IA32_THREAD_STALL	
See Section 16.5.4.1, "IA32_THREAD_ST	FALL."	Thread
Register Address: DCOH, 3520	MSR_LBR_INFO_0	
Last Branch Record O Additional Informa	tion (R/W)	Thread
One of 32 triplet of last branch record re TSX-related and elapsed cycle information	egisters on the last branch record stack. This part of the stack contains flag, on. See also:	
 Last Branch Record Stack TOS at 1C9 Section 19.9.1, "LBR Stack." 	H.	
Register Address: DC1H, 3521	MSR_LBR_INFO_1	
Last Branch Record 1 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC2H, 3522	MSR_LBR_INFO_2	
Last Branch Record 2 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC3H, 3523	MSR_LBR_INFO_3	
Last Branch Record 3 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC4H, 3524	MSR_LBR_INFO_4	1
Last Branch Record 4 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.	1	
Register Address: DC5H, 3525	MSR_LBR_INFO_5	
Last Branch Record 5 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: DC6H, 3526	MSR_LBR_INFO_6	
Last Branch Record 6 Additional Informa	ition (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC7H, 3527	MSR_LBR_INFO_7	
Last Branch Record 7 Additional Informa	tion (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC8H, 3528	MSR_LBR_INFO_8	
Last Branch Record 8 Additional Informa	ition (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DC9H, 3529	MSR_LBR_INFO_9	L
Last Branch Record 9 Additional Informa	ition (R/W)	Thread
See description of MSR_LBR_INFO_0.	-	
Register Address: DCAH, 3530	MSR_LBR_INFO_10	
Last Branch Record 10 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.	1	
Register Address: DCBH, 3531	MSR_LBR_INFO_11	
Last Branch Record 11 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.	1	
Register Address: DCCH, 3532	MSR_LBR_INFO_12	
Last Branch Record 12 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCDH, 3533	MSR_LBR_INFO_13	
Last Branch Record 13 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DCEH, 3534	MSR_LBR_INFO_14	
Last Branch Record 14 Additional Inform See description of MSR_LBR_INFO_0.	lation (K/W)	Thread
Register Address: DCFH, 3535	MSR_LBR_INF0_15	
Last Branch Record 15 Additional Inform		Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD0H, 3536	MSR_LBR_INF0_16	
Last Branch Record 16 Additional Inform		Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD1H, 3537	MSR_LBR_INF0_17	
Last Branch Record 17 Additional Inform		Thread
See description of MSR_LBR_INFO_0.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 18 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD3H, 3539	MSR_LBR_INFO_19	
Last Branch Record 19 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD4H, 3540	MSR_LBR_INFO_20	
Last Branch Record 20 Additional Inform See description of MSR_LBR_INFO_0.	nation (R/W)	Thread
Register Address: DD5H, 3541	MSR_LBR_INFO_21	
Last Branch Record 21 Additional Inform See description of MSR_LBR_INFO_0.	nation (R/W)	Thread
Register Address: DD6H, 3542	MSR_LBR_INF0_22	
Last Branch Record 22 Additional Inform		Thread
See description of MSR_LBR_INFO_0.		Thread
Register Address: DD7H, 3543	MSR_LBR_INFO_23	
Last Branch Record 23 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD8H, 3544	MSR_LBR_INFO_24	
Last Branch Record 24 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DD9H, 3545	MSR_LBR_INFO_25	
Last Branch Record 25 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDAH, 3546	MSR_LBR_INFO_26	
Last Branch Record 26 Additional Inform See description of MSR_LBR_INFO_0.	nation (R/W)	Thread
Register Address: DDBH, 3547	MSR_LBR_INFO_27	
Last Branch Record 27 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDCH, 3548	MSR_LBR_INFO_28	
Last Branch Record 28 Additional Inform	nation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDDH, 3549	MSR_LBR_INFO_29	
Last Branch Record 29 Additional Inform See description of MSR_LBR_INFO_0.	nation (R/W)	Thread
Register Address: DDEH, 3550	MSR_LBR_INFO_30	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Last Branch Record 30 Additional Informa	ation (R/W)	Thread
See description of MSR_LBR_INFO_0.		
Register Address: DDFH, 3551	MSR_LBR_INFO_31	
Last Branch Record 31 Additional Information (R/W)		Thread
See description of MSR_LBR_INFO_0.		

Table 2-40 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_4EH, 06_5EH, 06_8EH, 06_9EH, or 06_66H.

Table 2-40. Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel[®] Core[™] Processors, and 8th generation Intel[®] Core[™] i3 Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 394H, 916	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)		Package
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved.	
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
43:0	Current count.	
63:44	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information	(R/O)	Package
3:0	Specifies the number of C-Box units with programmable counters (including processor cores and processor graphics).	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter)	Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter	1	Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter 0 Event Selec	t MSR	Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb Unit, Counter 1 Event Selec	t MSR	Package

Table 2-40. Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ Processors, and 8th generation Intel® Core™ i3 Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 700H, 1792	MSR_UNC_CBO_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select M	İSR	Package
Register Address: 701H, 1793	MSR_UNC_CBO_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select M	ISR	Package
Register Address: 706H, 1798	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 707H, 1799	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 710H, 1808	MSR_UNC_CBO_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select M	ISR	Package
Register Address: 711H, 1809	MSR_UNC_CBO_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select M	İSR	Package
Register Address: 716H, 1814	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 717H, 1815	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1	•	Package
Register Address: 720H, 1824	MSR_UNC_CBO_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select M	SR	Package
Register Address: 721H, 1825	MSR_UNC_CB0_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select M	SR	Package
Register Address: 726H, 1830	MSR_UNC_CBO_2_PERFCTR0	
Uncore C-Box 2, Performance Counter 0	-	Package
Register Address: 727H, 1831	MSR_UNC_CB0_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1		Package
Register Address: 730H, 1840	MSR_UNC_CB0_3_PERFEVTSEL0	
Uncore C-Box 3, Counter 0 Event Select M	SR	Package
Register Address: 731H, 1841	MSR_UNC_CB0_3_PERFEVTSEL1	
Uncore C-Box 3, Counter 1 Event Select M	SR	Package
Register Address: 736H, 1846	MSR_UNC_CB0_3_PERFCTR0	
Uncore C-Box 3, Performance Counter 0		Package
Register Address: 737H, 1847	MSR_UNC_CB0_3_PERFCTR1	
Uncore C-Box 3, Performance Counter 1		Package
Register Address: E01H, 3585	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control		Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	

Table 2-40. Uncore PMU MSRs Supported by 6th Generation, 7th Generation, and 8th Generation Intel® Core™ Processors, and 8th generation Intel® Core™ i3 Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
3	Slice 3 select.	
4	Slice 4select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: E02H, 3586	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

2.17.1 MSRs Introduced in 7th Generation and 8th Generation Intel[®] Core[™] Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture

Table 2-41 lists additional MSRs for 7th generation and 8th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_8EH or 06_9EH. For an MSR listed in Table 2-41 that also appears in the model-specific tables of prior generations, Table 2-41 supersedes prior generation tables.

Table 2-41. Additional MSRs Supported by the 7th Generation and 8th Generation Intel[®] Core[™] Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 80H, 128	MSR_TRACE_HUB_STH_ACPIBAR_BASE	
NPK Address Used by AET Messages (R	/w)	Package
0	Lock Bit	
	If set, this MSR cannot be re-written anymore. Lock bit has to be set in order for the AET packets to be directed to NPK MMIO.	
17:1	Reserved.	
63:18	ACPIBAR_BASE_ADDRESS	
	AET target address in NPK MMIO space.	
Register Address: 1F4H, 500	MSR_PRMRR_PHYS_BASE	
Processor Reserved Memory Range Reg	ister - Physical Base Control Register (R/W)	Соге
2:0	MemType	
	PRMRR BASE MemType.	
11:3	Reserved.	
45:12	Base	
	PRMRR Base Address.	
63:46	Reserved.	
Register Address: 1F5H, 501	MSR_PRMRR_PHYS_MASK	
Processor Reserved Memory Range Reg	ister - Physical Mask Control Register (R/W)	Соге
9:0	Reserved.	
10	Lock	
	Lock bit for the PRMRR.	
11	VLD	
	Enable bit for the PRMRR.	
45:12	Mask	
	PRMRR MASK bits.	
63:46	Reserved.	
Register Address: 1FBH, 507	MSR_PRMRR_VALID_CONFIG	
Valid PRMRR Configurations (R/W)		Соге
0	1M supported MEE size.	
4:1	Reserved.	
5	32M supported MEE size.	
6	64M supported MEE size.	
7	128M supported MEE size.	

Table 2-41. Additional MSRs Supported by the 7th Generation and 8th Generation Intel[®] Core[™] Processors Based on Kaby Lake Microarchitecture and Coffee Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	egister Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:8	Reserved.	
Register Address: 2F4H, 756	MSR_UNCORE_PRMRR_PHYS_BASE ¹	
	processor reserved memory from unauthorized reads and writes. Any IO ster controls the location of the PRMRR range by indicating its starting PRMRR mask register.	Package
11:0	Reserved.	
PAWIDTH-1:12	Range Base This field corresponds to bits PAWIDTH-1:12 of the base address memory range which is allocated to PRMRR memory.	
63:PAWIDTH	Reserved.	
Register Address: 2F5H, 757	MSR_UNCORE_PRMRR_PHYS_MASK ¹	
(R/W) This register controls the size of the PRI register value.	MRR range by indicating which address bits must match the PRMRR base	Package
9:0	Reserved.	
10	Lock Setting this bit locks all writeable settings in this register, including itself.	
11	Range_En Indicates whether the PRMRR range is enabled and valid.	
38:12	Range_Mask This field indicates which address bits must match PRMRR base in order to qualify as an PRMRR access.	
63:39	Reserved.	
Register Address: 620H, 1568	MSR_RING_RATIO_LIMIT	
Ring Ratio Limit (R/W) This register provides Min/Max Ratio Lin	nits for the LLC and Ring.	Package
6:0	MAX_Ratio This field is used to limit the max ratio of the LLC/Ring.	
7	Reserved.	
14:8	MIN_Ratio Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	

NOTES:

1. This MSR is specific to 7th generation and 8th generation Intel[®] Core[™] processors.

2.17.2 MSRs Specific to 8th Generation Intel[®] Core[™] i3 Processors

Table 2-42 lists additional MSRs for 8th generation Intel Core i3 processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_66H. For an MSR listed in Table 2-42 that also appears in the model-specific tables of prior generations, Table 2-42 supersedes prior generation tables.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64 Processor (R/V	/)	Thread
See Table 2-2.		
0	Lock (R/WL)	
1	Enable VMX Inside SMX Operation (R/WL)	
2	Enable VMX Outside SMX Operation (R/WL)	
14:8	SENTER Local Functions Enables (R/WL)	
15	SENTER Global Functions Enable (R/WL)	
17	SGX Launch Control Enable (R/WL)	
	This bit must be set to enable runtime reconfiguration of SGX Launch Control via IA32_SGXLEPUBKEYHASHn MSR.	
	Available only if CPUID.(EAX=07H, ECX=0H): ECX[30] = 1.	
18	SGX Global Functions Enable (R/WL)	
63:21	Reserved.	
Register Address: 350H, 848	MSR_BR_DETECT_CTRL	
Branch Monitoring Global Control (R/W)	·	
0	EnMonitoring	
	Global enable for branch monitoring.	
1	EnExcept	
	Enable branch monitoring event signaling on threshold trip.	
	The branch monitoring event handler is signaled via the existing PMI signaling mechanism as programmed from the corresponding local APIC LVT entry.	
2	EnLBRFrz	
	Enable LBR freeze on threshold trip. This will cause the LBR frozen bit 58 to be set in IA32_PERF_GLOBAL_STATUS when a triggering condition occurs and this bit is enabled.	
3	DisableInGuest	
	When set to '1', branch monitoring, event triggering and LBR freeze actions are disabled when operating at VMX non-root operation.	
7:4	Reserved.	
17:8	WindowSize	
	Window size defined by WindowCntSel. Values 0 - 1023 are supported.	
	Once the Window counter reaches the WindowSize count both the Window Counter and all Branch Monitoring Counters are cleared.	
23:18	Reserved.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel[®] Core[™] i3 Processors Based on Cannon Lake Microarchitecture

Register Address: Hex, Decimal	ecimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
25:24	WindowCntSel	
	Window event count select:	
	'00 = Instructions retired.	
	'01 = Branch instructions retired	
	'10 = Return instructions retired.	
	'11 = Indirect branch instructions retired.	
26	CntAndMode	
	When set to '1', the overall branch monitoring event triggering condition is true only if all enabled counters' threshold conditions are true.	
	When '0', the threshold tripping condition is true if any enabled counters' threshold is true.	
63:27	Reserved.	
Register Address: 351H, 849	MSR_BR_DETECT_STATUS	
Branch Monitoring Global Status (R/W)		
0	Branch Monitoring Event Signaled	
	When set to '1', Branch Monitoring event signaling is blocked until this bit is cleared by software.	
1	LBRsValid	
	This status bit is set to '1' if the LBR state is considered valid for sampling by branch monitoring software.	
7:2	Reserved.	
8	CntrHit0	
	Branch monitoring counter #0 threshold hit. This status bit is sticky and once set requires clearing by software. Counter operation continues independent of the state of the bit.	
9	CntrHit1	
	Branch monitoring counter #1 threshold hit. This status bit is sticky and once set requires clearing by software. Counter operation continues independent of the state of the bit.	
15:10	Reserved.	
	Reserved for additional branch monitoring counters threshold hit status.	
25:16	CountWindow	
	The current value of the window counter. The count value is frozen on a valid branch monitoring triggering condition. This is a 10-bit unsigned value.	
31:26	Reserved.	
	Reserved for future extension of CountWindow.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel® Core™ i3 Processors Based on Cannon Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
39:32	CountO	
	The current value of counter 0 updated after each occurrence of the event being counted. The count value is frozen on a valid branch monitoring triggering condition (in which case CntrHit0 will also be set). This is an 8-bit signed value (2's complement).	
	Heuristic events which only increment will saturate and freeze at maximum value 0xFF (256).	
	RET-CALL event counter saturate at maximum value 0x7F (+127) and minimum value 0x80 (-128).	
47:40	Count1	
	The current value of counter 1 updated after each occurrence of the event being counted. The count value is frozen on a valid branch monitoring triggering condition (in which case CntrHit1 will also be set). This is an 8-bit signed value (2's complement).	
	Heuristic events which only increment will saturate and freeze at maximum value 0xFF (256).	
	RET-CALL event counter saturate at maximum value 0x7F (+127) and minimum value 0x80 (-128).	
63:48	Reserved.	
Register Address: 354H—355H, 852—853	MSR_BR_DETECT_COUNTER_CONFIG_i	
Branch Monitoring Detect Counter Configura	tion (R/W)	
0	CntrEn	
	Enable counter.	
7:1	CntrEvSel	
	Event select (other values #GP)	
	'0000000 = RETs.	
	'0000001 = RET-CALL bias.	
	'0000010 = RET mispredicts.	
	'0000011 = Branch (all) mispredicts.	
	'0000100 = Indirect branch mispredicts.	
	'0000101 = Far branch instructions.	
14:8	CntrThreshold	
	Threshold (an unsigned value of 0 to 127 supported). The value 0 of counter threshold will result in event signaled after every instruction. #GP if threshold is < 2.	
15	MispredEventCnt	
	Mispredict events counting behavior:	
	'0 = Mispredict events are counted in a window.	
	'1 = Mispredict events are counted based on a consecutive occurrence. CntrThreshold is treated as # of consecutive mispredicts. This control bit only applies to events specified by CntrEvSel that involve a prediction (0000010, 0000011, 0000100). Setting this bit for other events is ignored.	
63:16	Reserved.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel® Core™ i3 Processors Based on Cannon Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Package C3 Residency Counter (R/O)		Package
63:0	Note: C-state values are processor specific C-state code names, unrelated to MWAIT extension C-state parameters or ACPI C-states.	
Register Address: 620H, 1568	MSR_RING_RATIO_LIMIT	
Ring Ratio Limit (R/W) This register provides Min/Max Ratio Limits	for the LLC and Ring.	Package
6:0	MAX_Ratio	
	This field is used to limit the max ratio of the LLC/Ring.	
7	Reserved.	
14:8	MIN_Ratio	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
63:15	Reserved.	
Register Address: 660H, 1632	MSR_CORE_C1_RESIDENCY	
Core C1 Residency Counter (R/O)		Соге
63:0	Value since last reset for the Core C1 residency. Counter rate is the Max Non-Turbo frequency (same as TSC). This counter counts in case both of the core's threads are in an idle state and at least one of the core's thread residency is in a C1 state or in one of its sub states. The counter is updated only after a core C state exit. Note: Always reads 0 if core C1 is unsupported. A value of zero indicates that this processor does not support core C1 or never entered core C1 level state.	
Register Address: 662H, 1634	MSR_CORE_C3_RESIDENCY	
Core C3 Residency Counter (R/O)		Соге
63:0	Will always return 0.	

Table 2-42. Additional MSRs Supported by the 8th Generation Intel[®] Core[™] i3 Processors Based on Cannon Lake Microarchitecture (Contd.)

Table 2-43 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_66H.

Table 2-43. Uncore PMU MSRs Supported by Intel[®] Core[™] Processors Based on Cannon Lake Microarchitecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 394H, 916	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)		Package
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved	
22	Enable counting.	
63:23	Reserved.	
Register Address: 395H, 917	MSR_UNC_PERF_FIXED_CTR	

Table 2-43. Uncore PMU MSRs Supported by Intel® Core™ Processors Based on Cannon Lake Microarchitecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore Fixed Counter		Package
47:0	Current count.	
63:48	Reserved.	
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (R	/0)	Package
3:0	Report the number of C-Box units with performance counters, including processor cores and processor graphics.	
63:4	Reserved.	
Register Address: 3B0H, 946	MSR_UNC_ARB_PERFCTR0	
Uncore Arb Unit, Performance Counter 0		Package
Register Address: 3B1H, 947	MSR_UNC_ARB_PERFCTR1	
Uncore Arb Unit, Performance Counter 1		Package
Register Address: 3B2H, 944	MSR_UNC_ARB_PERFEVTSEL0	
Uncore Arb Unit, Counter 0 Event Select M	SR	Package
Register Address: 3B3H, 945	MSR_UNC_ARB_PERFEVTSEL1	
Uncore Arb unit, Counter 1 Event Select M	SR	Package
Register Address: 700H, 1792	MSR_UNC_CB0_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select M	SR	Package
Register Address: 701H, 1793	MSR_UNC_CB0_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select M	SR	Package
Register Address: 702H, 1794	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 703H, 1795	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 708H, 1800	MSR_UNC_CB0_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select M	SR	Package
Register Address: 709H, 1801	MSR_UNC_CB0_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select M	SR	Package
Register Address: 70AH, 1802	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 70BH, 1803	MSR_UNC_CBO_1_PERFCTR1	
Jncore C-Box 1, Performance Counter 1		Package
Register Address: 710H, 1808	MSR_UNC_CB0_2_PERFEVTSEL0	
Jncore C-Box 2, Counter 0 Event Select M	SR	Package
Register Address: 711H, 1809	MSR_UNC_CB0_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select M	SR	Package
Register Address: 712H, 1810	MSR_UNC_CBO_2_PERFCTR0	
Uncore C-Box 2, Performance Counter 0		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 713H, 1811	MSR_UNC_CB0_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1	•	Package
Register Address: 718H, 1816	MSR_UNC_CB0_3_PERFEVTSEL0	
Uncore C-Box 3, Counter 0 Event Select M	SR	Package
Register Address: 719H, 1817	MSR_UNC_CB0_3_PERFEVTSEL1	
Uncore C-Box 3, Counter 1 Event Select M	SR	Package
Register Address: 71AH, 1818	MSR_UNC_CB0_3_PERFCTR0	
Uncore C-Box 3, Performance Counter 0	•	Package
Register Address: 71BH, 1819	MSR_UNC_CBO_3_PERFCTR1	
Uncore C-Box 3, Performance Counter 1	•	Package
Register Address: 720H, 1824	MSR_UNC_CB0_4_PERFEVTSEL0	
Uncore C-Box 4, Counter 0 Event Select M	SR	Package
Register Address: 721H, 1825	MSR_UNC_CBO_4_PERFEVTSEL1	
Uncore C-Box 4, Counter 1 Event Select M	SR	Package
Register Address: 722H, 1826	MSR_UNC_CBO_4_PERFCTR0	
Uncore C-Box 4, Performance Counter 0	•	Package
Register Address: 723H, 1827	MSR_UNC_CBO_4_PERFCTR1	
Uncore C-Box 4, Performance Counter 1	•	Package
Register Address: 728H, 1832	MSR_UNC_CBO_5_PERFEVTSEL0	
Uncore C-Box 5, Counter 0 Event Select M	SR	Package
Register Address: 729H, 1833	MSR_UNC_CBO_5_PERFEVTSEL1	
Uncore C-Box 5, Counter 1 Event Select M	SR	Package
Register Address: 72AH, 1834	MSR_UNC_CB0_5_PERFCTR0	
Uncore C-Box 5, Performance Counter 0	•	Package
Register Address: 72BH, 1835	MSR_UNC_CB0_5_PERFCTR1	
Uncore C-Box 5, Performance Counter 1	•	Package
Register Address: 730H, 1840	MSR_UNC_CB0_6_PERFEVTSEL0	
Uncore C-Box 6, Counter 0 Event Select M	SR	Package
Register Address: 731H, 1841	MSR_UNC_CB0_6_PERFEVTSEL1	
Uncore C-Box 6, Counter 1 Event Select M	SR	Package
Register Address: 732H, 1842	MSR_UNC_CBO_6_PERFCTR0	
Uncore C-Box 6, Performance Counter 0	•	Package
Register Address: 733H, 1843	MSR_UNC_CBO_6_PERFCTR1	
Uncore C-Box 6, Performance Counter 1	·	Package
Register Address: 738H, 1848	MSR_UNC_CBO_7_PERFEVTSEL0	
Uncore C-Box 7, Counter 0 Event Select M	SR	Package
Register Address: 739H, 1849	MSR_UNC_CB0_7_PERFEVTSEL1	

Table 2-43. Uncore PMU MSRs Supported by Intel® Core™ Processors Based on Cannon Lake Microarchitecture

Register Address: Hex, Decimal	cimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 7, Counter 1 Event Select MSR		Package
Register Address: 73AH, 1850	MSR_UNC_CBO_7_PERFCTR0	
Uncore C-Box 7, Performance Counter 0	•	Package
Register Address: 73BH, 1851	MSR_UNC_CB0_7_PERFCTR1	
Uncore C-Box 7, Performance Counter 1	•	Package
Register Address: E01H, 3585	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control		Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: E02H, 3586	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status		Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Table 2-43. Uncore PMU MSRs Supported by Intel[®] Core[™] Processors Based on Cannon Lake Microarchitecture

2.17.3 MSRs Introduced in 10th Generation Intel[®] Core[™] Processors

Table 2-44 lists additional MSRs for 10th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_7DH or 06_7EH. For an MSR listed in Table 2-44 that also appears in the model-specific tables of prior generations, Table 2-44 supersedes prior generation tables.

Table 2-44. MSRs Supported by the 10th Generation Intel[®] Core[™] Processors (Ice Lake Microarchitecture)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
28:0	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 10.1.2.3, "Features to Disable Bus Locks."	
30	Reserved.	
31	Reserved.	
Register Address: 48H, 72	IA32_SPEC_CTRL	
See Table 2-2.		Соге
Register Address: 49H, 73	IA32_PREDICT_CMD	
See Table 2-2.		Thread
Register Address: 8CH, 140	IA32_SGXLEPUBKEYHASH0	
See Table 2-2.		Thread
Register Address: 8DH, 141	IA32_SGXLEPUBKEYHASH1	
See Table 2-2.		Thread
Register Address: 8EH, 142	IA32_SGXLEPUBKEYHASH2	
See Table 2-2.		Thread
Register Address: 8FH, 143	IA32_SGXLEPUBKEYHASH3	
See Table 2-2.		Thread
Register Address: A0H, 160	MSR_BIOS_MCU_ERRORCODE	
BIOS MCU ERRORCODE (R/O)		Package
This MSR indicates if WRMSR 0x79 failed	t to configure PRM memory and gives a hint to debug BIOS.	
15:0	Error Codes (R/O)	Package
30:16	Reserved.	
31	MCU Partial Success (R/O)	Thread
	When set to 1, WRMSR $0x79$ skipped part of the functionality during BIOS.	
Register Address: A5H, 165	MSR_FIT_BIOS_ERROR	
FIT BIOS ERROR (R/W)		Thread
Report error codes for debug in case the	processor failed to parse the Firmware Table in BIOS.	
Can also be used to log BIOS information	·	
7:0	Error Codes (R/W)	
	Error codes for debug.	
15:8	Entry Type (R/W)	
	Failed FIT entry type.	
16	FIT MCU Entry (R/W)	
	FIT contains MCU entry.	
62:17	Reserved.	
63	LOCK (R/W)	
	When set to 1, writes to this MSR will be skipped.	
Register Address: 10BH, 267	IA32_FLUSH_CMD	

Table 2-44. MSRs Supported by the 10th Generation Intel® Core™ Processors (Ice Lake Microarchitecture) (Contd.)

Table 2-44. MSRs Supported by the 10th Generation Intel® Core™ Processors (Ice Lake Microarchitecture) (Contd.)

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Thread
Register Address: 151H, 337	MSR_BIOS_DONE	
BIOS Done (R/WO)		Thread
0	BIOS Done Indication (R/WO)	Thread
	Set by BIOS when it finishes programming the processor and wants to lock the memory configuration from changes by software that is running on this thread.	
	Writes to the bit will be ignored if EAX[0] is 0.	
1	Package BIOS Done Indication (R/O)	Package
	When set to 1, all threads in the package have bit 0 of this MSR set.	
31:2	Reserved.	
Register Address: 1F1H, 497	MSR_CRASHLOG_CONTROL	
Write Data to a Crash Log Configuration		Thread
0	CDDIS: CrashDump_Disable	
	If set, indicates that Crash Dump is disabled.	
63:1	Reserved.	
Register Address: 2A0H, 672	MSR_PRMRR_BASE_0	
Processor Reserved Memory Range Regi	ster - Physical Base Control Register (R/W)	Соге
2:0	MEMTYPE: PRMRR BASE Memory Type.	
3	CONFIGURED: PRMRR BASE Configured.	
11:4	Reserved.	
51:12	BASE: PRMRR Base Address.	
63:52	Reserved.	
Register Address: 30CH, 780	IA32_FIXED_CTR3	
Fixed-Function Performance Counter Reg	jister 3 (R/W)	Thread
Bit definitions are the same as found in l	A32_FIXED_CTR0, offset 309H. See Table 2-2.	
Register Address: 329H, 809	MSR_PERF_METRICS	
Performance Metrics (R/W)		Thread
Reports metrics directly. Software can ch using IA32_PERF_CAPABILITIES.PERF_M	eck (and/or expose to its guests) the availability of PERF_METRICS feature ETRICS_AVAILABLE (bit 15).	
7:0	Retiring. Percent of utilized slots by uops that eventually retire (commit).	
15:8	Bad Speculation. Percent of wasted slots due to incorrect speculation, covering utilized by uops that do not retire, or recovery bubbles (unutilized slots).	
23:16	Frontend Bound. Percent of unutilized slots where front-end did not deliver a uop while back-end is ready.	
31:24	Backend Bound. Percent of unutilized slots where a uop was not delivered to back-end due to lack of back-end resources.	
63:32	Reserved.	
Register Address: 3F2H, 1010	MSR_PEBS_DATA_CFG	

Table 2-44. MSRs Supported by the 10th Generation Intel® Core™ Processors (Ice Lake Microarchitecture) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
	t data groups of interest and thus reduce the record size in memory and record's size and layout vary based on the selected groups. The MSR also pranch data records.	Thread
0	Memory Info.	
	Setting this bit will capture memory information such as the linear address, data source and latency of the memory access in the PEBS record.	
1	GPRs. Setting this bit will capture the contents of the General Purpose registers in the PEBS record.	
2	XMMs. Setting this bit will capture the contents of the XMM registers in the PEBS record.	
3	LBRs. Setting this bit will capture LBR TO, FROM, and INFO in the PEBS record.	
23:4	Reserved.	
31:24	LBR Entries. Set the field to the desired number of entries - 1. For example, if the LBR_entries field is 0, a single entry will be included in the record. To include 32 LBR entries, set the LBR_entries field to 31 (0x1F). To ensure all PEBS records are 16-byte aligned, software can use LBR_entries that is multiple of 3.	
Register Address: 541H, 1345	MSR_CORE_UARCH_CTL	•
Core Microarchitecture Control MSR (R/W)	Соге
0	L1 Scrubbing Enable When set to 1, enable L1 scrubbing.	
31:1	Reserved.	
Register Address: 657H, 1623	MSR_FAST_UNCORE_MSRS_CTL	
Fast WRMSR/RDMSR Control MSR (R/W)		Thread
3:0	FAST_ACCESS_ENABLE: Bit 0: When set to '1', provides a hint for the hardware to enable fast access mode for the IA32_HWP_REQUEST MSR. This bit is sticky and is cleaned by the hardware only during reset time. This bit is valid only if FAST_UNCORE_MSRS_CAPABILITY[0] is set. Setting this bit will cause CPUID[6].EAX[18] to be set.	
31:4	Reserved.	
Register Address: 65EH, 1630	MSR_FAST_UNCORE_MSRS_STATUS	
Indication of Uncore MSRs, Post Write Ac	tivates	Thread
		•

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
0	Indicates whether the CPU is still in the middle of writing IA32_HWP_REQUEST MSR, even after the WRMSR instruction has retired.	
	A value of 1 indicates the last write of IA32_HWP_REQUEST is still ongoing.	
	A value of 0 indicates the last write of IA32_HWP_REQUEST is visible outside the logical processor.	
	Software can use the status of this bit to avoid overwriting IA32_HWP_REQUEST.	
31:1	Reserved.	
Register Address: 65FH, 1631	MSR_FAST_UNCORE_MSRS_CAPABILITY	
Fast WRMSR/RDMSR Enumeration MSR (R/O)	Thread
3:0	MSRS_CAPABILITY:	
	Bit 0: If set to '1', hardware supports the fast access mode for the IA32_HWP_REQUEST MSR.	
31:4	Reserved.	
Register Address: 772H, 1906	IA32_HWP_REQUEST_PKG	
See Table 2-2.		Package
Register Address: 775H, 1909	IA32_PECI_HWP_REQUEST_INFO	
See Table 2-2.	-	Package
Register Address: 777H, 1911	IA32_HWP_STATUS	
See Table 2-2.		Thread

Table 2-44. MSRs Supported by the 10th Generation Intel[®] Core[™] Processors (Ice Lake Microarchitecture) (Contd.)

2.17.4 MSRs Introduced in the 11th Generation Intel[®] Core[™] Processors based on Tiger Lake Microarchitecture

Table 2-45 lists additional MSRs for 11th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_8CH or 06_8DH. The MSRs listed in Table 2-44 are also supported by these processors. For an MSR listed in Table 2-45 that also appears in the model-specific tables of prior generations, Table 2-45 supersedes prior generation tables.

Table 2-45. Additional MSRs Supported by the 11th Generation Intel[®] Core[™] Processors Based on Tiger Lake Microarchitecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: A0H, 160	MSR_BIOS_MCU_ERRORCODE	
BIOS MCU ERRORCODE (R/O)		Package
15:0	Error Codes	
31:16	Reserved.	
Register Address: A7H, 167	MSR_BIOS_DEBUG	
BIOS DEBUG (R/O)		Thread
This MSR indicates if WRMSR 79H failed to configure PRM memory and gives a hint to debug BIOS.		
30:0	Reserved.	

Table 2-45. Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31	MCU Partial Success	
	When set to 1, WRMSR 79H skipped part of the functionality during BIOS.	
63:32	Reserved.	
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	
IA32 Core Capabilities Register (R/O)		Package
If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.		
This MSR provides an architectural enumeration	on function for model-specific behavior.	
1:0	Reserved.	
2	FUSA_SUPPORTED	
3	RSM_IN_CPL0_ONLY	
	When set to 1, the RSM instruction is only allowed in CPLO (#GP triggered in any CPL != 0).	
	When set to 0, then any CPL may execute the RSM instruction.	
4	Reserved.	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL (MSR address 33H).	
31:6	Reserved.	
Register Address: 492H, 1170	IA32_VMX_PROCBASED_CTLS3	
allows bit X of the tertiary processor-based V	of the third set of processor-based controls. Specifically, VM entry M-execution controls to be 1 if and only if bit X of the MSR is set to 1. ils if control X and the "activate tertiary controls" primary processor-	Core
0	LOADIWKEY	
	This control determines whether executions of LOADIWKEY cause VM exits.	
63:1	Reserved.	
Register Address: 601H, 1537	MSR_VR_CURRENT_CONFIG	
Power Limit 4 (PL4) Package-level maximum power limit (in Watts)	. It is a proactive, instantaneous limit.	Package
12:0	PL4 Value	
	PL4 value in 0.125 A increments. This field is locked by VR_CURRENT_CONFIG[LOCK]. When the LOCK bit is set to 1b, this field becomes Read Only.	
30:13	Reserved.	
31	Lock Indication (LOCK) This bit will lock the CURRENT_LIMIT settings in this register and will also lock this setting. This means that once set to 1b, the CURRENT_LIMIT setting and this bit become Read Only until the next Warm Reset.	

Table 2-45. Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
62:32	Not in use.	
63	Reserved.	
Register Address: 6A0H, 1696	IA32_U_CET	
Configure User Mode CET (R/W)		
See Table 2-2.		
Register Address: 6A2H, 1698	IA32_S_CET	
Configure Supervisor Mode CET (R/W) See Table 2-2.		
Register Address: 6A4H, 1700	IA32_PL0_SSP	
Linear address to be loaded into SSP on trans See Table 2-2.	ition to privilege level 0. (R/W)	
Register Address: 6A5H, 1701	IA32_PL1_SSP	
Linear address to be loaded into SSP on trans See Table 2-2.	ition to privilege level 1. (R/W)	
Register Address: 6A6H, 1702	IA32_PL2_SSP	
Linear address to be loaded into SSP on trans	sition to privilege level 2. (R/W)	
See Table 2-2.		
Register Address: 6A7H, 1703	IA32_PL3_SSP	
Linear address to be loaded into SSP on trans See Table 2-2.	sition to privilege level 3. (R/W)	
Register Address: 6A8H, 1704	IA32_INTERRUPT_SSP_TABLE_ADDR	
Linear address of a table of seven shadow stands not 0) from the interrupt gate descriptor. (R/See Table 2-2.	ack pointers that are selected in IA-32e mode using the IST index (when W)	
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
See Table 2-2.		
Register Address: 982H, 2434	IA32_TME_ACTIVATE	
See Table 2-2.		
Register Address: 983H, 2435	IA32_TME_EXCLUDE_MASK	
See Table 2-2.		
Register Address: 984H, 2436	IA32_TME_EXCLUDE_BASE	
See Table 2-2.		
Register Address: 990H, 2448	IA32_COPY_STATUS ¹	
See Table 2-2.		Thread
Register Address: 991H, 2449	IA32_IWKEYBACKUP_STATUS ¹	
See Table 2-2.		Platform

Table 2-45. Additional MSRs Supported by the 11th Generation Intel[®] Core[™] Processors Based on Tiger Lake Microarchitecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
IA32_CR_L2_QOS_CFG		Core
This MSR provides software an enumeration o implementation.	f the parameters that L2 QoS (Intel RDT) support in any particular	
0	CDP_ENABLE	
	When set to 1, it will enable the code and data prioritization for the L2 CAT/Intel RDT feature.	
	When set to 0, code and data prioritization is disabled for L2 CAT/Intel RDT. See Chapter 19, "Debug, Branch Profile, TSC, and Intel® Resource Director Technology (Intel® RDT) Features," for further details on CDP.	
31:1	Reserved.	
Register Address: D10H—D17H, 3220—3351	IA32_L2_QOS_MASK_[0-7]	
IA32_CR_L2_QOS_MASK_[0-7]		Package
Controls MLC (L2) Intel RDT allocation. For more Intel® Resource Director Technology (Intel® RD	e details on CAT/RDT, see Chapter 19, "Debug, Branch Profile, TSC, and T) Features."	
19:0	WAYS_MASK	
	Setting a 1 in this bit X allows threads with CLOS <n> (where N is [0-7]) to allocate to way X in the MLC. Ones are only allowed to be written to ways that physically exist in the MLC (CPUID.4.2:EBX[31:22] will indicate this).</n>	
	Writing a 1 to a value beyond the highest way or a non-contiguous set of 1s will cause a #GP on the WRMSR to this MSR.	
31:20	Reserved.	
Register Address: D91H, 3473	IA32_COPY_LOCAL_TO_PLATFORM ¹	
See Table 2-2.		Thread
Register Address: D92H, 3474	IA32_COPY_PLATFORM_TO_LOCAL ¹	
See Table 2-2.	•	Thread

NOTES:

1. Further details on Key Locker and usage of this MSR can be found here:

https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html.

2.17.5 MSRs Introduced in the 12th and 13th Generation Intel® Core™ Processors Supporting Performance Hybrid Architecture

Table 2-46 lists additional MSRs for 12th and 13th generation Intel Core processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH. Table 2-47 lists the MSRs unique to the processor P-core. Table 2-48 lists the MSRs unique to the processor E-core.

The MSRs listed in Table 2-44¹ and Table 2-45 are also supported by these processors. For an MSR listed in Table 2-46, Table 2-47, or Table 2-48 that also appears in the model-specific tables of prior generations, Table 2-46, Table 2-47, and Table 2-48 supersede prior generation tables.

^{1.} MSRs at the following addresses are not supported in the 12th and 13th generation Intel Core processor E-core: 30CH, 329H, 541H, and 657H. The MSR at address 657H is not supported in the 12th and 13th generation Intel Core processor P-core.

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel[®] Core[™] Processors Supporting Performance Hybrid Architecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
26:0	Reserved.	
27	UC_STORE_THROTTLE	
	If set to 1, when enabled, the processor will only allow one in- progress UC store at a time.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC lock will cause a #GP(0) exception.	
	See Section 10.1.2.3, "Features to Disable Bus Locks."	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 10.1.2.3, "Features to Disable Bus Locks."	
30	Reserved.	
31	Reserved.	
Register Address: BCH, 188	IA32_MISC_PACKAGE_CTLS	
IA32_ARCH_CAPABILITIES[bit 10] enumerates s See Table 2-2.		
Register Address: C7H, 199	IA32_PMC6	
		-
General Performance Counter 6 (R/W) See Table 2-2.		Соге
	IA32_PMC7	Core
See Table 2-2.	IA32_PMC7	Core Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W)	IA32_PMC7 IA32_CORE_CAPABILITIES	
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.	IA32_CORE_CAPABILITIES	
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration	IA32_CORE_CAPABILITIES	Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.	IA32_CORE_CAPABILITIES I function for model-specific behavior. STLB_QOS_SUPPORTED	Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration	IA32_CORE_CAPABILITIES	Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration	IA32_CORE_CAPABILITIES I function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access	Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration 0	IA32_CORE_CAPABILITIES I function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP.	Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration 0 1	IA32_CORE_CAPABILITIES I function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP. Reserved.	Core
See Table 2-2. Register Address: C8H, 200 General Performance Counter 7 (R/W) See Table 2-2. Register Address: CFH, 207 IA32 Core Capabilities Register (R/O) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration 0 1 2	IA32_CORE_CAPABILITIES I IA32_CORE_CAPABILITIES I function for model-specific behavior. STLB_QOS_SUPPORTED When set to 1, the STLB QoS feature is supported and the STLB QoS MSRs (1A8FH -1A97H) are accessible. When set to 0, access to these MSRs will #GP. Reserved. FUSA_SUPPORTED	Core

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel [®] Core [™] Processors Supporting
Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
4	UC_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 28 of MSR_MEMORY_CTRL (MSR address 33H).	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL.	
6	SNOOP_FILTER_QOS_SUPPORTED	
	When set to 1, the Snoop Filter Qos Mask MSRs are supported.	
<u> </u>	When set to 0, access to these MSRs will #GP.	
7	UC_STORE_THROTTLING_SUPPORTED	
	When set 1, UC Store throttle capability exist through MSR_MEMORY_CTRL (33H) bit 27.	
31:8	Reserved.	
Register Address: E1H, 225	IA32_UMWAIT_CONTROL	
UMWAIT Control (R/W)		
See Table 2-2.		
Register Address: 10AH, 266	IA32_ARCH_CAPABILITIES	
Enumeration of Architectural Features (R/O)		
See Table 2-2.		
Register Address: 18CH, 396	IA32_PERFEVTSEL6	
See Table 2-20.		Core
Register Address: 18DH, 397	IA32_PERFEVTSEL7	
See Table 2-20.		Соге
Register Address: 195H, 405	IA32_OVERCLOCKING_STATUS	
Overclocking Status (R/O) IA32_ARCH_CAPABILITIES[bit 23] enumerates su	pport for this MSR. See Table 2-2.	Package
Register Address: 1ADH, 429	MSR_PRIMARY_TURBO_RATIO_LIMIT	
Primary Maximum Turbo Ratio Limit (R/W)	-	Package
Software can configure these limits when MSR_P group. Maximum ratio for groups with more cores	LATFORM_INFO[28] = 1. Specifies Maximum Ratio Limit for each must decrease monotonically.	
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURB0_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURB0_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
47:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
63:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 493H, 1171	IA32_VMX_EXIT_CTLS2	
See Table 2-2.		
Register Address: 4C7H, 1223	IA32_A_PMC6	
Full Width Writable IA32_PMC6 Alias (R/W)		
See Table 2-2.		
Register Address: 4C8H, 1224	IA32_A_PMC7	
Full Width Writable IA32_PMC7 Alias (R/W)		
See Table 2-2.		
Register Address: 650H, 1616	MSR_SECONDARY_TURBO_RATIO_LIMIT	
Secondary Maximum Turbo Ratio Limit (R/W)		Package
Software can configure these limits when MSR_F	PLATFORM_INFO[28] = 1.	
Specifies Maximum Ratio Limit for each group. Ma monotonically.	aximum ratio for groups with more cores must decrease	
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	
47:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
63:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 664H, 1636	MSR_MC6_RESIDENCY_COUNTER	
Module C6 Residency Counter (R/O) Note: C-state values are processor specific C-stat ACPI C-States.	e code names, unrelated to MWAIT extension C-state parameters or	Module

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel® Core™ Processors SupportingPerformance Hybrid Architecture (Contd.)

Table 2-46. Additional MSRs Supported by the 12th and 13th Generation Intel[®] Core[™] Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:0	Time that this module is in module-specific C6 states since last reset. Counts at 1 Mhz frequency.	
Register Address: 6E1H, 1761	IA32_PKRS	
Specifies the PK permissions associated with each See Table 2-2.	protection domain for supervisor pages (R/W)	
Register Address: 776H, 1910	IA32_HWP_CTL	
See Table 2-2.		
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
Memory Encryption Capability MSR See Table 2-2.		
Register Address: 1200H–121FH, 4608–4639	IA32_LBR_x_INFO	
Last Branch Record Entry X Info Register (R/W) See Table 2-2.		
Register Address: 14CEH, 5326	IA32_LBR_CTL	
Last Branch Record Enabling and Configuration Re See Table 2-2.	gister (R/W)	
Register Address: 14CFH, 5327	IA32_LBR_DEPTH	
Last Branch Record Maximum Stack Depth Register See Table 2-2.	er (R/W)	
Register Address: 1500H-151FH, 5376-5407	IA32_LBR_X_FROM_IP	•
Last Branch Record Entry X Source IP Register (R/ See Table 2-2.	W)	
Register Address: 1600H—161FH, 5632—5663	IA32_LBR_x_TO_IP	
Last Branch Record Entry X Destination IP Registe See Table 2-2.	er (R/W)	
Register Address: 17D2H, 6098	IA32_THREAD_FEEDBACK_CHAR	
Thread Feedback Characteristics (R/O) See Table 2-2.		
Register Address: 17D4H, 6100	IA32_HW_FEEDBACK_THREAD_CONFIG	
Hardware Feedback Thread Configuration (R/W) See Table 2-2.		
Register Address: 17DAH, 6106	IA32_HRESET_ENABLE	
History Reset Enable (R/W) See Table 2-2.	•	

The MSRs listed in Table 2-47 are unique to the 12th and 13th generation Intel Core processor P-core. These MSRs are not supported on the processor E-core.

Register Address: Hex, Decimal	Register Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A4H, 420	MSR_PREFETCH_CONTROL	
Prefetch Disable Bits (R/W)		
0	L2_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE	
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU_IP_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
4	Reserved.	
5	AMP_PREFETCH_DISABLE	
	If 1, disables the L2 Adaptive Multipath Probability (AMP) prefetcher.	
63:6	Reserved.	
Register Address: 3F7H, 1015	MSR_PEBS_FRONTEND	
FrontEnd Precise Event Condition Select (R/W) See Table 2-39.		Thread
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	•
Thread Microarchitectural Control (R/W)		Thread
0	WB_MEM_STRM_LD_DISABLE	
	Disable streaming behavior for MOVNTDQA loads to WB memory type. If set, these accesses will be treated like regular cacheable loads (Data will be cached).	
63:1	Reserved.	
Register Address: 541H, 1345	MSR_CORE_UARCH_CTL	
Core Microarchitecture Control MSR (R/W)		Соге
See Table 2-44.		
Register Address: D10H—D17H, 3220—3351	IA32_L2_QOS_MASK_[0-7]	
IA32_CR_L2_QOS_MASK_[0-7]	•	Соге
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:	0]≥0.	
Controls MLC (L2) Intel RDT allocation. For more Intel® Resource Director Technology (Intel® RDT	e details on CAT/RDT, see Chapter 19, "Debug, Branch Profile, TSC, and [] Features."	

Table 2-47. MSRs Supported by 12th and 13th Generation Intel® Core™ Processor P-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
19:0	WAYS_MASK	
	Setting a 1 in this bit X allows threads with CLOS <n> (where N is [0- 7]) to allocate to way X in the MLC. Ones are only allowed to be written to ways that physically exist in the MLC (CPUID.4.2:EBX[31:22] will indicate this).</n>	
	Writing a 1 to a value beyond the highest way or a non-contiguous set of 1s will cause a #GP on the WRMSR to this MSR.	
31:20	Reserved.	

Table 2-47. MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processor P-core

The MSRs listed in Table 2-48 are unique to the 12th and 13th generation Intel Core processor E-core. These MSRs are not supported on the processor P-core.

Table 2-48. MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processor E-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: D10H–D1FH, 3220–3359	IA32_L2_QOS_MASK_[0-15]	
IA32_CR_L2_QOS_MASK_[0-15]		Module
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] \geq	e 0.	
Controls MLC (L2) Intel RDT allocation. For more de Intel $^{\circ}$ Resource Director Technology (Intel $^{\circ}$ RDT) Fe	tails on CAT/RDT, see Chapter 19, "Debug, Branch Profile, TSC, and eatures."	
19:0	WAYS_MASK	
	Setting a 1 in this bit X allows threads with CLOS <n> (where N is [0-7]) to allocate to way X in the MLC. Ones are only allowed to be written to ways that physically exist in the MLC (CPUID.4.2:EBX[31:22] will indicate this).</n>	
	Writing a 1 to a value beyond the highest way or a non- contiguous set of 1s will cause a #GP on the WRMSR to this MSR.	
31:20	Reserved.	
Register Address: 1309H—130BH, 4873 —4875	MSR_RELOAD_FIXED_CTRx	
Reload value for IA32_FIXED_CTRx (R/W)	·	
47:0	Value loaded into IA32_FIXED_CTRx when a PEBS record is generated while PEBS_EN_FIXEDx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and FIXED_CTRx is overflowed.	
63:48	Reserved.	
Register Address: 14C1H—14C6H, 5313—5318	MSR_RELOAD_PMCx	
Reload value for IA32_PMCx (R/W)		Соге
47:0	Value loaded into IA32_PMCx when a PEBS record is generated while PEBS_EN_PMCx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and PMCx is overflowed.	
63:48	Reserved.	

Table 2-49 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH.

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 396H, 918	MSR_UNC_CBO_CONFIG	
Uncore C-Box Configuration Information (R/O)	Package
3:0	Specifies the number of C-Box units with programmable counters (including processor cores and processor graphics).	
63:4	Reserved.	
Register Address: 2000H, 8192	MSR_UNC_CB0_0_PERFEVTSEL0	
Uncore C-Box 0, Counter 0 Event Select N	1SR	Package
Register Address: 2001H, 8193	MSR_UNC_CB0_0_PERFEVTSEL1	
Uncore C-Box 0, Counter 1 Event Select N	15R	Package
Register Address: 2002H, 8194	MSR_UNC_CBO_0_PERFCTR0	
Uncore C-Box 0, Performance Counter 0		Package
Register Address: 2003H, 8195	MSR_UNC_CBO_0_PERFCTR1	
Uncore C-Box 0, Performance Counter 1		Package
Register Address: 2008H, 8200	MSR_UNC_CBO_1_PERFEVTSEL0	
Uncore C-Box 1, Counter 0 Event Select N	+ 1SR	Package
Register Address: 2009H, 8201	MSR_UNC_CB0_1_PERFEVTSEL1	
Uncore C-Box 1, Counter 1 Event Select N	1SR	Package
Register Address: 200AH, 8202	MSR_UNC_CBO_1_PERFCTR0	
Uncore C-Box 1, Performance Counter 0		Package
Register Address: 200BH, 8203	MSR_UNC_CBO_1_PERFCTR1	
Uncore C-Box 1, Performance Counter 1		Package
Register Address: 2010H, 8208	MSR_UNC_CB0_2_PERFEVTSEL0	
Uncore C-Box 2, Counter 0 Event Select N	1SR	Package
Register Address: 2011H, 8209	MSR_UNC_CB0_2_PERFEVTSEL1	
Uncore C-Box 2, Counter 1 Event Select N	1SR	Package
Register Address: 2012H, 8210	MSR_UNC_CBO_2_PERFCTR0	
Uncore C-Box 2, Performance Counter 0	-	Package
Register Address: 2013H, 8211	MSR_UNC_CBO_2_PERFCTR1	
Uncore C-Box 2, Performance Counter 1		Package
Register Address: 2018H, 8216	MSR_UNC_CB0_3_PERFEVTSEL0	
Uncore C-Box 3, Counter 0 Event Select N	1SR	Package
Register Address: 2019H, 8217	MSR_UNC_CB0_3_PERFEVTSEL1	
Uncore C-Box 3, Counter 1 Event Select N	1SR	Package
Register Address: 201AH, 8218	MSR_UNC_CBO_3_PERFCTR0	
Uncore C-Box 3, Performance Counter 0		Package
Register Address: 201BH, 8219	MSR_UNC_CBO_3_PERFCTR1	
Uncore C-Box 3, Performance Counter 1		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 2020H, 8224	MSR_UNC_CBO_4_PERFEVTSEL0	
Uncore C-Box 4, Counter 0 Event Select	MSR	Package
Register Address: 2021H, 8225	MSR_UNC_CBO_4_PERFEVTSEL1	
Uncore C-Box 4, Counter 1 Event Select	MSR	Package
Register Address: 2022H, 8226	MSR_UNC_CBO_4_PERFCTR0	
Uncore C-Box 4, Performance Counter 0	-	Package
Register Address: 2023H, 8227	MSR_UNC_CBO_4_PERFCTR1	
Uncore C-Box 4, Performance Counter 1	-	Package
Register Address: 2028H, 8232	MSR_UNC_CBO_5_PERFEVTSEL0	
Uncore C-Box 5, Counter 0 Event Select	MSR	Package
Register Address: 2029H, 8233	MSR_UNC_CBO_5_PERFEVTSEL1	
Uncore C-Box 5, Counter 1 Event Select	MSR	Package
Register Address: 202AH, 8234	MSR_UNC_CBO_5_PERFCTR0	
Uncore C-Box 5, Performance Counter 0	-	Package
Register Address: 202BH, 8235	MSR_UNC_CBO_5_PERFCTR1	
Uncore C-Box 5, Performance Counter 1	+	Package
Register Address: 2030H, 8240	MSR_UNC_CBO_6_PERFEVTSEL0	
Uncore C-Box 6, Counter 0 Event Select	MSR	Package
Register Address: 2031H, 8241	MSR_UNC_CBO_6_PERFEVTSEL1	
Uncore C-Box 6, Counter 1 Event Select	MSR	Package
Register Address: 2032H, 8242	MSR_UNC_CBO_6_PERFCTRO	
Uncore C-Box 6, Performance Counter 0	+	Package
Register Address: 2033H, 8243	MSR_UNC_CBO_6_PERFCTR1	
Uncore C-Box 6, Performance Counter 1	<u>.</u>	Package
Register Address: 2038H, 8248	MSR_UNC_CBO_7_PERFEVTSEL0	
Uncore C-Box 7, Counter 0 Event Select	MSR	Package
Register Address: 2039H, 8249	MSR_UNC_CBO_7_PERFEVTSEL1	
Uncore C-Box 7, Counter 1 Event Select	MSR	Package
Register Address: 203AH, 8250	MSR_UNC_CBO_7_PERFCTR0	
Uncore C-Box 7, Performance Counter 0	·	Package
Register Address: 203BH, 8251	MSR_UNC_CB0_7_PERFCTR1	
Uncore C-Box 7, Performance Counter 1		Package
Register Address: 2040H, 8256	MSR_UNC_CBO_8_PERFEVTSEL0	
Uncore C-Box 8, Counter 0 Event Select	MSR	Package
Register Address: 2041H, 8257	MSR_UNC_CBO_8_PERFEVTSEL1	
Uncore C-Box 8, Counter 1 Event Select	MSR	Package
Register Address: 2042H, 8258	MSR_UNC_CBO_8_PERFCTR0	

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel[®] Core[™] Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Uncore C-Box 8, Performance Counter 0		Package
Register Address: 2043H, 8259	MSR_UNC_CBO_8_PERFCTR1	
Uncore C-Box 8, Performance Counter 1		Package
Register Address: 2048H, 8264	MSR_UNC_CBO_9_PERFEVTSEL0	
Uncore C-Box 9, Counter 0 Event Select	MSR	Package
Register Address: 2049H, 8265	MSR_UNC_CBO_9_PERFEVTSEL1	
Uncore C-Box 9, Counter 1 Event Select	MSR	Package
Register Address: 204AH, 8266	MSR_UNC_CBO_9_PERFCTR0	
Uncore C-Box 9, Performance Counter 0		Package
Register Address: 204BH, 8267	MSR_UNC_CBO_9_PERFCTR1	
Uncore C-Box 9, Performance Counter 1		Package
Register Address: 2FD0H, 12240	MSR_UNC_ARB_0_PERFEVTSEL0	
Uncore Arb Unit 0, Counter 0 Event Sele	ct MSR	Package
Register Address: 2FD1H, 12241	MSR_UNC_ARB_0_PERFEVTSEL1	
Uncore Arb Unit 0, Counter 1 Event Sele	ct MSR	Package
Register Address: 2FD2H, 12242	MSR_UNC_ARB_0_PERFCTR0	
Uncore Arb Unit 0, Performance Counter	0	Package
Register Address: 2FD3H, 12243	MSR_UNC_ARB_0_PERFCTR1	
Uncore Arb Unit 0, Performance Counter	1	Package
Register Address: 2FD4H, 12244	MSR_UNC_ARB_O_PERF_STATUS	
Uncore Arb Unit 0, Performance Status		Package
Register Address: 2FD5H, 12245	MSR_UNC_ARB_0_PERF_CTRL	
Uncore Arb Unit 0, Performance Control		Package
Register Address: 2FD8H, 12248	MSR_UNC_ARB_1_PERFEVTSEL0	
Uncore Arb Unit 1, Counter 0 Event Sele	ct MSR	Package
Register Address: 2FD9H, 12249	MSR_UNC_ARB_1_PERFEVTSEL1	
Uncore Arb Unit 1, Counter 1 Event Sele	ct MSR	Package
Register Address: 2FDAH, 12250	MSR_UNC_ARB_1_PERFCTR0	
Uncore Arb Unit 1, Performance Counter	0	Package
Register Address: 2FDBH, 12251	MSR_UNC_ARB_1_PERFCTR1	
Uncore Arb Unit 1, Performance Counter	1	Package
Register Address: 2FDCH, 12252	MSR_UNC_ARB_1_PERF_STATUS	
Uncore Arb Unit 1, Performance Status		Package
Register Address: 2FDDH, 12253	MSR_UNC_ARB_1_PERF_CTRL	
Uncore Arb Unit 1, Performance Control		Package
Register Address: 2FDEH, 12254	MSR_UNC_PERF_FIXED_CTRL	
Uncore Fixed Counter Control (R/W)	•	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
19:0	Reserved.	
20	Enable overflow propagation.	
21	Reserved.	
22	Enable counting.	
63:23	Reserved.	
Register Address: 2FDFH, 12255	MSR_UNC_PERF_FIXED_CTR	
Uncore Fixed Counter		Package
43:0	Current count.	
63:44	Reserved.	
Register Address: 2FF0H, 12272	MSR_UNC_PERF_GLOBAL_CTRL	
Uncore PMU Global Control		Package
0	Slice 0 select.	
1	Slice 1 select.	
2	Slice 2 select.	
3	Slice 3 select.	
4	Slice 4 select.	
18:5	Reserved.	
29	Enable all uncore counters.	
30	Enable wake on PMI.	
31	Enable Freezing counter when overflow.	
63:32	Reserved.	
Register Address: 2FF2H, 12274	MSR_UNC_PERF_GLOBAL_STATUS	
Uncore PMU Main Status	·	Package
0	Fixed counter overflowed.	
1	An ARB counter overflowed.	
2	Reserved.	
3	A CBox counter overflowed (on any slice).	
63:4	Reserved.	

Table 2-49. Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors

2.17.6 MSRs Introduced in the Intel[®] Xeon[®] Scalable Processor Family

The Intel[®] Xeon[®] Scalable Processor Family (CPUID Signature DisplayFamily_DisplayModel value of 06_55H) supports the MSRs listed in Table 2-50.

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	

Register Address: Hex, Decimal Register Name (Former Register Name) Register Information / Bit Fields Bit Description Scope Control Features in Intel 64 Processor (R/W) Thread See Table 2-2. 0 Lock (R/WL) 1 Enable VMX Inside SMX Operation (R/WL) 2 Enable VMX Outside SMX Operation (R/WL) 14:8 SENTER Local Functions Enables (R/WL) 15 SENTER Global Functions Enable (R/WL) 18 SGX Global Functions Enable (R/WL) 20 LMCE_ENABLED (R/WL) 63:21 Reserved. Register Address: 4EH, 78 IA32_PPIN_CTL (MSR_PPIN_CTL) Protected Processor Inventory Number Enable Control (R/W) Package 0 LockOut (R/WO) See Table 2-2. 1 Enable_PPIN (R/W) See Table 2-2. 63:2 Reserved. Register Address: 4FH, 79 IA32 PPIN (MSR PPIN) Protected Processor Inventory Number (R/O) Package 63:0 Protected Processor Inventory Number (R/O) See Table 2-2. Register Address: CEH, 206 MSR PLATFORM INFO **Platform Information** Package Contains power management and other model specific features enumeration. See http://biosbits.org. 7:0 Reserved 15:8 Maximum Non-Turbo Ratio (R/O) Package See Table 2-26. 22:16 Reserved. PPIN CAP (R/O) 23 Package See Table 2-26. 27:24 Reserved. 28 Programmable Ratio Limit for Turbo Mode (R/O) Package See Table 2-26. 29 Programmable TDP Limit for Turbo Mode (R/O) Package See Table 2-26. 30 Programmable TJ OFFSET (R/O) Package See Table 2-26. Reserved 39:31

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
47:40	Maximum Efficiency Ratio (R/O)	Package
	See Table 2-26.	
63:48	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Соге
Note: C-state values are processor specif ACPI C-states. See http://biosbits.org.	ic C-state code names, unrelated to MWAIT extension C-state parameters or	
2:0	Package C-State Limit (R/W)	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package. The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings are supported:	
	000b: C0/C1 (no package C-state support)	
	001b: C2	
	010b: C6 (non-retention)	
	011b: C6 (retention)	
	111b: No Package C state limits. All C states supported by the processor are available.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
14:11	Reserved.	
15	CFG Lock (R/WO)	
16	Automatic C-State Conversion Enable (R/W)	
	If 1, the processor will convert HALT or MWAT(C1) to MWAIT(C6).	
24:17	Reserved.	
25	C3 State Auto Demotion Enable (R/W)	
26	C1 State Auto Demotion Enable (R/W)	
27	Enable C3 Undemotion (R/W)	
28	Enable C1 Undemotion (R/W)	
29	Package C State Demotion Enable (R/W)	
30	Package C State Undemotion Enable (R/W)	
63:31	Reserved.	
Register Address: 179H, 377	IA32_MCG_CAP	
Global Machine Check Capability (R/O)		Thread
7:0	Count.	
8	MCG_CTL_P	
		1
9	MCG_EXT_P	
9 10		

Register Address: Hex, Decimal	al Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
15:12	Reserved.	
23:16	MCG_EXT_CNT	
24	MCG_SER_P	
25	MCG_EM_P	
26	MCG_ELOG_P	
63:27	Reserved.	
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	·
Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement. A		Thread
57:0	Reserved.	
58	SMM_Code_Access_Chk (SMM-RO)	
	If set to 1 indicates that the SMM code access restriction is supported and a host-space interface is available to SMM handler.	
59	Long_Flow_Indication (SMM-RO)	
	If set to 1 indicates that the SMM long flow indicator is supported and a host-space interface is available to SMM handler.	
63:60	Reserved.	
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W) See Table 2-2.		Соге
0	Thermal Status (R/O)	
	See Table 2-2.	
1	Thermal Status Log (R/WCO)	
	See Table 2-2.	
2	PROTCHOT # or FORCEPR# Status (R/O)	
	See Table 2-2.	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
	See Table 2-2.	
4	Critical Temperature Status (R/O) See Table 2-2.	
5	Critical Temperature Status Log (R/WCO)	
	See Table 2-2.	
6	Thermal Threshold #1 Status (R/O)	
	See Table 2-2.	
7	Thermal Threshold #1 Log (R/WCO)	
	See Table 2-2.	
8	Thermal Threshold #2 Status (R/O)	
0		

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
9	Thermal Threshold #2 Log (R/WCO)	
	See Table 2-2.	
10	Power Limitation Status (R/O)	
	See Table 2-2.	
11	Power Limitation Log (R/WCO)	
	See Table 2-2.	
12	Current Limit Status (R/O)	
	See Table 2-2.	
13	Current Limit Log (R/WCO)	
	See Table 2-2.	
14	Cross Domain Limit Status (R/O)	
	See Table 2-2.	
15	Cross Domain Limit Log (R/WCO)	
	See Table 2-2.	
22:16	Digital Readout (R/O)	
	See Table 2-2.	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
	See Table 2-2.	
31	Reading Valid (R/O)	
	See Table 2-2.	
63:32	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R/O)	
	See Table 2-26.	
27:24	TCC Activation Offset (R/W)	
	See Table 2-26.	
63:28	Reserved.	
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
	TIO[0:7] must be populated in ascending order. RATIO[i+1] must be less than [i] will be ignored. If any of the rules above are broken, the configuration is o is:	Package
Above the fused ratio for that core cBelow the min supported ratio, it will	ount, it will be clipped to the fuse limits (assuming !OC). be clipped.	
7:0	RATIO_0	
	Defines ratio limits.	

RATIO_1

Defines ratio limits.

15:8

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
23:16	RATIO_2	
	Defines ratio limits.	
31:24	RATIO_3	
	Defines ratio limits.	
39:32	RATIO_4	
	Defines ratio limits.	
47:40	RATIO_5	
	Defines ratio limits.	
55:48	RATIO_6	
	Defines ratio limits.	
63:56	RATIO_7	
	Defines ratio limits.	
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT_CORES	
order. NUMCORE[i+1] must be greater t	nges for each frequency point. NUMCORE[0:7] must be populated in ascending than NUMCORE[i]. Entries with NUMCORE[i] == 0 will be ignored. The last valid ber of cores in the SKU. If any of the rules above are broken, the configuration	Package
7:0	NUMCORE_0	
	Defines the active core ranges for each frequency point.	
15:8	NUMCORE_1	
	Defines the active core ranges for each frequency point.	
23:16	NUMCORE_2	
	Defines the active core ranges for each frequency point.	
31:24	NUMCORE_3	
	Defines the active core ranges for each frequency point.	
39:32	NUMCORE_4	
	Defines the active core ranges for each frequency point.	
47:40	NUMCORE_5	
	Defines the active core ranges for each frequency point.	
55:48	NUMCORE_6	
	Defines the active core ranges for each frequency point.	
63:56	NUMCORE_7	
	Defines the active core ranges for each frequency point.	
Register Address: 280H, 640	IA32_MC0_CTL2	
See Table 2-2.		Соге
Register Address: 281H, 641	IA32_MC1_CTL2	
See Table 2-2.		Соге
	IA32_MC2_CTL2	•
Register Address: 282H, 642		

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
Register Address: 283H, 643	IA32_MC3_CTL2	
See Table 2-2.		Core
Register Address: 284H, 644	IA32_MC4_CTL2	
See Table 2-2.		Package
Register Address: 285H, 645	IA32_MC5_CTL2	
See Table 2-2.		Package
Register Address: 286H, 646	IA32_MC6_CTL2	
See Table 2-2.	•	Package
Register Address: 287H, 647	IA32_MC7_CTL2	
See Table 2-2.	1	Package
Register Address: 288H, 648	IA32_MC8_CTL2	
See Table 2-2.		Package
Register Address: 289H, 649	IA32_MC9_CTL2	
See Table 2-2.	•	Package
Register Address: 28AH, 650	IA32_MC10_CTL2	
See Table 2-2.		Package
Register Address: 28BH, 651	IA32_MC11_CTL2	
See Table 2-2.		Package
Register Address: 28CH, 652	IA32_MC12_CTL2	
See Table 2-2.		Package
Register Address: 28DH, 653	IA32_MC13_CTL2	
See Table 2-2.		Package
Register Address: 28EH, 654	IA32_MC14_CTL2	
See Table 2-2.		Package
Register Address: 28FH, 655	IA32_MC15_CTL2	
See Table 2-2.		Package
Register Address: 290H, 656	IA32_MC16_CTL2	
See Table 2-2.	-	Package
Register Address: 291H, 657	IA32_MC17_CTL2	
See Table 2-2.		Package
Register Address: 292H, 658	IA32_MC18_CTL2	
See Table 2-2.		Package
Register Address: 293H, 659	IA32_MC19_CTL2	
See Table 2-2.		Package
Register Address: 400H, 1024	IA32_MC0_CTL	· · · ·
See Section 17.3.2.1, "IA32_MCi_CTL MS Bank MCO reports MC errors from the IF		Core

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 401H, 1025	IA32_MCO_STATUS	· · · · · · · · · · · · · · · · · · ·
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MCO reports MC errors from the IFU	module.	
Register Address: 402H, 1026	IA32_MCO_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MCO reports MC errors from the IFU	module.	
Register Address: 403H, 1027	IA32_MCO_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MCO reports MC errors from the IFU	module.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MC1 reports MC errors from the DCU	J module.	
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MC1 reports MC errors from the DCU	J module.	
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MC1 reports MC errors from the DCU	J module.	
Register Address: 407H, 1031	IA32_MC1_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC1 reports MC errors from the DCl	J module.	
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MC2 reports MC errors from the DTI	LB module.	
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DTI	LB module.	
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DTI	_B module.	
Register Address: 40BH, 1035	IA32_MC2_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC2 reports MC errors from the DTI	_B module	
Register Address: 40CH, 1036	IA32_MC3_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	s," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Соге
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 40DH, 1037	IA32_MC3_STATUS	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 40EH, 1038	IA32_MC3_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 40FH, 1039	IA32_MC3_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Core
Bank MC3 reports MC errors from the ML	C module.	
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PC	J module.	
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PC	J module.	
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PC	J module.	
Register Address: 413H, 1043	IA32_MC4_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC4 reports MC errors from the PC	J module.	
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link ir	nterconnect module.	
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link in	nterconnect module.	
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link in	nterconnect module.	
Register Address: 417H, 1047	IA32_MC5_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC5 reports MC errors from a link in	nterconnect module.	
Register Address: 418H, 1048	IA32_MC6_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	
Register Address: 419H, 1049	IA32_MC6_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	

Register Address: Hex, Decimal	Register Name (Former Register Name	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 41AH, 1050	IA32_MC6_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	
Register Address: 41BH, 1051	IA32_MC6_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC6 reports MC errors from the inte	egrated I/O module.	
Register Address: 41CH, 1052	IA32_MC7_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	М О.	
Register Address: 41DH, 1053	IA32_MC7_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	М О.	
Register Address: 41EH, 1054	IA32_MC7_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	М О.	
Register Address: 41FH, 1055	IA32_MC7_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC7 reports MC errors from the M2	М О.	
Register Address: 420H, 1056	IA32_MC8_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 421H, 1057	IA32_MC8_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 422H, 1058	IA32_MC8_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 423H, 1059	IA32_MC8_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC8 reports MC errors from the M2	M 1.	
Register Address: 424H, 1060	IA32_MC9_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from		
Register Address: 425H, 1061	IA32_MC9_STATUS	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	the CHA.	
Register Address: 426H, 1062	IA32_MC9_ADDR	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	n the CHA.	
Register Address: 427H, 1063	IA32_MC9_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	n the CHA.	
Register Address: 428H, 1064	IA32_MC10_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	n the CHA.	
Register Address: 429H, 1065	IA32_MC10_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	n the CHA.	
Register Address: 42AH, 1066	IA32_MC10_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors from	n the CHA.	
Register Address: 42BH, 1067	IA32_MC10_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors fror	n the CHA.	
Register Address: 42CH, 1068	IA32_MC11_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors fror	n the CHA.	
Register Address: 42DH, 1069	IA32_MC11_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors fror	n the CHA.	
Register Address: 42EH, 1070	IA32_MC11_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors fror	n the CHA.	
Register Address: 42FH, 1071	IA32_MC11_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC9 - MC11 report MC errors fror	n the CHA.	
Register Address: 430H, 1072	IA32_MC12_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each	channel of a link interconnect module.	
Register Address: 431H, 1073	IA32_MC12_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each	channel of a link interconnect module.	
Register Address: 432H, 1074	IA32_MC12_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each	channel of a link interconnect module.	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
Register Address: 433H, 1075	IA32_MC12_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC12 report MC errors from each o	channel of a link interconnect module.	
Register Address: 434H, 1076	IA32_MC13_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 435H, 1077	IA32_MC13_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 436H, 1078	IA32_MC13_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 437H, 1079	IA32_MC13_MISC	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 438H, 1080	IA32_MC14_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 439H, 1081	IA32_MC14_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 43AH, 1082	IA32_MC14_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 43BH, 1083	IA32_MC14_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSF	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 43CH, 1084	IA32_MC15_CTL	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 43DH, 1085	IA32_MC15_STATUS	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC er	rors from the integrated memory controllers.	
Register Address: 43EH, 1086	IA32_MC15_ADDR	
	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
	rors from the integrated memory controllers.	
Register Address: 43FH, 1087	IA32_MC15_MISC	

Register Address: Hex, Decimal	Register Name (Former Register Nam	e)
Register Information / Bit Fields	Bit Description	Scope
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 440H, 1088	IA32_MC16_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 441H, 1089	IA32_MC16_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 442H, 1090	IA32_MC16_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 443H, 1091	IA32_MC16_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 444H, 1092	IA32_MC17_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 445H, 1093	IA32_MC17_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 446H, 1094	IA32_MC17_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 447H, 1095	IA32_MC17_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 448H, 1096	IA32_MC18_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 449H, 1097	IA32_MC18_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	
Register Address: 44AH, 1098	IA32_MC18_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL M	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	I
Register Address: 44BH, 1099	IA32_MC18_MISC	
	SRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Banks MC13 through MC 18 report MC e	errors from the integrated memory controllers.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 44CH, 1100	IA32_MC19_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	iRs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a linl	c interconnect module.	
Register Address: 44DH, 1101	IA32_MC19_STATUS	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a lin	r interconnect module.	
Register Address: 44EH, 1102	IA32_MC19_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a line	cinterconnect module.	
Register Address: 44FH, 1103	IA32_MC19_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs," through Section 17.3.2.4, "IA32_MCi_MISC MSRs."	Package
Bank MC19 reports MC errors from a lin	cinterconnect module.	
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces	(R/O)	Package
3:0	Power Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
7:4	Reserved.	Package
12:8	Energy Status Units	Package
	Energy related information (in Joules) is based on the multiplier, 1/2 ^{ESU} ; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	
15:13	Reserved.	Package
19:16	Time Units	Package
	See Section 16.10.1, "RAPL Interfaces."	
63:20	Reserved.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
Energy consumed by DRAM devices.		
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R	/0)	Package
See Section 16.10.5, "DRAM RAPL Doma	in."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	

Register Address: Hex, Decimal Register Name (Former Register Name)		
Register Information / Bit Fields	Bit Description	Scope
DRAM RAPL Parameters (R/W)		Package
See Section 16.10.5, "DRAM RAPL Doma	sin."	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Uncore Ratio Limit (R/W)		Package
	o fields represent the widest possible range of uncore frequencies. Writing to the minimum and the maximum frequency that hardware will select.	
63:15	Reserved.	
14:8	MIN_RATIO	
	Writing to this field controls the minimum possible ratio of the LLC/Ring.	
7	Reserved.	
6:0	MAX_RATIO	
	This field is used to limit the max ratio of the LLC/Ring.	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
Reserved (R/O)		Package
Reads return 0.		_
Register Address: C8DH, 3213	IA32_QM_EVTSEL	
Monitoring Event Select Register (R/W)		Thread
If CPUID.(EAX=07H, ECX=0):EBX.RDT-M	bit 12] = 1.	
7:0	EventID (R/W)	
	Event encoding:	
	0x00: No monitoring.	
	0x01: L3 occupancy monitoring.	
	0x02: Total memory bandwidth monitoring.	
	0x03: Local memory bandwidth monitoring.	
	All other encoding reserved.	
31:8	Reserved.	
41:32	RMID (R/W)	
63:42	Reserved.	
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
Resource Association Register (R/W)		Thread
9:0	RMID	
31:10	Reserved.	
51:32	CLOS (R/W)	
63: 52	Reserved.	
Register Address: C90H, 3216	IA32_L3_QOS_MASK_0	
L3 Class Of Service Mask - CLOS 0 (R/W)		Package
ر If CPUID.(EAX=10H, ECX=1):EDX.COS_M		
0:19	CBM: Bit vector of available L3 ways for CLOS 0 enforcement.	
63:20	Reserved.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C91H, 3217	IA32_L3_QOS_MASK_1	
L3 Class Of Service Mask - CLOS 1 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=1.	
0:19	CBM: Bit vector of available L3 ways for CLOS 1 enforcement.	
63:20	Reserved.	
Register Address: C92H, 3218	IA32_L3_QOS_MASK_2	
L3 Class Of Service Mask - CLOS 2 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=2.	
0:19	CBM: Bit vector of available L3 ways for CLOS 2 enforcement.	
63:20	Reserved.	
Register Address: C93H, 3219	IA32_L3_QOS_MASK_3	
L3 Class Of Service Mask - CLOS 3 (R/W).		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=3.	
0:19	CBM: Bit vector of available L3 ways for CLOS 3 enforcement.	
63:20	Reserved.	
Register Address: C94H, 3220	IA32_L3_QOS_MASK_4	
L3 Class Of Service Mask - CLOS 4 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=4.	
0:19	CBM: Bit vector of available L3 ways for CLOS 4 enforcement.	
63:20	Reserved.	
Register Address: C95H, 3221	IA32_L3_QOS_MASK_5	
L3 Class Of Service Mask - CLOS 5 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=5.	
0:19	CBM: Bit vector of available L3 ways for CLOS 5 enforcement.	
63:20	Reserved.	
Register Address: C96H, 3222	IA32_L3_QOS_MASK_6	
L3 Class Of Service Mask - CLOS 6 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=6.	
0:19	CBM: Bit vector of available L3 ways for CLOS 6 enforcement.	
63:20	Reserved.	
Register Address: C97H, 3223	IA32_L3_QOS_MASK_7	
L3 Class Of Service Mask - CLOS 7 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=7.	
0:19	CBM: Bit vector of available L3 ways for CLOS 7 enforcement.	
63:20	Reserved.	
Register Address: C98H, 3224	IA32_L3_QOS_MASK_8	
L3 Class Of Service Mask - CLOS 8 (R/W)		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_MA	X[15:0] >=8.	

Register Address: Hex, Decimal	Register Name (Former Register Name)	
Register Information / Bit Fields	Bit Description	Scope
0:19	CBM: Bit vector of available L3 ways for CLOS 8 enforcement.	
63:20	Reserved.	
Register Address: C99H, 3225	IA32_L3_QOS_MASK_9	
L3 Class Of Service Mask - CLOS 9 (R/W)	•	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	AX[15:0] >=9.	
0:19	CBM: Bit vector of available L3 ways for CLOS 9 enforcement.	
63:20	Reserved.	
Register Address: C9AH, 3226	IA32_L3_QOS_MASK_10	
L3 Class Of Service Mask - CLOS 10 (R/w If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 10 enforcement.	
63:20	Reserved.	
Register Address: C9BH, 3227	IA32_L3_QOS_MASK_11	
L3 Class Of Service Mask - CLOS 11 (R/W		Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_M		гаскауе
0:19	CBM: Bit vector of available L3 ways for CLOS 11 enforcement.	
63:20	Reserved.	
Register Address: C9CH, 3228	IA32_L3_QOS_MASK_12	
L3 Class Of Service Mask - CLOS 12 (R/W	<i>I</i>)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	AX[15:0] >=12.	
0:19	CBM: Bit vector of available L3 ways for CLOS 12 enforcement.	
63:20	Reserved.	
Register Address: C9DH, 3229	IA32_L3_QOS_MASK_13	1
L3 Class Of Service Mask - CLOS 13 (R/W If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 13 enforcement.	
63:20	Reserved.	
Register Address: C9EH, 3230	IA32_L3_QOS_MASK_14	
L3 Class Of Service Mask - CLOS 14 (R/w	J)	Package
If CPUID.(EAX=10H, ECX=1):EDX.COS_M	AX[15:0] >=14.	
0:19	CBM: Bit vector of available L3 ways for CLOS 14 enforcement.	
63:20	Reserved.	
Register Address: C9FH, 3231	IA32_L3_QOS_MASK_15	
L3 Class Of Service Mask - CLOS 15 (R/w If CPUID.(EAX=10H, ECX=1):EDX.COS_M		Package
0:19	CBM: Bit vector of available L3 ways for CLOS 15 enforcement.	
		1

2.17.7 MSRs Specific to the 3rd Generation Intel® Xeon® Scalable Processor Family Based on Ice Lake Microarchitecture

The 3rd generation Intel[®] Xeon[®] Scalable Processor Family based on Ice Lake microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_6AH or 06_6CH) support the MSRs listed in Table 2-51.

Table 2-51. MSRs Supported by the 3rd Generation Intel® Xeon® Scalable Processor Family with a CPUID Signature DisplayFamily_DisplayModel Value of 06_6AH or 06_6CH

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 612H, 1554	MSR_PACKAGE_ENERGY_TIME_STATUS	
Package energy consumed by the entire	CPU (R/W)	Package
31:0	Total amount of energy consumed since last reset.	
63:32	Total time elapsed when the energy was last updated. This is a monotonic increment counter with auto wrap back to zero after overflow. Unit is 10ns.	
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
Allows software to set power limits for t	he DRAM domain and measurement attributes associated with each limit.	Package
14:0	DRAM_PP_PWR_LIM:	
	Power Limit[0] for DDR domain. Units = Watts, Format = 11.3, Resolution = 0.125W, Range = 0-2047.875W.	
15	PWR_LIM_CTRL_EN:	
	Power Limit[0] enable bit for DDR domain.	
16	Reserved.	
23:17	CTRL_TIME_WIN:	
	Power Limit[0] time window Y value, for DDR domain. Actual time_window for RAPL is:	
	(1/1024 seconds) * (1+(x/4)) * (2^y)	
62:24	Reserved.	
63	PP_PWR_LIM_LOCK:	
	When set, this entire register becomes read-only. This bit will typically be set by BIOS during boot.	
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O) See Section 16.10.5, "DRAM RAPL Domain."		Package
31:0	Energy in 15.3 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R/		Package
See Section 16.10.5, "DRAM RAPL Domai	n."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM Power Parameters (R/W)		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
14:0	Spec DRAM Power (DRAM_TDP): The Spec power allowed for DRAM. The TDP setting is typical (not guaranteed). The units for this value are defined in MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].	
15	Reserved.	
30:16	Minimal DRAM Power (DRAM_MIN_PWR): The minimal power setting allowed for DRAM. Lower values will be clamped to this value. The minimum setting is typical (not guaranteed). The units for this value are defined in MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].	
31	Reserved.	
46:32	Maximal Package Power (DRAM_MAX_PWR): The maximal power setting allowed for DRAM. Higher values will be clamped to this value. The maximum setting is typical (not guaranteed). The units for this value are defined in MSR_DRAM_POWER_INFO_UNIT[PWR_UNIT].	
47	Reserved.	
54:48	Maximal Time Window (DRAM_MAX_WIN): The maximal time window allowed for the DRAM. Higher values will be clamped to this value. x = PKG_MAX_WIN[54:53] y = PKG_MAX_WIN[52:48] The timing interval window is a floating-point number given by 1.x *power(2,y). The unit of measurement is defined in MSR_DRAM_POWER_INFO_UNIT[TIME_UNIT].	
62:55	Reserved.	
63	LOCK: Lock bit to lock the register.	
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
See Table 2-2.		
Register Address: 982H, 2434 See Table 2-2.	IA32_TME_ACTIVATE	
Register Address: 983H, 2435	IA32_TME_EXCLUDE_MASK	
See Table 2-2.		
		-
Register Address: 984H, 2436	IA32_TME_EXCLUDE_BASE	

2.17.8 MSRs Specific to the 4th and 5th Generation Intel® Xeon® Scalable Processor Families

The 4th generation Intel[®] Xeon[®] Scalable Processor Family based on Sapphire Rapids microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_8FH) and the 5th generation Intel[®] Xeon[®] Scalable Processor Family based on Emerald Rapids microarchitecture (CPUID Signature DisplayFamily_DisplayModel value of 06_CFH) both support the MSRs listed in Section 2.17, "MSRs In the 6th—13th Generation Intel® Core[™] Processors, 1st—5th Generation Intel® Xeon® Scalable Processors Families, Intel® Core[™] Ultra 7 Processors, 8th Generation Intel® Core[™] i3 Processors, Intel® Xeon® E Processors, Intel® Xeon® 6 P-core processors, Intel® Xeon® 6 E-core processors, and Intel® Series 2 Core[™] Ultra Processors, "including Table 2-52. For an MSR listed in Table 2-52 that also appears in the model-specific tables of prior generations, Table 2-52 supersedes prior generation tables.

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope Register Address: 33H, 51 MSR MEMORY CTRL Memory Control Register (R/W) Соге 27:0 Reserved. 28 UC LOCK DISABLE If set to 1, a UC lock will cause a #GP(0) exception. See Section 10.1.2.3, "Features to Disable Bus Locks." 29 SPLIT LOCK DISABLE If set to 1, a split lock will cause an #AC(0) exception. See Section 10.1.2.3, "Features to Disable Bus Locks." 31:30 Reserved. MSR BIOS DEBUG Register Address: A7H, 167 BIOS DEBUG (R/O) Thread See Table 2-45. Register Address: BCH, 188 IA32 MISC PACKAGE CTLS Power Filtering Control (R/W) Package IA32_ARCH_CAPABILITIES[bit 10] enumerates support for this MSR. See Table 2-2. Register Address: CFH, 207 **IA32 CORE CAPABILITIES** IA32 Core Capabilities Register (R/W) Соге If CPUID.(EAX=07H, ECX=0):EDX[30] = 1. This MSR provides an architectural enumeration function for model-specific behavior. 0 Reserved: returns zero. 1 Reserved: returns zero 2 INTEGRITY CAPABILITIES When set to 1, the processor supports MSR INTEGRITY CAPABILITIES. 3 RSM IN CPLO ONLY Indicates that RSM will only be allowed in CPLO and will #GP for all non-CPLO privilege levels.

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH)

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
4	UC_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 28 of MSR_MEMORY_CTRL (MSR address 33H).	
5	SPLIT_LOCK_DISABLE_SUPPORTED	
	When read as 1, software can set bit 29 of MSR_MEMORY_CTRL.	
6	Reserved: returns zero.	
7	UC_STORE_THROTTLING_SUPPORTED	
	Indicates that the snoop filter quality of service MSRs are supported on this core. This is based on the existence of a non-inclusive cache and the L2/MLC QoS feature supported.	
63:8	Reserved: returns zero.	
Register Address: E1H, 225	IA32_UMWAIT_CONTROL	
UMWAIT Control (R/W) See Table 2-2.		
Register Address: EDH, 237	MSR_RAR_CONTROL	
RAR Control (R/W)	·	Thread
63:32	Reserved.	
31	ENABLE RAR events are recognized. When RAR is not enabled, RARs are dropped.	
30	IGNORE_IF	
	– Allow RAR servicing at the RLP regardless of the value of RFLAGS.IF.	
29:0	Reserved.	
Register Address: EEH, 238	MSR_RAR_ACTION_VECTOR_BASE	•
Pointer to RAR Action Vector (R/W)		Thread
63:MAXPHYADDR	Reserved.	
MAXPHYADDR-1:6	VECTOR_PHYSICAL_ADDRESS	
	Pointer to the physical address of the 64B aligned RAR action vector.	
5:0	Reserved.	
Register Address: EFH, 239	MSR_RAR_PAYLOAD_TABLE_BASE	
Pointer to Base of RAR Payload Table (R/		Thread
63:MAXPHYADDR	Reserved.	
MAXPHYADDR-1:12	TABLE_PHYSICAL_ADDRESS	
	Pointer to the base physical address of the 4K aligned RAR payload table.	
11:0	Reserved.	
Register Address: F0H, 240	MSR_RAR_INFO	
Read Only RAR Information (RO)		Thread
63:38	Always zero.	
37:32	Table Max Index	
	Maximum supported payload table index.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:0	Supported payload type bitmap. A value of 1 in bit position [i] indicates that payload type [i] is supported.	
Register Address: 105H, 261	MSR_CORE_BIST	
Core BIST (R/W)	·	Соге
Controls Array BIST activation and status	checking as part of FUSA.	
31:0	BIST_ARRAY	
	Bitmap indicating which arrays to run BIST on (WRITE).	
	Bitmap indicating which arrays were not processed, i.e., completion mask (READ).	
39:32	BANK	
	Array bank of the [least significant set bit] array indicated in EAX to start BIST(WRITE).	
	Array bank interrupted or failed (READ).	
47:40	DWORD	
	Array dword of the [least significant set bit] array indicated in EAX to start BIST (WRITE).	
	Array dword interrupted or failed (READ).	
62:48	Reserved.	
63	CTRL_RESULT	
	Indicates whether WRMSR should signal Machine-Check upon BIST-error (WRITE).	
	BIST result PASS(0)/FAIL(1) of the (least significant set bit) array indicated in EAX (READ).	
Register Address: 10AH, 266	IA32_ARCH_CAPABILITIES	
Enumeration of Architectural Features (R	/0)	
See Table 2-2.		
Register Address: 1A4H, 420	MSR_PREFETCH_CONTROL	·
Prefetch Disable Bits (R/W)		
0	L2_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE	
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU_IP_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
4	Reserved.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
5	AMP_PREFETCH_DISABLE	
	If 1, disables the L2 Adaptive Multipath Probability (AMP) prefetcher.	
63:6	Reserved.	
Register Address: 1ADH, 429	MSR_PRIMARY_TURBO_RATIO_LIMIT	•
Primary Maximum Turbo Ratio Limit (R/W)		Package
See Table 2-46.		5
Register Address: 1AEH, 430	MSR_TURBO_RATIO_LIMIT_CORES	•
See Table 2-50.		Package
Register Address: 1C4H, 452	IA32_XFD	
Extended Feature Detect (R/W)		
See Table 2-2.		
Register Address: 1C5H, 453	IA32_XFD_ERR	
XFD Error Code (R/W)		
See Table 2-2.		
Register Address: 2C2H, 706	MSR_COPY_SCAN_HASHES	
COPY_SCAN_HASHES (W)		Die
63:0	SCAN_HASH_ADDR	
53.0	Contains the linear address of the SCAN Test HASH Binary loaded into	
	memory.	
Register Address: 2C3H, 707	MSR_SCAN_HASHES_STATUS	
SCAN_HASHES_STATUS (R/O)		
15:0	CHUNK_SIZE	Die
	Chunk size of the test in KB.	
23:16	NUM_CHUNKS	Die
	Total number of chunks.	
31:24	Reserved: all zeros.	
39:32	ERROR_CODE	Thread
	The error-code refers to the LP that runs WRMSR(2C2H).	
	0x0: No error reported.	
	0x1: Attempt to copy scan-hashes when copy already in progress.	
	0x2: Secure Memory not set up correctly.	
	0x3: Scan-image header Image_info.ProgramID doesn't match RDMSR(2D9H)[31:24], or scan-image header Processor-Signature doesn't match F/M/S, or scan-image header Processor-Flags doesn't match PlatformID.	
	0x4: Reserved	
	0x5: Integrity check failed.	
	0x6: Re-install of scan test image attempted when current scan test image is in use by other LPs.	
50:40	Reserved: set to all zeros.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families
(CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
62:51	MAX_CORE_LIMIT	Die
	Maximum Number of cores that can run Intel® In-field Scan simultaneously minus 1.	
	0 means 1 core at a time.	
63	Valid	Die
	Valid bit is set when COPY_SCAN_HASHES has completed successfully.	
Register Address: 2C4H, 708	MSR_AUTHENTICATE_AND_COPY_CHUNK	
AUTHENTICATE_AND_COPY_CHUNK (W)		Die
7:0	CHUNK_INDEX	
	Chunk Index, should be less than the total number of chunks defined by NUM_CHUNKS (MSR_SCAN_HASHES_STATUS[23:16]).	
63:8	CHUNK_ADDR	
	Bits 63:8 of 256B aligned Linear address of scan chunk in memory.	
Register Address: 2C5H, 709	MSR_CHUNKS_AUTHENTICATION_STATUS	
CHUNKS_AUTHENTICATION_STATUS (R/O)	
7:0	VALID_CHUNKS	Die
	Total number of Valid (authenticated) chunks.	
15:8	TOTAL_CHUNKS	Die
	Total number of chunks.	
31:16	Reserved: all zeros.	
39:32	ERROR_CODE	Thread
	The error code refers to the LP that runs WRMSR(2C4H).	
	0x0: No error reported.	
	0x1: Attempt to authenticate a CHUNK which is already marked as authentic or is currently being installed by another core.	
	0x2: CHUNK authentication error. HASH of chunk did not match expected value.	
63:40	Reserved: set to all zeros.	
Register Address: 2C6H, 710	MSR_ACTIVATE_SCAN	
ACTIVATE_SCAN (W)		Thread
7:0	CHUNK_START_INDEX	
	Indicates chunk index to start from.	
15:8	CHUNK_STOP_INDEX	
	Indicates what chunk index to stop at (inclusive).	
31:16	Reserved: all zeros.	
62:32	THREAD_WAIT_DELAY	
	TSC based delay to allow threads to rendezvous.	1

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
53	SIGNAL_MCE	
	If 1, then on scan-error log MC in MC4_STATUS and signal MCE if machine check signaling enabled in MC4_CTL[0].	
	If 0, then no logging/no signaling.	
Register Address: 2C7H, 711	MSR_SCAN_STATUS	
SCAN_STATUS (R/O)		
7:0	CHUNK_NUM	Core
	SCAN Chunk that was reached.	
15:8	CHUNK_STOP_INDEX	Соге
	Indicates what chunk index to stop at (inclusive). Maps to same field in WRMSR(ACTIVATE_SCAN).	
31:16	Reserved: return all zeros.	
39:32	ERROR_CODE	Thread
	0x0: No error.	
	0x1: SCAN operation did not start. Other thread did not join in time.	
	0x2: SCAN operation did not start. Interrupt occurred prior to threads rendezvous.	
	0x3: SCAN operation did not start. Power Management conditions are inadequate to run Intel In-field Scan.	
	0x4: SCAN operation did not start. Non-valid chunks in the range CHUNK_STOP_INDEX : CHUNK_START_INDEX.	
	0x5: SCAN operation did not start. Mismatch in arguments between threads T0/T1.	
	0x6: SCAN operation did not start. Core not capable of performing SCAN currently.	
	0x8: SCAN operation did not start. Exceeded number of Logical Processors (LP) allowed to run Intel In-field Scan concurrently. MAX_CORE_LIMIT exceeded.	
	0x9: Interrupt occurred. Scan operation aborted prematurely, not all chunks requested have been executed.	
51:40	Reserved: return all zeros.	
52	SCAN_CONTROL_ERROR	Соге
	Scan-System-Controller malfunction.	
63	SCAN_SIGNATURE_ERROR	Соге
	Core failed SCAN-SIGNATURE checking for this chunk.	
Register Address: 2C8H, 712	MSR_SCAN_MODULE_ID	
SCAN_MODULE_ID (R/O)		Module
31:0	RevID of the currently installed scan test image. Maps to Revision field in external header (offset 4).	
63:32	Reserved: return all zeros.	
Register Address: 2C9H, 713	MSR_LAST_SAF_WP	
LAST_SAF_WP (R/O)		Core

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:0	LAST_WP	
	Provides information about the core when the last WRMSR(ACTIVATE_SCAN) was executed. Available only if enumerated in MSR_INTEGRITY_CAPABILITIES[10:9].	
63:32	Reserved: return all zeros.	
Register Address: 2D9H, 729	MSR_INTEGRITY_CAPABILITIES	
INTEGRITY_CAPABILITIES (R/O)		Module
0	STARTUP_SCAN_BIST	
	When set, supports Intel In-field Scan.	
3:1	Reserved: return all zeros.	
4	PERIODIC_SCAN_BIST	
	When set, supports Intel In-field Scan.	
23:5	Reserved: return all zeros.	
31:24	ID of the scan programs supported for this part. WRMSR(2C2H) verifies this value against the corresponding value in the scan-image header, i.e., Image_info.	
Register Address: 410H, 1040	IA32_MC4_CTL	
Bank MC4 reports MC errors from the PCU If SIGNAL_MCE is set, a Scan Status is logg Register Address: 411H, 1041		Package
-	,," through Section 17.3.2.4, "IA32_MCi_MISC MSRs." module.	Package
Register Address: 412H, 1042	IA32_MC4_ADDR	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs Bank MC4 reports MC errors from the PCU If SIGNAL_MCE is set, a Scan Status is logg		Package
Register Address: 413H, 1043	IA32_MC4_MISC	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs Bank MC4 reports MC errors from the PCU If SIGNAL_MCE is set, a Scan Status is logg		Package
Register Address: 492H, 1170	IA32_VMX_PROCBASED_CTLS3	
Capability Reporting Register of Tertiary P See Table 2-2.	rocessor-Based VM-Execution Controls (R/O)	
Register Address: 493H, 1171	IA32_VMX_EXIT_CTLS2	
Capability Reporting Register of Secondary See Table 2-2.	/ VM-Exit Controls (R/O)	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Thread Microarchitectural Control (R/W)	·	Thread
See Table 2-47.		
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O)		Package
Energy consumed by DRAM devices.		
31:0	Energy in 61 micro-joules. Requires BIOS configuration to enable DRAM RAPL mode 0 (Direct VR).	
63:32	Reserved.	
Register Address: 64DH, 1613	MSR_PLATFORM_ENERGY_STATUS	
Platform Energy Status (R/O)		Package
31:0	TOTAL_ENERGY_CONSUMED	
	Total energy consumption in J (32.0), in 10nsec units.	
63:32	TIME_STAMP	
	Time stamp (U32.0).	
Register Address: 65CH, 1628	MSR_PLATFORM_POWER_LIMIT	
Platform Power Limit Control (R/W-L)	•	Package
16:0	POWER_LIMIT_1	
	The average power limit value that the platform must not exceed over a time window as specified by the Power_Limit_1_TIME field.	
	The default value is the Thermal Design Power (TDP) and varies with product skus. The unit is specified in MSR_RAPL_POWER_UNIT.	
17	POWER_LIMIT_1_EN	
	When set, the processor can apply control policies such that the platform average power does not exceed the Power_Limit_1 value over an exponential weighted moving average of the time window.	
18	CRITICAL_POWER_CLAMP_1	
	When set, the processor can go below the OS-requested P States to maintain the power below the specified Power_Limit_1 value.	
25:19	POWER_LIMIT_1_TIME	
	This indicates the time window over which the Power_Limit_1 value should be maintained.	
	This field is made up of two numbers from the following equation:	
	Time Window = (float) $((1+(X/4))*(2^Y))$, where:	
	X = POWER_LIMIT_1_TIME[23:22]	
	Y = POWER_LIMIT_1_TIME[21:17]	
	The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].	
	The default value is ODH, and the unit is specified in MSR_RAPL_POWER_UNIT[Time Unit].	
31:26	Reserved.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families
(CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
48:32	POWER_LIMIT_2	
	This is the Duration Power limit value that the platform must not exceed.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
49	Enable Platform Power Limit #2	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit #2 over the Short Duration time window.	
50	Platform Clamping Limitation #2	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit #2 value.	
57:51	POWER_LIMIT_2_TIME	
	This indicates the time window over which the Power_Limit_2 value should be maintained.	
	This field has the same format as the POWER_LIMIT_1_TIME field.	
62:58	Reserved.	
63	LOCK	
	Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 665H, 1637	MSR_PLATFORM_POWER_INFO	
Platform Power Information (R/W)	·	Package
16:0	MAX_PPL1	
	Maximum PP L1 value.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
31:17	MIN_PPL1	
	Minimum PP L1 value.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
48:32	MAX_PPL2	
	Maximum PP L2 value.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
55:49	MAX_TW	
	Maximum time window.	
	The unit is specified in MSR_RAPL_POWER_UNIT.	
62:56	Reserved.	
63	LOCK	
	Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 666H, 1638	MSR_PLATFORM_RAPL_SOCKET_PERF_STATUS	
Platform RAPL Socket Performance Statu	IS (R/O)	Package
31:0	Count of limited performance due to platform RAPL limit.	

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Configure User Mode CET (R/W)	·	
See Table 2-2.		
Register Address: 6A2H, 1698	IA32_S_CET	
Configure Supervisor Mode CET (R/W)		
See Table 2-2.		
Register Address: 6A4H, 1700	IA32_PL0_SSP	
Linear address to be loaded into SSP on tra	ansition to privilege level O. (R/W)	
See Table 2-2.		
Register Address: 6A5H, 1701	IA32_PL1_SSP	
Linear address to be loaded into SSP on tra	ansition to privilege level 1. (R/W)	
See Table 2-2.	1	
Register Address: 6A6H, 1702	IA32_PL2_SSP	1
Linear address to be loaded into SSP on tra	ansition to privilege level 2. (R/W)	
See Table 2-2.		
Register Address: 6A7H, 1703	IA32_PL3_SSP	1
Linear address to be loaded into SSP on tra	ansition to privilege level 3. (R/W)	
See Table 2-2.		
Register Address: 6A8H, 1704	IA32_INTERRUPT_SSP_TABLE_ADDR	1
Linear address of a table of seven shadow not 0) from the interrupt gate descriptor. (stack pointers that are selected in IA-32e mode using the IST index (when R/w/)	
See Table 2-2.		
Register Address: 6E1H, 1761	IA32_PKRS	
-	th each protection domain for supervisor pages (R/W)	
See Table 2-2.		
Register Address: 776H, 1910	IA32_HWP_CTL	•
See Table 2-2.		
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
Memory Encryption Capability MSR	1	
See Table 2-2.		
Register Address: 985H, 2437	IA32_UINTR_RR	·
User Interrupt Request Register (R/W)		
See Table 2-2.		
Register Address: 986H, 2438	IA32_UINTR_HANDLER	
User Interrupt Handler Address (R/W)		
See Table 2-2.		
Register Address: 987H, 2439	IA32_UINTR_STACKADJUST	
User Interrupt Stack Adjustment (R/W)	•	
See Table 2-2.		

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
User-Interrupt Target-Table Size and Notif	ication Vector (R/W)	
See Table 2-2.		
Register Address: 989H, 2441	IA32_UINTR_PD	
User Interrupt PID Address (R/W)		
See Table 2-2.		
Register Address: 98AH, 2442	IA32_UINTR_TT	1
User-Interrupt Target Table (R/W) See Table 2-2.		
Register Address: C70H, 3184	MSR_B1_PMON_EVNT_SEL0	
Uncore B-box 1 PerfMon event select MSR		Package
Register Address: C71H, 3185	MSR_B1_PMON_CTR0	
Uncore B-box 1 PerfMon counter MSR.		Package
Register Address: C72H, 3186	MSR_B1_PMON_EVNT_SEL1	
Uncore B-box 1 PerfMon event select MSR	·	Package
Register Address: C73H, 3187	MSR_B1_PMON_CTR1	
Uncore B-box 1 PerfMon counter MSR.		Package
Register Address: C74H, 3188	MSR_B1_PMON_EVNT_SEL2	
Uncore B-box 1 PerfMon event select MSR		Package
Register Address: C75H, 3189	MSR_B1_PMON_CTR2	
Uncore B-box 1 PerfMon counter MSR.		Package
Register Address: C76H, 3190	MSR_B1_PMON_EVNT_SEL3	
Uncore B-box 1vPerfMon event select MSF	÷ A.	Package
Register Address: C77H, 3191	MSR_B1_PMON_CTR3	
Uncore B-box 1 PerfMon counter MSR.	•	Package
Register Address: C82H, 3122	MSR_W_PMON_BOX_OVF_CTRL	
Uncore W-box PerfMon local box overflow	control MSR.	Package
Register Address: C8FH, 3215	IA32_PQR_ASSOC	
See Table 2-2.	·	
Register Address: C90H—C9EH, 3216— 3230	IA32_L3_QOS_MASK_0 through IA32_L3_QOS_MASK_14	
See Table 2-50.		Package
Register Address: D10H—D17H, 3344— 3351	IA32_L2_QOS_MASK_[0-7]	
IA32_CR_L2_QOS_MASK_[0-7]		Соге
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX	$[15:0] \ge 0$. See Table 2-2.	
Register Address: D93H, 3475	IA32_PASID	
See Table 2-2.		

Table 2-52. Additional MSRs Supported by the 4th and 5th Generation Intel® Xeon® Scalable Processor Families (CPUID Signature DisplayFamily_DisplayModel Values of 06_8FH and 06_CFH) (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1200H–121FH, 4608– 4639	IA32_LBR_x_INFO	
Last Branch Record Entry X Info Register (F See Table 2-2.	R/W)	
Register Address: 1406H, 5126	IA32_MCU_CONTROL	
See Table 2-2.		
Register Address: 14CEH, 5326	IA32_LBR_CTL	
Last Branch Record Enabling and Configuration Register (R/W) See Table 2-2.		
Register Address: 14CFH, 5327	IA32_LBR_DEPTH	
Last Branch Record Maximum Stack Depth Register (R/W) See Table 2-2.		
Register Address: 1500H—151FH, 5376— 5407	IA32_LBR_x_FROM_IP	
Last Branch Record Entry X Source IP Register (R/W)		
See Table 2-2.		
Register Address: 1600H—161FH, 5632— 5663	IA32_LBR_x_TO_IP	
Last Branch Record Entry X Destination IP F See Table 2-2.	Register (R/W)	

2.17.9 MSRs Introduced in the Intel[®] Core[™] Ultra 7 Processor Supporting Performance Hybrid Architecture

Table 2-53 lists additional MSRs for the Intel Core Ultra 7 processor with a CPUID Signature DisplayFamily_Display-Model value of 06_AAH. Table 2-54 lists the MSRs unique to the processor P-core. Table 2-55 lists the MSRs unique to the processor E-core.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CTRL	
Memory Control Register		Соге
26:0	Reserved.	
27	UC_STORE_THROTTLE	
	If set to 1, when enabled, the processor will only allow one in- progress UC store at a time.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC lock will cause a #GP(0) exception.	
	See Section 10.1.2.3, "Features to Disable Bus Locks."	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will cause an #AC(0) exception.	
	See Section 10.1.2.3, "Features to Disable Bus Locks."	
63:30	Reserved.	
Register Address: 7AH, 122	IA32_FEATURE_ACTIVATION	
Feature Activation (R/W)		
Implements Feature Activation command. WRMSR	to this address activates all 'activatable' features on this thread.	
See Table 2-2.		
Register Address: 80H, 128	MSR_TRACE_HUB_STH_ACPIBAR_BASE	
MSR_TRACE_HUB_STH_ACPIBAR_BASE (R/W)		Thread
This register is used by BIOS to program Trace Hu	b STH base address that will be used by AET messages.	
0	LOCK	
	Lock bit. If set, this MSR cannot be re-written anymore. The lock	
	bit has to be set in order for the AET packets to be directed to Trace Hub MMIO.	
171		
17:1	Reserved.	
45:18	ADDRESS	
	AET target address in Trace Hub MMIO space.	
63:46	Reserved.	
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration (R/W)		Соге
3:0	PKG_C_STATE_LIMIT	
	Specifies the lowest processor-specific C-state code name (consuming the least power) for the package.	
	The default is set as factory-configured package C-state limit.	
	The following C-state code name encodings may be supported:	
	0000b: C0/C1 (no package C-state support)	
	0001b: C2	
	0010b: СЗ	
	0011b: C6	
	0100b: C7	
	0101b: C7s	
	0110b: C8	
	0111b: C9	
	1000b: C10	
7:4	MAX_CORE_C_STATE	
	Possible values are: 0000—reserved; 0001—C1; 0010—C3, 0011—C6.	
9:8	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
10	IO_MWAIT_REDIRECTION_ENABLE	
	When set, will map IO_read instructions sent to IO registers PMG_IO_BASE_ADDR.PMB0+0/1/2 to MWAIT(C2,3,4) instructions; applies to deepc4 too.	
14:11	Reserved.	
15	CFG_LOCK	
	When set, locks bits 15:0 of this register for further writes, until the next reset occurs.	
24:16	Reserved.	
25	C3_STATE_AUTO_DEMOTION_ENABLE	
	When set, processor will conditionally demote C6/C7 requests to C3 based on uncore auto-demote information.	
26	C1_STATE_AUTO_DEMOTION_ENABLE	
	When set, processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	ENABLE_C3_UNDEMOTION	
	Enable Un-Demotion from Demoted C3.	
28	ENABLE_C1_UNDEMOTION	
	Enable Un-Demotion from Demoted C1.	
29	ENABLE_PKGC_AUTODEMOTION	
	Enable Package C-State Auto-Demotion. It enables use of the history of past package C-state depth and residence, as a factor in determining C-State depth.	
30	ENABLE_PKGC_UNDEMOTION	
	Enable Package C-State Un-Demotion. It enables considering cases where demotion was the incorrect decision in determining C-State depth.	
31	TIMED_MWAIT_ENABLE	
	When set, enables Timed MWAIT feature. MWAIT would #GP on attempts to do setup MWAIT timer if this bit is not set.	
63:32	Reserved.	
Register Address: E4H, 228	MSR_IO_CAPTURE_BASE	
IO Capture Base (R/W)		Соге
Power Management IO Redirection in C-state. See	http://biosbits.org.	
15:0	LVL_2_BASE_ADDRESS	
	Specifies the base address visible to software for IO redirection. If MSR_PKG_CST_CONFIG_CONTROL.IO_MWAIT_REDIRECTION_ENA BLE, reads to this address will be consumed by the power management logic and decoded to MWAIT instructions. When IO port address redirection is enabled, this is the IO port address reported to the OS/software.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
18:16	CST_RANGE	
	Specifies the encoding value of the maximum C-State code name to be included when IO read to MWAIT redirection is enabled by MSR_PKG_CST_CONFIG_CONTROL.IO_MWAIT_REDIRECTION_ENA BLE:	
	000b—C3 is the max C-State to include.	
	001b—C6 is the max C-State to include.	
	010b—C7 is the max C-State to include.	
63:19	Reserved.	
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Feature Configuration (R/W)		Соге
0	AESNI_LOCK	
	Once this bit is set, writes to this register will not be allowed.	
1	AESNI_DISABLE	
	This bit disables Advanced Encryption Standard feature on this processor core. To disable AES, BIOS will write '11 to this MSR on every core.	
63:2	Reserved.	
Register Address: 140H, 320	MSR_FEATURE_ENABLES	
Feature Enable (R/W) Miscellaneous enables for thread specific feature	s.	Thread
0	CPUID_GP_ON_CPL_GT_0	
	Causes CPUID to #GP if CPL greater than 0 and not in SMM.	
63:1	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	I
Temperature Target (R/W)		Package
Legacy register holding temperature related cons	stants for Platform use.	0
6:0	TCC Offset Time Window	
	Describes the RATL averaging time window.	
7	TCC Offset Clamping Bit	
	When enabled will allow RATL throttling below P1.	
15:8	Temperature Control Offset	
	Fan Temperature Target Offset (a.k.a. T-Control) indicates the relative offset from the Thermal Monitor Trip Temperature at which fans should be engaged.	
23:16	TCC Activation Temperature	
	The minimum temperature at which PROCHOT# will be asserted. The value is degrees C.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
30:24	TCC Activation Offset	
	Specifies a temperature offset in degrees C from the temperature target (bits 23:16). PROCHOT# will assert at the offset target temperature. Write is permitted only if MSR_PLATFORM_INFO[30] is set.	
31	LOCKED	
	When set, this entire register becomes read-only.	
63:2	Reserved.	
Register Address: 1A4H, 420	MSR_PREFETCH_CONTROL	
PREFETCH Control (R/W) Prefetch disable bits.		Thread
0	L2_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L2 hardware prefetcher, which fetches additional lines of code or data into the L2 cache.	
1	L2_ADJACENT_CACHE_LINE_PREFETCHER_DISABLE	
	If 1, disables the adjacent cache line prefetcher, which fetches the cache line that comprises a cache line pair (128 bytes).	
2	DCU_HARDWARE_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache prefetcher, which fetches the next cache line into L1 data cache.	
3	DCU_IP_PREFETCHER_DISABLE	
	If 1, disables the L1 data cache IP prefetcher, which uses sequential load history (based on instruction pointer of previous loads) to determine whether to prefetch additional lines.	
4	DCU_NEXT_PAGE_PREFETCH_DISABLE	
	If 1, disables Next Page prefetcher.	
5	AMP_PREFETCH_DISABLE	
	If 1, disables L2 Adaptive Multipath Probability (AMP) prefetcher.	
6	LLC_PAGE_PREFETCH_DISABLE	
	If 1, disables the LLC Page prefetcher.	
7	AOP_PREFETCH_DISABLE	
8	STREAM_PREFETCH_CODE_FETCH_DISABLE	
63:9	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	
OFFCORE_RSP_0 (R/W) Offcore Response Event Select Register		Thread
0	TRUE_DEMAND_CACHE_LOAD	
~	Demand Data Rd = DCU reads (includes partials) that is not tagged homeless.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	DEMAND_RFO	
	Demand Instruction fetch = IFU Fetches. ItoM or RFO that is not tagged homeless.	
2	DEMAND_CODE_READ	
	Demand Instruction fetch = IFU Fetches. CRd or CRd_UC.	
3	CORE_MODIFIED_WRITEBACK	
	WBMtol or WBMtoE.	
4	HW_PREFETCH_MLC_LOAD	
	L2 prefetcher requests triggered by reads from MEC (except those triggered by I-side).	
5	HW_PREFETCH_MLC_RF0	
	L2 prefetcher requests triggered by RFOs.	
6	HW_PREFETCH_MLC_CODE	
	L2 prefetcher requests triggered by I-side requests.	
7	HW_PREFETCH_LLC_LOAD	
	LLC prefetch requests triggered by DRd.	
8	HW_PREFETCH_LLC_RFO	
	LLC prefetch requests triggered by RFO.	
9	HW_PREFETCH_LLC_CODE	
	LLC prefetch requests triggered by CRd.	
10	L1_HWPREFETCH	
	Covers Hardware PFRFO, PFNEAR, PFMED, PFFAR, PFHW, PFNTA, PFNPP, PFIPP including the homeless versions.	
11	ALL_STREAMING_STORE	
	Write Combining. WCiL or WCiLF.	
12	CORE_NON_MODIFIED_WB	
	WBEFtol or WBEFtoE.	
13	LLC_PREFETCH	
	LLC prefetch of load/code/RFO.	
14	L1_SWPREFETCH	
	Covers Software PFRFO, PFNEAR, PFMED, PFFAR, PFHW, PFNTA, PFNPP, PFIPP including the homeless versions.	
15	OTHER	
	Includes CLFlush, CLFlushOPT, CLDemote, CLWB, Enqueue SetMonitor, PortIn, IntA, Lock, SplitLock, Unlock, SpCyc, ClrMonitor, PortOut, IntPriUp, IntLog, IntPhy, EOI, RdCurr, WbStol, LLCWBInv, LLCInv, NOP, PCOMMIT.	
16	ANY_RESP	
	Match on any response.	
17	SUPPLIER_NONE	
	No Supplier Details. DATA_PRE [6:3] = 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
18	LLC_HIT_M_STATE	
	LLC/L3, M-state, DATA_PRE [6:3] = 2.	
19	LLC_HIT_E_STATE	
	LLC/L3, E-state, DATA_PRE [6:3] = 4.	
20	LLC_HIT_S_STATE	
	LLC/L3, S-state, DATA_PRE [6:3] = 6.	
21	LLC_HIT_F_STATE	
	LLC/L3, F-state, DATA_PRE [6:3] = 8.	
22	FAR_MEM_LOCAL	
	Far Memory, Local, DATA_PRE [6:3] = 1.	
23	FAR_MEM_REMOTE_0_HOP	
	Far Memory, Remote 0-hop, DATA_PRE [6:3] = 3.	
24	FAR_MEM_REMOTE_1_HOP	
	Far Memory, Remote 1-hop, DATA_PRE [6:3] = 5.	
25	FAR_MEM_REMOTE_2_PLUS_HOP	
	Far Memory, Rem 2+ hop, DATA_PRE [6:3] = 7.	
26	NEAR_MEM_MISS_LOCAL_NODE	
	LLC Miss Local Node. Near Memory, Local DATA_PRE [6:3] = E.	
27	NEAR_MEM_REMOTE_0_HOP	
	Near Memory, Remote 0-hop, DATA_PRE [6:3] = B	
28	NEAR_MEM_REMOTE_1_HOP	
	Near Memory, Remote 1-hop, DATA_PRE [6:3] = D.	
29	NEAR_MEM_REMOTE_2_PLUS_HOP	
	Near Memory, Remote 2+ hop, DATA_PRE [6:3] = F.	
30	SPL_HIT	
	Snoop Info: SPL-hit, DATA_PRE [2:0] = 6.	
31	SNOOP_NONE	
	No details as to Snoop-related info. Snoop Info: None, DATA_PRE [2:0] = 0.	
32	NOT_NEEDED	
	No snoop was needed to satisfy the request. Snoop Info: Not needed, DATA_PRE [2:0] = 1.	
33	MISS	
	No snoop was needed to satisfy the request. Snoop Info: Miss, DATA_PRE [2:0] = 2.	
34	HIT_NO_FWD	
	A snoop was needed and it Hits in at least one snooped cache. Hit denotes a cache-line was valid before snoop effect. Snoop Info: Hit No Fwd, DATA_PRE [2:0] = 3.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
35	HIT_EF_WITH_FWD	
	A snoop was needed and data was Forwarded from a remote socket. Snoop Info: Hit EF w/Fwd, DATA_PRE [2:0] = 4.	
36	HITM	
	A snoop was needed and it HitMed in local or remote cache. HitM denotes a cache-line was modified before snoop effect. Snoop Info: HitM, DATA_PRE [2:0] = 5.	
37	NON_DRAM	
	Target was non-DRAM system address. Snoop Info: HitM, DATA_PRE [2:0] = 5.	
38	GO_ERR	
	GO-ERR, RspData[3:0] = 0100.	
39	GO_NO_GO	
	GO-NoGO, RspData[3:0] = 0111.	
40	INPKG_MEM_LOCAL	
	In-package Memory, Local, DATA_PRE [6:3] = 9.	
41	INPKG_MEM_NONLOCAL	
	In-package Memory, Non-Local, DATA_PRE [6:3] = C.	
43:42	Reserved.	
44	UC_LOAD	
	PRd or UCRdF.	
45	UC_STORE	
	WiL.	
46	PARTIAL_STREAMING_STORES	
	WCiL.	
47	FULL_STREAMING_STORES	
	WCiLF.	
48	L1_MODIFIED_WB	
	EVICTION EXTTYPE from MEC.	
49	L2_MODIFIED_WB	
	WBMtol or WBMtoE.	
50	PSMI	
	MemPushWr_NS (PSMI only).	
51	ІТОМ	
	ItoM.	
63:52	Reserved.	
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
OFFCORE_RSP_1 (R/W)		Thread
Offcore Response Event Select Register. See N	1SR_OFFCORE_RSP_0 (at1A6H).	
Register Address: 1AAH, 426	MSR_MISC_PWR_MGMT	•

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Miscellaneous Power Management Control (R/W)		Package
Various model-specific features enumeration. See	http://biosbits.org.	
0	Reserved.	
1	ENABLE_HWP_VOTING_RIGHT	
	When set (1), The CPU will take into account thread HWP requests for threads that have voting rights only (ignores thread requests if they do not have voting rights). When reset(0), The CPU will take into account all thread HWP requests, even for threads that don't have voting rights. Setting this bit will cause the HWP Base feature bit to be reported in CPUID as present; clearing will cause it to be reported as non-present.	
5:2	Reserved.	
6	ENABLE_HWP	
	Setting this bit will cause the HWP Base feature bit to report as present in CPUID; clearing this bit will cause CPUID to report the feature as non-present.	
7	ENABLE_HWP_INTERRUPT	
	Setting this bit will cause the HWP Interrupt feature CPUID[6].EAX[8] bit to report as present; clearing will report as non-present.	
8	ENABLE_OUT_OF_BAND_AUTONOMOUS	
	Setting this bit will cause the HWP Autonomous feature bit to report as present; clearing will report as non-present.	
11:9	Reserved.	
12	ENABLE_HWP_EPP	
	Enable HWP EPP. Setting this bit (1) will cause the HWP CPUID[6].EAX[10] Energy Performance Preference bit to report as present (1); clearing will report as non-present (0).	
13	LOCK	
	Setting this bit will prevent the BIOS specific bits from changing until the next reset. i.e., only Bits [0,22] which are meant for OS use can be changed once the LOCK bit is set.	
63:14	Reserved.	
Register Address: 1ADH, 429	MSR_PRIMARY_TURBO_RATIO_LIMIT	
Primary Maximum Turbo Ratio Limit (R/W)		Package
Software can configure these limits when MSR_PI group. Maximum ratio for groups with more cores	_ATFORM_INFO[28] = 1. Specifies Maximum Ratio Limit for each must decrease monotonically.	
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	

Register Address: Hex, Decimal	Register Name	I
Register Information / Bit Fields	Bit Description	Scope
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	
47:40	MAX_TURBO_GROUP_5:	
	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
53:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 1F1H, 497	MSR_CRASHLOG_CONTROL	
Crash Log Control (R/W)	· · ·	Thread
Write data to a Crash Log configuration.		
)	CDDIS	
	CrashDump_Disable: If set, indicates that Crash Dump is disabled.	
1	EN_GPRS	
	Collect GPRs on a crash dump. Only meaningful when CDDIS is	
	zero.	
2	EN_GPRS_IN_SMM	
	Collect GPRs in SMM on a crash dump. Only meaningful when CDDIS is zero. EN_GPRS will override this control,	
3	TRIPLE_FAULT_SHUTDOWN	
	Collect a crash log on a triple fault shutdown. Only meaningful when CDDIS is zero.	
53:4	Reserved.	
Register Address: 1F5H, 501	MSR_PRMRR_PHYS_MASK	
Processor Reserved Memory Range Regist	er - Physical Mask (R/W)	Core
9:0	Reserved.	
10	LOCK	
	Once set, this bit prevents software from modifying the PRMRR.	
11	VALID	
	This bit serves as the enable for the PRMRR; the PRMRR must be	
	LOCKed before it can be enabled.	
19:12	Reserved.	
45:20	MASK	
	PRMRR Address Mask.	
63:46	Reserved.	
Register Address: 1FCH, 508	MSR_POWER_CTL	
Power Control Register (R/W)		Package
See http://biosbits.org.		I UCKOYE

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
0	ENABLE_BIDIR_PROCHOT	
	Used to enable or disable the response to PROCHOT# input.	
	When set/enabled, the platform can force the CPU to throttle to a lower power condition such as Pn/Pm by asserting prochot#. When clear/disabled (default), the CPU ignores the status of the prochot input signal.	
1	C1E_ENABLE	
	When set to '1', will enable the CPU to switch to the Minimum Enhanced Intel SpeedStep Technology operating point when all execution cores enter MWAIT (C1).	
2	SAPM_IMC_C2_POLICY	
	This bit determines if self-refresh activation is allowed when entering Package C2 State. If it is set to 0b, PCODE will keep the FORCE_SR_OFF bit asserted in Package C2 State and allow its negation according to the defined latency negotiations with the PCH and Display Engine in Package C3 and deeper states. Otherwise, self-refresh is allowed in Package C2 State.	
3	FAST_BRK_SNP_EN	
	This bit controls the VID swing rate for the OTHER_SNP_WAKE events that are detected by the iMPH. This is the event that is detected by the iMPH when a non-DMI snoopable request is observed while UCLK domain is not functional. Ob: Use slow VID swing rate.	
	1b: Use fast VID swing rate.	
17.4		
17:4	Reserved.	
18	PWR_PERF_PLTFRM_OVR	
	Power performance platform override.	
19	EE_TURBO_DISABLE Setting this bit disables the P-States energy efficiency optimization. Default value is 0. Disable/enable the energy efficiency optimization in P-State legacy mode (when IA32_PM_ENABLE[HWP_ENABLE] = 0), has an effect only in the turbo range or into PERF_MIN_CTL value if it is not zero set. In HWP mode (IA32_PM_ENABLE[HWP_ENABLE] == 1), has an effect between the OS desired or OS maximize to the OS minimize performance setting.	
20	RTH_DISABLE	
	Setting this bit disables the Race to Halt optimization and avoids this optimization limitation to execute below the most efficient frequency ratio. Default value is 0 for processors that support Race to Halt optimization.	
21	DIS_PROCHOT_OUT	
	Prochot output disable.	
22	PROCHOT_RESPONSE	
	Prochhot configurable response enable.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
23	VR_THERM_ALERT_DISABLE_LOCK	
	When set to 1, locks PROCHOT related bits of this MSR. Once set,	
24	a reset is required to clear this bit.	
24	VR_THERM_ALERT_DISABLE When set to 1, disables the VR_THERMAL_ALERT signaling.	
25		
25	DISABLE_RING_EE Disable Ring EE.	
26	DISABLE_SA_OPTIMIZATION	
20	Disable SA optimization.	
27	DISABLE_OOK	
2,	Disable OOK.	
28	DISABLE AUTONOMOUS	
20	Disable HWP autonomous mode.	
29	Reserved.	
30	CSTATE_PREWAKE_DISABLE	
	C-state pre-wake disable.	
63:31	Reserved.	
Register Address: 2A0H, 672	MSR_PRMRR_BASE_0	
Processor Reserved Memory Range Regis	ter - Physical Base Control Register (R/W)	Core
2:0	MEMTYPE	
	Memory type for PRMRR accesses.	
3	CONFIGURED	
	PRMRR base configured.	
19:4	Reserved.	
45:20	BASE	
	PRMRR base address.	
63:46	Reserved.	
Register Address: 474H, 1140	IA32_MC29_CTL	
MC29_CTL. See Table 2-2.		Package
Register Address: 475H, 1141	IA32_MC29_STATUS	
MC29_STATUS. See Table 2-2.	ł	Package
Register Address: 476H, 1142	IA32_MC29_ADDR	
MC29_ADDR. See Table 2-2.		Package
Register Address: 477H, 1143	IA32_MC29_MISC	
MC29_MISC. See Table 2-2.		Package
Register Address: 478H, 1144	IA32_MC30_CTL	
MC30_CTL. See Table 2-2.		Package
Register Address: 479H, 1145	IA32_MC30_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MC30_STATUS. See Table 2-2.	·	Package
Register Address: 47AH, 1146	IA32_MC30_ADDR	
MC30_ADDR. See Table 2-2.		Package
Register Address: 47BH, 1147	IA32_MC30_MISC	
MC30_MISC. See Table 2-2.		Package
Register Address: 47CH, 1148	IA32_MC31_CTL	
MC31_CTL. See Table 2-2.		Package
Register Address: 47DH, 1149	IA32_MC31_STATUS	•
MC31_STATUS. See Table 2-2.		Package
Register Address: 47EH, 1150	IA32_MC31_ADDR	-
MC31_ADDR. See Table 2-2.		Package
Register Address: 47FH, 1151	IA32_MC31_MISC	
MC31_MISC. See Table 2-2.		Package
 Register Address: 4E0H, 1248	MSR_SMM_FEATURE_CONTROL	5
Enhanced SMM Feature Control (R/W)		Package
Reports SMM capability enhancement.		. concige
0	LOCK	
	When set, locks this register from further changes.	
1	SMM_CPU_SAVE_EN	
	If 0, SMI/RSM will save/restore state in SMRAM	
	If 1, SMI/RSM will save/restore state from SRAM.	
2	SMM_CODE_CHK_EN	
	When clear (default) none of the logical processors are prevented from executing SMM code outside the ranges defined by the SMRR. When set, any logical processor in the package that attempts to execute SMM code not within the ranges defined by the SMRR will assert an unrecoverable MCE.	
63:3	Reserved.	
Register Address: 601H, 1537	MSR_VR_CURRENT_CONFIG	
Power Limit 4 (PL4) (R/W)		Package
Package-level maximum power limit (in Watts).	It is a proactive, instantaneous limit.	
15:0	CURRENT_LIMIT PL4 Value in 0.125 A increments. This field is locked by MSR_VR_CURRENT_CONFIG.LOCK. When the LOCK bit is set to 1, this field becomes Read Only.	
30:16	Reserved.	
31	LOCK	
	This bit will lock the CURRENT_LIMIT settings in this register and will also lock this setting. This means that once set to 1, the CURRENT_LIMIT setting and this bit become Read Only until the next Warm Reset.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:32	Reserved.	
Register Address: 620H, 1568	MSR_UNCORE_RATIO_LIMIT	
Uncore Ratio Limit (R/W)		Package
Min/Max Ratio Limits for Uncore LLC and Ring.		
6:0	MAX_CLR_RATIO	
	Maximum allowed ratio for the Ring and Last Level Cache (LLC).	
7	Reserved.	
14:8	MIN_CLR_RATIO	
	Minimum allowed ratio for the Ring and Last Level Cache (LLC).	
63:15	Reserved.	
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
MSR_PP0_POWER_LIMIT (R/W)		Package
PPO RAPL power unit control.		
14:0	IA_PP_PWR_LIM	
	This is the power limitation on the IA cores power plane.	
	The unit of measurement is defined in PACKAGE_POWER_SKU_UNIT_MSR[PWR_UNIT].	
15	PWR_LIM_CTRL_EN	
	This bit must be set in order to limit the power of the IA cores power plane.	
	Ob: IA cores power plane power limitation is disabled.	
	1b: IA cores power plane power limitation is enabled.	
16	PP_CLAMP_LIM	
	Power Plane Clamping limitation; allow going below P1.	
	Ob: PBM is limited between P1 and P0.	
	1b: PBM can go below P1.	
23:17	CTRL_TIME_WIN	
	x = CTRL_TIME_WIN[23:22]	
	$y = CTRL_TIME_WIN[21:17]$	
	The timing interval window is Floating Point number given by 1.x * power(2,y).	
	The unit of measurement is defined in PACKAGE_POWER_SKU_UNIT_MSR[TIME_UNIT].	
	The maximal time window is bounded by PACKAGE_POWER_SKU_MSR[PKG_MAX_WIN]. The minimum time window is 1 unit of measurement (as defined above).	
30:24	Reserved.	
31	PP_PWR_LIM_LOCK	
	When set, all settings in this register are locked and are treated as Read Only.	
63:32	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 64FH, 1615	MSR_CORE_PERF_LIMIT_REASONS	
Core Performance Limit Reasons		Package
Indicator of Frequency Clipping in Processor Cores	. (Frequency refers to processor core frequency.)	
0	PROCHOT (R/O)	
	PROCHOT Status. When set, frequency is reduced below the operating system request due to assertion of external PROCHOT.	
1	THERMAL (R/O)	
	Thermal Status. When set, frequency is reduced below the operating system request due to a thermal event.	
3:2	Reserved.	
4	RSR_LIMIT (R/O)	
	Residency State Regulation Status. When set, frequency is reduced below the operating system request due to residency state regulation limit.	
5	RATL (R/O)	
	Running Average Thermal Limit Status. When set, frequency is reduced below the operating system request due to Running Average Thermal Limit (RATL).	
6	VR_THERMALERT (R/O)	
	VR Therm Alert Status. When set, frequency is reduced below the operating system request due to a thermal alert from a processor Voltage Regulator (VR).	
7	VR_TDC (R/O)	
	VR Therm Design Current Status. When set, frequency is reduced below the operating system request due to VR thermal design current limit.	
8	OTHER (R/O)	
	Other Status. When set, frequency is reduced below the operating system request due to electrical or other constraints.	
9	Reserved.	
10	PBM_PL1 (R/O)	
	Package/Platform-Level Power Limiting PL1 Status. When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL1.	
11	PBM_PL2 (R/O)	
	Package/Platform-Level PL2 Power Limiting Status. When set, frequency is reduced below the operating system request due to package/platform-level power limiting PL2/PL3.	
12	MAX_TURBO_LIMIT (R/O)	
	Max Turbo Limit Status. When set, frequency is reduced below the operating system request due to multi-core turbo limits.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
13	TURBO_ATTEN (R/O)	
	Turbo Transition Attenuation Status. When set, frequency is reduced below the operating system request due to Turbo transition attenuation. This prevents performance degradation due to frequent operating ratio changes.	
15:14	Reserved.	
16	PROCHOT_LOG (R/W)	
	PROCHOT Log. When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
17	THERMAL_LOG (R/W)	
	Thermal Log When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
19:18	Reserved.	
20	RSR_LIMIT_LOG (R/W)	
	Residency State Regulation Log. When set, indicates that the Residency State Regulation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
21	RATL_LOG (R/W)	
	Running average thermal limit Log, RW, When set by PCODE indicates that Running average thermal limit has cause IA frequency clipping. Software should write to this bit to clear the status in this bit.	
22	VR_THERMALERT_LOG (R/W)	
	VR Therm Alert Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
23	VR_TDC_LOG (R/W)	
	VR Thermal Design Current Log. When set, indicates that the VR TDC Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
24	OTHER_LOG (R/W)	
	Other Log. When set, indicates that the Other Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	PBM_PL1_LOG (R/W)	
	Package/Platform-Level PL1 Power Limiting Log. When set, indicates that the Package or Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
27	PBM_PL2_LOG (R/W)	
	Package/Platform-Level PL2 Power Limiting Log. When set, indicates that the Package or Platform Level PL2/PL3 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
28	MAX_TURBO_LIMIT_LOG (R/W)	
	Max Turbo Limit Log. When set, indicates that the Max Turbo Limit Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
29	TURBO_ATTEN_LOG (R/W)	
	Turbo Transition Attenuation Log. When set, indicates that the Turbo Transition Attenuation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
63:30	Reserved.	
Register Address: 650H, 1616	MSR_SECONDARY_TURBO_RATIO_LIMIT	
	_PLATFORM_INFO[28] = 1. faximum ratio for groups with more cores must decrease	Package
monotonically.		
7:0	MAX_TURBO_GROUP_0:	
	Maximum turbo ratio limit with 1 core active.	
15:8	MAX_TURBO_GROUP_1:	
	Maximum turbo ratio limit with 2 cores active.	
23:16	MAX_TURBO_GROUP_2:	
	Maximum turbo ratio limit with 3 cores active.	
31:24	MAX_TURBO_GROUP_3:	
	Maximum turbo ratio limit with 4 cores active.	
39:32	MAX_TURBO_GROUP_4:	
	Maximum turbo ratio limit with 5 cores active.	
47:40	MAX_TURBO_GROUP_5:	
55.40	Maximum turbo ratio limit with 6 cores active.	
55:48	MAX_TURBO_GROUP_6:	
	Maximum turbo ratio limit with 7 cores active.	
63:56	MAX_TURBO_GROUP_7:	
	Maximum turbo ratio limit with 8 cores active.	
Register Address: 65CH, 1628	MSR_PLATFORM_POWER_LIMIT	
power consumption is specified via Platform_Pc	on of the platform devices to the specified values. The Long Duration ower_Limit_1 and Platform_Power_Limit_1_Time. The Short Duration tform_Power_Limit_2 with duration chosen by the processor. The	Package

power consumption limit is specified via the Platform_Power_Limit_2 with duration chosen by the processor. The processor implements an exponential-weighted algorithm in the placement of the time windows.

Table 2-53. Additional MSRs Supported by the Intel [®] Core [™] Ultra 7 Processors Supporting Performance Hybrid
Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
14:0	POWER_LIMIT_1	
	Average Power limit value which the platform must not exceed over a time window as specified by Power_Limit_1_TIME field. The default value is the Thermal Design Power (a.k.a TDP) and varies with product skus. The unit is specified in MSR_RAPLPOWER_UNIT.	
15	POWER_LIMIT_1_EN	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit 1 over the time window specified by Power Limit 1 Time Window.	
16	CRITICAL_POWER_CLAMP_1	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit 1 value.	
23:17	POWER_LIMIT_1_TIME	
	Specifies the duration of the time window over which Platform Power Limit 1 value should be maintained for sustained long duration. This field is made up of two numbers from the following equation:	
	Time Window = (float) ((1+($X/4$))*(2 ^Y)), where:	
	X = POWER_LIMIT_1_TIME[23:22]	
	Y = POWER_LIMIT_1_TIME[21:17]	
	The maximum allowed value in this field is defined in MSR_PKG_POWER_INFO[PKG_MAX_WIN].	
	The default value is ODH, The unit is specified in MSR_RAPLPOWER_UNIT[Time Unit]	
31:24	Reserved.	
46:32	POWER_LIMIT_2	
	Average Power limit value which the platform must not exceed over the Short Duration time window chosen by the processor. The recommended default value is 1.25 times the Long Duration Power Limit (i.e., Platform Power Limit 1).	
47	POWER_LIMIT_2_EN	
	When set, enables the processor to apply control policy such that the platform power does not exceed Platform Power limit 2 over the Short Duration time window.	
48	CRITICAL_POWER_CLAMP_2	
	When set, allows the processor to go below the OS requested P states in order to maintain the power below specified Platform Power Limit 2 value.	
62:49	Reserved.	
63	LOCK	
	Setting this bit will lock all other bits of this MSR until system RESET.	
Register Address: 6B0H, 1712	MSR_GRAPHICS_PERF_LIMIT_REASONS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_GRAPHICS_PERF_LIMIT_REASONS		Package
Indicator of Frequency Clipping in the Processor	Graphics. (Frequency refers to processor graphics frequency.)	
0	PROCHOT (R/O)	
	PROCHOT Status. When set, frequency is reduced due to assertion of external PROCHOT.	
1	THERMAL (R/O)	
	Thermal Status. When set, frequency is reduced due to a thermal event.	
4:2	Reserved.	
5	RATL (R/O)	
	Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit.	
6	VR_THERMALERT (R/O)	
	VR Therm Alert Status. When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR_TDC (R/O)	
	VR Thermal Design Current Status. When set, frequency is reduced due to VR TDC limit.	
8	OTHER (R/O)	
	Other Status. When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	PBM_PL1 (R/O)	
	Package/Platform-Level Power Limiting PL1 Status. When set, frequency is reduced due to package/platform-level power limiting PL1.	
11	PBM_PL2 (R/O)	
	Package/Platform-Level PL2 Power Limiting Status. When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.	
12	INEFFICIENT_OPERATION (R/O)	
	Inefficient Operation Status. When set, processor graphics frequency is operating below target frequency.	
15:13	Reserved.	
16	PROCHOT_LOG (R/W)	
	PROCHOT Log. When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
17	THERMAL_LOG (R/W)	
	Thermal Log. When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
21	RATL_LOG (R/W)	
	Running Average Thermal Limit Log. When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
22	VR_THERMALERT_LOG (R/W)	
	VR Therm Alert Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
23	VR_TDC_LOG (R/W)	
	VR Thermal Design Current Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
24	OTHER_LOG (R/W)	
	Other Log. When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	PBM_PL1_LOG (R/W)	
	Package/Platform-Level PL1 Power Limiting Log. When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
27	PBM_PL2_LOG (R/W)	
	Package/Platform-Level PL2 Power Limiting Log. When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
28	INEFFICIENT_OPERATION_LOG (R/W)	
	Inefficient Operation Log. When set, indicates that the Inefficient Operation Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
63:29	Reserved.	
Register Address: 6B1H, 1713	MSR_RING_PERF_LIMIT_REASONS	
MSR_RING_PERF_LIMIT_REASONS		Package
Indicator of Frequency Clipping in the Ring Interd	connect. (Frequency refers to ring interconnect in the uncore.)	
0	PROCHOT (R/O) PROCHOT Status. When set, frequency is reduced due to assertion of external PROCHOT.	
1	THERMAL (R/O)	
	Thermal Status. When set, frequency is reduced due to a thermal event.	
4:2	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
5	RATL (R/O)	
	Running Average Thermal Limit Status. When set, frequency is reduced due to running average thermal limit.	
6	VR_THERMALERT (R/O)	
	VR Therm Alert Status. When set, frequency is reduced due to a thermal alert from a processor Voltage Regulator.	
7	VR_TDC (R/O)	
	VR Thermal Design Current Status. When set, frequency is reduced due to VR TDC limit.	
8	OTHER (R/O)	
	Other Status. When set, frequency is reduced due to electrical or other constraints.	
9	Reserved.	
10	PBM_PL1 (R/O)	
	Package/Platform-Level Power Limiting PL1 Status. When set, frequency is reduced due to package/platform-level power limiting PL1.	
11	PBM_PL2 (R/O)	
	Package/Platform-Level PL2 Power Limiting Status. When set, frequency is reduced due to package/platform-level power limiting PL2/PL3.	
15:12	Reserved.	
16	PROCHOT_LOG (R/W)	
	PROCHOT Log. When set, indicates that the PROCHOT Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
17	THERMAL_LOG (R/W)	
	Thermal Log. When set, indicates that the Thermal Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
20:18	Reserved.	
21	RATL_LOG (R/W)	
	Running Average Thermal Limit Log. When set, indicates that the RATL Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
22	VR_THERMALERT_LOG (R/W)	
	VR Therm Alert Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
23	VR_TDC_LOG (R/W)	
	VR Thermal Design Current Log. When set, indicates that the VR Therm Alert Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
24	OTHER_LOG (R/W)	
	Other Log. When set, indicates that the OTHER Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
25	Reserved.	
26	PBM_PL1_LOG (R/W)	
	Package/Platform-Level PL1 Power Limiting Log. When set, indicates that the Package/Platform Level PL1 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
27	PBM_PL2_LOG (R/W)	
	Package/Platform-Level PL2 Power Limiting Log. When set, indicates that the Package/Platform Level PL2 Power Limiting Status bit has asserted since the log bit was last cleared. This log bit will remain set until cleared by software writing 0.	
63:28	Reserved.	
Register Address: 9FBH, 2555	IA32_TME_CLEAR_SAVED_KEY	
IA32_TME_CLEAR_SAVED_KEY (R/W)		Package
See Table 2-2.		
Register Address: 9FFH, 2559	MSR_CORE_MKTME_ACTIVATE	
MSR_CORE_MKTME_ACTIVATE (R/O)		Core
MSR to read TME_ACTIVATE[MK_TME_KEYID_BIT:	S].	
31:0	Reserved.	
35:32	READ_MK_TME_KEYID_BITS	
	This value will be returned on a RDMSR, but must be zero on a WRMSR.	
63:36	Reserved.	

The MSRs listed in Table 2-54 are unique to the Intel Core Ultra 7 processor P-core. These MSRs are not supported on the processor E-core.

Table 2-54. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor P-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 30CH, 780	IA32_FIXED_CTR3	
Fixed-Function Performance Counter 3 (R/W)		Thread
47:0	FIXED_COUNTER Top-down Microarchitecture Analysis unhalted number of available slots counter.	
63:48	Reserved.	
Register Address: 329H, 809	MSR_PERF_METRICS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Performance Metrics (R/W)		Thread
	-down Micro-architecture Analysis (TMA) metrics. It exposes the four are divided into four 8 bit fields, each of which is an integer percentage fixed counter 3).	
7:0	RETIRING	
	Percent of utilized by uops that eventually retire (commit).	
15:8	BAD_SPECULATION	
	Percent of Wasted due to incorrect speculation, covering Utilized by uops that do not retire, or Recovery Bubbles (unutilized slots).	
23:16	FRONTEND_BOUND	
	Percent of Unutilized slots where Front-end did not deliver a uop while Back-end is ready.	
31:24	BACKEND_BOUND	
	Percent of Unutilized slots where a uop was not delivered to Back- end due to lack of Back-end resources.	
39:32	MULTI_UOPS	
	Frontend bound.	
47:40	BRANCH_MISPREDICTS	
	Frontend bound.	
55:48	FRONTEND_LATENCY	
	Frontend bound.	
63:56	MEMORY_BOUND	
	Frontend bound.	
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	
Thread Microarchitectural Control (R/W) See Table 2-47.		Thread
Register Address: 541H, 1345	MSR_CORE_UARCH_CTL	
Core Microarchitecture Control MSR (R/W) See Table 2-44.		Core

Table 2-54. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor P-core (Contd.)

The MSRs listed in Table 2-48 are unique to the Intel Core Ultra 7 processor E-core. These MSRs are not supported on the processor P-core.

Table 2-55. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor E-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 4F0H, 1264	MSR_SAF_CTRL	
SAF Control (W/O)		Package
Extension to SAF.		
0	INVALIDATE_CURRENT_STRIDE	
	Invalidate all chunks in current stride.	
63:1	Reserved.	

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Scope	
Register Address: D18H—D1FH, 3352—3359	IA32_L2_MASK_[8-15]		
IA32_L2_MASK_[8-15] (R/W)		Module	
If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] ≥	: 0.		
Controls MLC (L2) Intel RDT allocation. For more de Intel® Resource Director Technology (Intel® RDT) Fo	tails on CAT/RDT, see Chapter 19, "Debug, Branch Profile, TSC, and eatures."		
15:0	WAY_MASK		
	Capacity Bit Mask. Available ways vectors for class of service of IA core. '1 in bit indicates allocation to the way is allowed. '0 indicates allocation to the way is not allowed.		
31:16	Reserved.		
Register Address: 1309H–130BH, 4873–4875	MSR_RELOAD_FIXED_CTRx		
Reload value for IA32_FIXED_CTRx (R/W)	•	Thread	
47:0	Value loaded into IA32_FIXED_CTRx when a PEBS record is generated while PEBS_EN_FIXEDx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and FIXED_CTRx is overflowed.		
63:48	Reserved.		
Register Address: 14C1H—14C8H, 5313—5320	MSR_RELOAD_PMCx		
Reload value for IA32_PMCx (R/W)		Thread	
47:0	Value loaded into IA32_PMCx when a PEBS record is generated while PEBS_EN_PMCx = 1 and PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and PMCx is overflowed.		
63:48	Reserved.		
Register Address: 1A8EH, 6798	MSR_STLB_FILL_TRANSLATION		
STLB Fill Translation (W/O) STLB QoS MSR to fill translations into STLB.		Соге	
3:0	CLOS		
	Class of service to use for the fill.		
9:4	Reserved.		
10	X		
	Set to 1 when LA is to an executable page.		
11	RW		
	Set to 1 when LA is to a writeable page.		
63:12	LA		
	Logical address to use for fill.		

Table 2-55. MSRs Supported by the Intel[®] Core[™] Ultra 7 Processor E-core (Contd.)

2.17.10 MSRs Introduced in the Intel® Xeon® 6 P-Core Processors

Table 2-56 lists additional MSRs for the Intel Xeon 6 P-core processors. Intel Xeon 6 P-core processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_ADH or 06_AEH.

For an MSR listed in Table 2-56 that also appears in the model-specific tables of prior generations, Table 2-56 supersedes prior generation tables.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 33H, 51	MSR_MEMORY_CONTROL	
MSR_MEMORY_CONTROL (R/W)		Соге
Disables split locks, which are locked instruction	s that split a cache line.	
26:0	Reserved.	
27	UC_STORE_THROTTLE	
	If set to 1, when enabled, the processor allows one in-progress, post-retirement UC stores at a time.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC load lock will trigger a fault. If clear to 0, UC load locks proceed normally.	
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will trigger an #AC fault. If clear to 0, split locks proceed normally	
63:30	Reserved.	
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/W)		Thread
31:0	SMI_COUNT	
	Running count of SMI events since the last reset.	
63:32	Reserved.	
Register Address: 39H, 57	MSR_SOCKET_ID	
Socket ID (R/W) Reassigns the package-specific portions of the A resolve legacy-mode APIC ID conflicts.	PIC ID. This MSR is used on scalable DP and high-end MP platforms to	Package
10:0	PACKAGE_ID:	
	Holds package ID. This reflects the upper bits of the APIC ID.	
63:11	Reserved.	
Register Address: 7AH, 122	IA32_FEATURE_ACTIVATION	·
IA32_FEATURE_ACTIVATION (R/W) Implements Feature Activation command. WRMS See Table 2-2.	SR to this address activates all 'activatable' features on this thread.	Thread
Register Address: 7BH, 123	IA32_MCU_ENUMERATION	
IA32_MCU_ENUMERATION (R/O) Enumeration of architectural features. See Tabl	e 2-2.	Package
Register Address: 7CH, 124	IA32_MCU_STATUS	
IA32_MCU_STATUS (R/O)		Package
Communicates results from the previous patch I	oads. See Table 2-2.	
Register Address: 82H, 130	IA32_FZM_RANGE_INDEX	
IA32_FZM_RANGE_INDEX (R/W)		Thread
	Programmed by SW and used by other FRM MSRs FZM Range Index	

Table 2-56. Additional MSRs Supported by the Intel® Xeon® 6 P-Core Processors

Table 2-56. Additional MSRs Supported by the Intel® Xeon® 6 P-Core Processors (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 83H, 131	IA32_FZM_DOMAIN_CONFIG	
IA32_FZM_DOMAIN_CONFIG (R/O)		Thread
Bit mask of valid regions within the domain iden	tified by FZM_RANGE_INDEX. See Table 2-2.	
Register Address: 84H, 132	IA32_FZM_RANGE_STARTADDR	
IA32_FZM_RANGE_STARTADDR (R/O)		Thread
Start address of the FZM range pointed to by FZ	M_RANGE_INDEX. See Table 2-2.	
Register Address: 85H, 133	IA32_FZM_RANGE_ENDADDR	
IA32_FZM_RANGE_ENDADDR (R/O)	+	Thread
End address of the specified domain in FZM_RAN	NGE_INDEX. See Table 2-2.	
Register Address: 86H, 134	IA32_FZM_RANGE_WRITESTATUS	
IA32_FZM_RANGE_WRITESTATUS (R/O)		Thread
Write status of the FZM range pointed to by FZN	1_RANGE_INDEX. See Table 2-2.	
Register Address: 87H, 135	IA32_MKTME_KEYID_PARTITIONING	
MKTME KEY ID Partitioning (R/O)		Package
Enumerates the number of activated KeyIDs for	Intel TME-MK and Intel TDX. See Table 2-2.	
Register Address: 90H, 144	IA32_SGXLEPUBKEYHASH4	
IA32_SGXLEPUBKEYHASH4 (R/W)	+	Thread
See Table 2-2.		
Register Address: 91H, 145	IA32_SGXLEPUBKEYHASH5	
IA32_SGXLEPUBKEYHASH5 (R/W)		Thread
See Table 2-2.		
Register Address: 98H, 152	MSR_SEAM_WBINVDP	
SEAM WBINVDP (R/W)		Thread
Allows software to WBINVD sections of the LLC.		
63:0	HANDLE	
	Caches sub-block to invalidate.	
Register Address: 99H, 153	MSR_SEAM_WBNOINVDP	
SEAM WBNOINVDP (R/W)		Thread
Allows software to WBNOINVD sections of the L	LC.	
63:0	HANDLE	
	Caches sub-block to invalidate.	
Register Address: 9AH, 154	MSR_SEAM_INTR_PENDING	
SEAM Interrupt Pending (R/O)		Thread
Report out some event pending bits.		
0	INTR	
	Interrupt is pending.	
1	NMI	
	NMI is pending.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
2	SMI	
	SMI is pending.	
4:3	OTHER_EVENTS	
	Other events pending.	
63:5	Reserved.	
Register Address: 9BH, 155	IA32_SMM_MONITOR_CTL	
SMM Monitor Control (R/W) The SMM Monitor Configuration involves SMM con by writing to the corresponding MSR. See Table 2	de specifying the MSEG location and enabling dual-monitor treatment 2-2.	Thread
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	
IA32 Core Capabilities Register (R/W) If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.		Core
This MSR provides an architectural enumeration		
0	STLB_QOS	
1	When set to 1, processor supports STLB QoS.	
1	Reserved.	
2	INTEGRITY_SUPPORTED	
	When set to 1, processor supports Functional Safety. Specific FUSA capabilities are enumerated in MSR_FUSA_CAPABILITIES.	
3	RSM_IN_CPL0_ONLY	
	Intel System Resources Defense: When set to 1, RSM will only be allowed in CPLO and will #GP for all non-CPLO privilege levels.	
4	UC_LOCK_DISABLE	
	When set to 1, processor supports UC load lock disable.	
5	SPLIT_LOCK_DISABLE	
	When set to 1, processor supports #AC on split locks.	
6	SNP_FILTER_QOS	
	When set to 1, processor supports Snoop Filter Quality of Service MSRs.	
7	UC_STORE_THROTTLING	
	When set to 1, processor supports UC store throttling through MSR_MEMORY_CTRL[UC_STORE_THROTTLE].	
63:8	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clock Count (F See Table 2-2.	R/W)	Thread
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Count (R/W)	Thread
See Table 2-2.		
Register Address: FEH, 254	IA32_MTRRCAP	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Memory Type Range Register (R/O) See Table 2-2.		Соге
Register Address: 105H, 261	MSR_ARRAY_BIST	·
MSR_ARRAY_BIST (R/W)		Соге
Triggered by writing and reading an MSR that car	n be written by Ring O software.	
31:0	ARRAY_LIST:	
	Bit map which indicates which arrays to run MarchC- BIST	
	 Bit[0] MLC Data Bit[1] MLC Tag Bit[2] C6SRAM Data (NOP for WRMSR - used for reporting error only) Bit[3] PMA BIST (NOP for WRMSR - used for reporting error only) Bit[4] STLB Data Bit[5] IFU Data Bit[6] STLB Tag Bit[7] DCU Data Bit[9] TMUL Data Bit[10] UROM pointer0 Bit[11] UROM pointer1-3 Bit[12] UROM pointer4-7 Bit[13] UROM unique0 Bit[14] UROM unique1/2 The WRMSR will run PBIST on all the arrays indicated in the bitmap, starting from the LSB. NOTE2: C6SRAM[Bit 2] and PMA[Bit 3] are only for reporting and do not execute BIST (done by EDX[15:0]uCode during Fusa- 	
46:32	Reset).	
	Reserved.	
62:47		
63	SIGNAL_MCE: Signal MCERR upon BIST failure.	
Register Address: 105H, 261	MSR_ARRAY_BIST_STATUS	
MSR_ARRAY_BIST_STATUS (R/O)		Соге
31:0	ARRAY_COMPLETION _MASK	
0.10	Bitmap indicating which arrays from the ARRAY_BIST.ARRAY_LIST was not processed. 1 means not tested and 0 means tested.	
62:32	Reserved. Returns all Os.	
63	PASS_FAIL:	
	O means Pass on all arrays in the WRMSR(ARRAY_BIST.ARRAY_LIST)	
	1 means Fail on the LSB array in the RDMSR(ARRAY_BIST_STATUS.ARRAY_COMPLETION_MASK).	
Register Address: 122H, 290	IA32_TSX_CTRL	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
IA32_TSX_CTRL (R/W)		Thread
See Table 2-2.		
Register Address: 140H, 320	MSR_FEATURE_ENABLES	
Miscellaneous enables for thread-specific feature	s. (R/W)	Thread
0	AESNI_LOCK	
	Once this bit is set, writes to this register will not be allowed.	
63:1	Reserved.	
Register Address: 1E0H, 480	IA32_LER_INFO	
IA32_LER_INFO (R/W)		Thread
Last Event Record Destination IP Register. See Ta	ble 2-2.	
Register Address: 1F9H, 505	IA32_CPU_DCA_CAP	
IA32_CPU_DCA_CAP (R/O)		Thread
See Table 2-2.		
Register Address: 2A1H, 673	MSR_PRMRR_BASE_1	
MSR_PRMRR_BASE_1 (R/W)		Соге
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
2:0	MEMTYPE	
	Memory Type for PRMRR accesses.	
3	CONFIGURED	
	PRMRR base configured.	
19:4	Reserved.	
51:20	BASE	
	PRMRR Base address.	
63:52	Reserved.	
Register Address: 2A2H, 674	MSR_PRMRR_BASE_2	
MSR_PRMRR_BASE_2 (R/W)		Соге
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
See MSR_PRMRR_BASE_1 (2A1H) for reference;	similar format.	
Register Address: 2A3H, 675	MSR_PRMRR_BASE_3	
MSR_PRMRR_BASE_3 (R/W)		Соге
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
See MSR_PRMRR_BASE_1 (2A1H) for reference;	similar format.	
Register Address: 2A4H, 676	MSR_PRMRR_BASE_4	
MSR_PRMRR_BASE_4 (R/W)		Core
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
See MSR_PRMRR_BASE_1 (2A1H) for reference;	similar format.	
Register Address: 2A5H, 677	MSR_PRMRR_BASE_5	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_PRMRR_BASE_5 (R/W)		Соге
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
See MSR_PRMRR_BASE_1 (2A1H) for reference;	similar format.	
Register Address: 2A6H, 678	MSR_PRMRR_BASE_6	
MSR_PRMRR_BASE_6 (R/W)		Соге
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
See MSR_PRMRR_BASE_1 (2A1H) for reference;	similar format.	
Register Address: 2A7H, 679	MSR_PRMRR_BASE_7	
MSR_PRMRR_BASE_7 (R/W)		Соге
Processor Reserved Memory Range Register - Phy	ysical Base Control Register.	
See MSR_PRMRR_BASE_1 (2A1H) for reference;	similar format.	
Register Address: 2B8H, 696	MSR_COPY_SBFT_HASHES	
MSR_COPY_SBFT_HASHES (W/O)		Module
63:0	SBFT_PROGRAM_SOURCE_ADDR	
	EDX:EAX contains the linear address base of the SBFT Binary loaded into memory.	
Register Address: 2B9H, 697	MSR_SBFT_HASHES_STATUS	
MSR_COPY_SBFT_HASHES (R/O)	L	Соге
15:0	CHUNK_SIZE	
	EAX[15:0] - Chunk size of the test in KB.	
31:16	TOTAL_NUM_CHUNKS	
	EAX[31:16] - Total number of chunks.	
39:32	ERROR_CODE - EDX[7:0]	
	The error code refers to the LP that runs WRMSR(2B8H).	
48:40	 Ox0: Reserved. Ox1: Attempt to copy SBFT-hashes when copy already in progress. Ox2: Secure Memory not set up correctly. Ox3: Scan-Image Header Image_info.ProgramID does not match MSR_INTEGRITY_CAPABILITIES[31:24], or scan-image header Processor-Signature doesn't match F/M/S, or scan-image header Processor-Flags doesn't match PlatformID. Ox4: Reserved. Ox5: Integrity check failed. Ox6: WRMSR(0x2B8) (ACTIVATE_SBAF) Reinstall of SBFT test image attempted when current SBFT test image is in use by other LPs. Ox7: Aborted due to #PF (Page Fault). Ox8: Unable to generate a Random Value. 	
40.40	EDX[16:8] - Number of Chunks in stride. This is the number of chunks that are installed. 0 in this field means that the CPU does not support strides, otherwise, stride value must be >=1.	
50:49	Reserved. EDX[18:17] - Set to all zeros.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
62:51	MAX_CORE_LIMIT EDX[30:19] - Maximum Number of Cores that can run SBFTAFSBAF simultaneously -1.	
	0 means 1 core at a time.	
63	Valid. EDX[31] - Valid bit is set when COPY_SBFT_HASHES completed successfully.	
Register Address: 2BAH, 698	MSR_AUTHENTICATE_AND_COPY_SBFT_CHUNK	
MSR_AUTHENTICATE_AND_COPY_SBFT_CHUNI	K (W/O)	Соге
63:0	BASE_CHUNK_TABLE_ADDR	
	EDX:EAX[63:0] - Linear Address pointing to the CHUNK TABLE (TABLE_BASE).	
Register Address: 2BBH, 699	MSR_SBFT_CHUNKS_AUTHENTICATION_STATUS	
MSR_SBFT_CHUNKS_AUTHENTICATION_STATU	JS (R/O)	Соге
15:0	NUM_VALID_CHUNKS	
	EAX[15:0] - Total number of Valid (authenticated) chunks.	
31:16	NUM_CHUNKS_IN_STRIDE	
	EAX[31:16] - Number of Chunks in Stride.	
39:32	 ERROR_CODE EDX[7:0] 0x0 - No error reported. 0x1 - Attempt to authenticate a CHUNK already marked as authentic or is currently being installed by another core. 0x2 - CHUNK authentication error. HASH of chunk did not match expected value. 0x3 - Aborted due to #PF. 0x4 - Chunk Outside the current Stride. 0x5 - Interrupted. 	
47:40	Reserved. EDX[15:8] - Set to all zeros.	
63:48	CURRENT_MAX_BUNDLE_INDX EDX[31:16] - Maximum Bundle Index in current stride.	
Register Address: 2BCH, 700	MSR_ACTIVATE_SBFT	
MSR_ACTIVATE_SBFT (W/O)		Соге
13:0	SBFT_BUNDLE_INDEX EAX[13:0] - Indicates SBFT Bundle Index to start from.	
15:14	SBFT_PRGM_INDEX EAX[15:14] - Indicates what SBFT Program index to run.	
31:16	Reserved. Set to all zeros.	
62:32	THREAD_WAIT_DELAY EDX[30:0] - TSC-based delay to allow threads to rendezvous.	
63	Reserved. EDX[31] - Must be set to 0. #GP fault otherwise.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 2BDH, 701	MSR_SBFT_STATUS	
MSR_SBFT_STATUS (R/O)	-	Соге
13:0	SBFT_BUNDLE_INDEX	
	EAX[13:0] - SBFT Bundle that was executed.	
15:14	SBFT_PGM_INDEX	
	EAX[15:14] - Indicates what SBFT Program index that was last ran. Maps to same field in WRMSR(ACTIVATE_SBFT).	
	On a test pass this field will be 2'b00.	
31:16	Reserved.	
	EAX[31:16] - Return all zeros.	
39:32	ERROR_CODE	
	EDX[7:0]	
	 0x0 - No Error. 0x1 - SBFT operation did not start. Other thread could not join. 0x2 - SBFT operation did not start. Interrupt occurred prior to SBFT coordination. 0x3 - Reserved. 0x4 - SBFT operation did not start. Non-valid SBFT BUNDLES in the SBFT_BUNDLE_INDEX. 0x5 - SBFT operation did not start. Mismatch in arguments between threads T0/T1. 0x6 - SBFT operation did not start. Core is not capable of performing SBFT currently. 0x7 - Reserved. 0x8 - SBFT operation did not start. Exceeded number of Logical Processors (LP) allowed to run SBFT-At-Field concurrently. 0x7 - SBFT operation did not start. SBFT_PGM_INDEX is not valid. 0x8 - SBFT operation aborted due to corrupted chunk. 0x6 - SBFT operation did not start. TAP Data error. 0x0 - SBFT operation did not start. SBFT program is not valid. All other error codes are reserved. 	
60:40	Reserved. EDX[28:8] - Return all zeros.	
61	TEST_FAIL	
	EDX[29:29] - Architectural Signature failed. Last thread executed HLT and completed SBFT and EBX != 0xACED.	
63:62	SBFT_STATUS	
	EDX[31:30] - SBFT status (result of running SBAF).	
	 00 - PASS. 10 - INTERRUPTED. 01 - FAILED SIGNATURE CHECK. 	
	• 11 - FAILED.	
Register Address: 2BEH, 702	MSR_SBFT_MODULE_ID	
MSR_SBFT_MODULE_ID (R/O)		Module

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:0	SBFT-AT-FIELD_REVID	
	EAX[31:0] - Maps to Revision field in external header (offset 4).	
40:32	CURRENT_STRIDE_INDEX	
	EDX[8:0] - Stride Index.	
63:41	Reserved.	
	EDX[31:9] - Return all zeros.	
Register Address: 2BFH, 703	MSR_SBFTAF_LAST_WP	
MSR_SBFTAF_LAST_WP (R/O)		Module
31:0	LAST_WP EAX[31:0] - Provides information about the core when the last WRMSR(ACTIVATE_SBFT) was executed. Available only if enumerated in INTEGRITY_CAPABILITIES[10:9].	
39:32	Reserved.	
63:40	Reserved.	
	EDX[31:8] - Return all zeros.	
Register Address: 2C2H, 706	MSR_COPY_SCAN_HASHES	
MSR_COPY_SCAN_HASHES (W/O)		Module
63:0	SCAN_HASH-ADDR	
	EDX:EAX contains the linear address of the SCAN Test HASH Binary loaded into memory	
Register Address: 2C3H, 707	MSR_SCAN_HASHES_STATUS	
MSR_SCAN_HASHES_STATUS (R/O)		Соге
15:0	CHUNK_SIZE	
	EAX[15:0] - Chunk size of the test in KB.	
31:16	TOTAL_NUM_CHUNKS	
	EAX[31:16] - Total number of chunks.	
39:32	ERROR_CODE	
	EDX[7:0] - The error code refers to the LP that runs WRMSR(2C2H).	
	 0x0 - Reserved. 0x1 - Attempt to copy scan-hashes when copy already in progress. 0x2 - Secure Memory not set up correctly. 0x3 - Scan-Image Header Image_info.ProgramID does not match MSR_INTEGRITY_CAPABILITIES[31:24], or scan-image header Processor-Signature doesn't match F/M/S, or scan-image header Processor-Flags doesn't match PlatformID. 0x4 - Reserved. 0x5 - Integrity check failed. 0x6 - WRMSR(0x2C6) Re-install of scan test image attempted when current scan test image is in use by other LPs. 0x7 - Aborted due to #PF (Page Fault). 0x8 - Unable to generate a Random Value. 	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
48:40	NUM_CHUNKS_IN_STRIDE	
	EDX[16:8] - Number of Chunks in stride. This is the number of chunks that are installed. 0 in this field means that the CPU does not support strides, otherwise, the stride value must be >=1.	
50:49	Reserved.	
	EDX[18:17] - Set to all zeros.	
62:51	NAME	
	EDX[30:19] - Maximum Number of cores that can run Intel [®] In- field Scan simultaneously minus 1.	
	0 means 1 core at a time.	
63	VALID	
	EDX[31] - Valid bit is set when COPY_SCAN_HASHES completed.	
Register Address: 2C4H, 708	MSR_AUTHENTICATE_AND_COPY_CHUNK	1
MSR_AUTHENTICATE_AND_COPY_CHUNK (R/O)		Соге
63:0	BASE_CHUNK_TABLE_ADDR	
	EDX:EAX[63:0] - Linear Address pointing to the CHUNK TABLE (TABLE_BASE).	
Register Address: 2C5H, 709	MSR_CHUNKS_AUTHENTICATION_STATUS	
MSR_CHUNKS_AUTHENTICATION_STATUS (R/O)		Соге
15:0	VALID_CHUNKS	
	EAX[15:0] - Total number of Valid (authenticated) chunks.	
31:16	NUM_CHUNKS_IN_STRIDE	
	EAX[31:16] - Number of Chunks in Stride.	
39:32	ERROR_CODE	
	EDX[7:0]	
	 0x0 - No-error reported. 0x1 - Attempt to authenticate a CHUNK which is already. marked as authentic or is currently being installed by another core. 0x2 - CHUNK authentication error. HASH of chunk did not match expected value. 0x3 - Aborted due to #PF (Page Fault). 0x4 - Chunk Outside the current Stride. 	
63:40	Reserved.	
	EDX[31:8] - Set to all zeros.	
Register Address: 2C6H, 710	MSR_ACTIVATE_SCAN	
MSR_ACTIVATE_SCAN (W/O)		Core
15:0	CHUNK_START_INDEX	
	EAX[15:0] - Indicates Chunk Index from which to start.	
31:16	CHUNK_STOP_INDEX	
	EAX[31:16] - Indicates what chunk index to stop at (inclusive).	
62:32	THREAD_WAIT_DELAY	
	EDX[30:0] - TSC based delay to allow threads to rendezvous.	

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Scope	
63 Register Address: 2C7H, 711	 SIGNAL_MCE EDX[31] If 1: On scan-error log MC in MC4_STATUS and signal MCE if machine check signaling enabled in MC4_CTL[0]. If 0: Don't no-logging/no-signaling. MSR_SCAN_STATUS 		
	1/13K_3CAN_31A103	Cara	
MSR_SCAN_STATUS (R/O)		Соге	
15:0	CHUNK_NUM EAX[15:0] - SCAN Chunk that was reached.		
31:16	CHUNK_STOP_INDEX EAX[31:16] Indicates what chunk index to stop at (inclusive). Maps to same field in WRMSR(ACTIVATE_SCAN).		
39:32	 ERROR_CODE EDX[7:0] 0x0 - No Error. 0x1 - SCAN operation did not start. Other thread could not join. 0x2 - SCAN operation did not start. Interrupt occurred prior to SCAN coordination. 0x3 - SCAN operation did not start. Power Management conditions are inadequate to run SAF. 0x4 - SCAN operation did not start. Non valid chunks in the range CHUNK_STOP_INDEX : CHUNK_START_INDEX. 0x5 - SCAN operation did not start. Mismatch in arguments between threads T0/T1. 0x6 - SCAN operation did not start. Core not capable of performing SCAN currently. 0x7 - Debug Mode. Scan-At-Field results not to be trusted. 0x8 - SCAN operation did not start. Exceeded number of Logical Processors (LP) allowed to run Scan-At-Field concurrently. MAX_CORE_LIMIT exceeded. 0x9 - Interrupt occurred. Scan operation aborted prematurely, not all chunks requested have been executed. 0x6 - Scan operation did not start. All other error codes are reserved. 		
61:40	Reserved. EDX[29:8] - Return all zeros.		
62	SCAN_CONTROL_ERROREDX[30]SCAN error in the Scan-At-Field controller.Non ECC error.		
63	 SCAN_SIGNATURE_ERROR EDX[31] SCAN SIGNATURE error in the SCAN pattern fetched from main memory. Non ECC error. 		
Register Address: 2C8H, 712	MSR_SCAN_MODULE_ID		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_SCAN_MODULE_ID (R/O)		Module
31:0	SCAN-AT-FIELD_REVID	
	EAX[31:0] - Maps to Revision field in external header (offset 4).	
40:32	CURRENT_STRIDE_INDEX	
	EDX[8:0] - Stride Index.	
63:41	Reserved.	
	EDX[31:9] - Return all zeros.	
Register Address: 2C9H, 713	MSR_LAST_SAF_WP	
MSR_LAST_SAF_WP (R/O)		Module
31:0	LAST_WP	
	 EAX[31:0]	
	 Provides information about the core when the last WRMSR(ACTIVATE_SCAN) was executed. Available only if enumerated in INTEGRITY_CAPABILITIES[10:9]. 	
39:32	Reserved.	
	EDX[7:0]	
63:40	Reserved.	
	EDX[31:8] - Return all zeros.	
Register Address: 2D9H, 729	MSR_INTEGRITY_CAPABILITIES	
MSR_INTEGRITY_CAPABILITIES (R/O)	·	Thread
Enumerates features supported in Functional S	Safety.	
0	STARTUP_SCAN_BIST	
	When set to 1, processor supports Startup SCAN BIST.	
1	STARTUP_MEM_BIST	
	When set to 1, processor supports Startup MEM BIST.	
2	PERIODIC_MEM_BIST	
	When set to 1, processor supports Periodic MEM BIST.	
3	LOCKSTEP	
	When set to 1, processor supports Lock Step Mode.	
4	PERIODIC_SCAN_BIST	
	When set to 1, processor supports Periodic SCAN BIST.	
5	PLL_LOSS_DETECT	
	When set to 1, processor supports PLL LOSS detection.	
6	PWR_LOSS_DETECT	
	When set to 1, processor supports Power Loss detection.	
7	PERRINJ	
	When set to 1, processor supports FUSA PERRINJ.	
8	SBFT_AT_FIELD	
	When set to 1, processor supports SBFT-At-Field.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
10:9	SAF_GEN_REV	
	00 = REV1; 01 = REV2; 10 = REV3; 11 = REV4.	
14:11	Reserved.	
15	PRESERVE_MEMORY_NEEDED	
	When set to 1, processor supports FUSARR_BASE/MASK MSRs.	
20:16	TID_BIT_SHIFT	
	Number of bits to shift right on x2APICID to get a unique topology ID of all logical processors that share a scan test engine.	
21	ALL_LP_JOIN_NEEDED	
	All logical processors that share scan test engine need to be tested together and must join using MSR_ACTIVATE_SCAN.	
23:22	Reserved.	
31:24	PATTERN_ID	
	Processor scan pattern ID. ID of the startup and periodic scan programs supported for this part.	
63:32	Reserved.	
Register Address: 30CH, 780	IA32_FIXED_CTR3	
Fixed-Function Performance Counter 3 (R/W) See Table 2-2.		Thread
Register Address: 4D0H, 1232	IA32_MCG_EXT_CTL	
IA32_MCG_EXT_CTL (R/W)		Thread
See Table 2-2.		
Register Address: 4F0H, 1264	MSR_SAF_CTRL	
MSR_SAF_CTRL (W/O)		Соге
0	INVALIDATE_CURRENT_STRIDE	
	EAX[0]	
	 Write of 1 invalidates the currently installed stride. Clears only the VALID_CHUNKS field on a RDMSR(CHUNKS_AUTHENTICATION_STATUS). 	
63:1	Reserved.	
Register Address: 4F8H, 1272	MSR_SBFT_CTRL	·
MSR_SBFT_CTRL (W/O)		Module
0	INVALIDATE_CURRENT_STRIDE	1
	EAX[0] - Write of 1 invalidates the currently installed stride.	
63:1	Reserved.	1
	EDX[31:0],EAX[31:1]	
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	
Thread Microarchitectural Control (R/W)		Thread

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope 0 WB_MEM_STRM_LD_DISABLE Disable streaming behavior for MOVNTDOA loads to WB memory type. If set, these accesses will be treated like regular cacheable loads (Data will be cached). 63:1 Reserved. Register Address: 541H, 1345 MSR_CORE_UARCH_CTL Core Microarchitecture Control MSR (R/W) Соге SCRUB DIS 0 L1 scrubbing disable. 63:1 Reserved. Register Address: 664H, 1636 MSR_MC6_RESIDENCY MSR MC6 RESIDENCY (R/O) Module Time spent in the Module C6-State. Provided in units compatible to P1 clock frequency (Guaranteed / Maximum Core Non-Turbo Frequency). 63:0 RESIDENCY Time that this module is in module-specific C6 states since last reset. Register Address: 6E1H, 1761 IA32 PKRS IA32_PKRS (R/W) Thread Specifies the PK permissions associated with each protection domain for supervisor pages. See Table 2-2. Register Address: 7A3H, 1955 IA32_MCU_EXT_SERVICE Module MCU Extended Service MSR (R/O) If IA32_ARCH_CAPABILITIES[22] = 1. See Table 2-2. Register Address: 7A4H, 1956 IA32 MCU ROLLBACK MIN ID Minimal MCU Revision ID for Rollback (R/O) Module See Table 2-2. Register Address: 7B0H, 1968 IA32 ROLLBACK SIGN ID 0 Rollback ID 0 (R/O) Module See Table 2-2. IA32_ROLLBACK_SIGN_ID_1 Register Address: 7B1H, 1969 Rollback ID 1 (R/O) Module See Table 2-2. Register Address: 7B2H, 1970 IA32 ROLLBACK SIGN ID 2 Rollback ID 2 (R/O) Module See Table 2-2. IA32 ROLLBACK SIGN ID 3 Register Address: 7B3H, 1971 Rollback ID 3 (R/O) Module See Table 2-2. Register Address: 7B4H, 1972 IA32_ROLLBACK_SIGN_ID_4

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Rollback ID 4 (R/O)		Module
See Table 2-2.		
Register Address: 7B5H, 1973	IA32_ROLLBACK_SIGN_ID_5	
Rollback ID 5 (R/O)		Module
See Table 2-2.		
Register Address: 7B6H, 1974	IA32_ROLLBACK_SIGN_ID_6	
Rollback ID 6 (R/O)		Module
See Table 2-2.		
Register Address: 7B7H, 1975	IA32_ROLLBACK_SIGN_ID_7	
Rollback ID 7 (R/O)		Module
See Table 2-2.		
Register Address: 7B8H, 1976	IA32_ROLLBACK_SIGN_ID_8	
Rollback ID 8 (R/O)		Module
See Table 2-2.		
Register Address: 7B9H, 1977	IA32_ROLLBACK_SIGN_ID_9	
Rollback ID 9 (R/O)		Module
See Table 2-2.		
Register Address: 7BAH, 1978	IA32_ROLLBACK_SIGN_ID_10	
Rollback ID 10 (R/O)	1	Module
See Table 2-2.		
Register Address: 7BBH, 1979	IA32_ROLLBACK_SIGN_ID_11	
Rollback ID 11 (R/O)		Module
See Table 2-2.		
Register Address: 7BCH, 1980	IA32_ROLLBACK_SIGN_ID_12	
Rollback ID 12 (R/O)		Module
See Table 2-2.		
Register Address: 7BDH, 1981	IA32_ROLLBACK_SIGN_ID_13	
Rollback ID 13 (R/O)		Module
See Table 2-2.		
Register Address: 7BEH, 1982	IA32_ROLLBACK_SIGN_ID_14	
Rollback ID 14 (R/O)		Module
See Table 2-2.		
Register Address: 7BFH, 1983	IA32_ROLLBACK_SIGN_ID_15	
Rollback ID 15 (R/O)		Module
See Table 2-2.		
Register Address: 981H, 2433	IA32_TME_CAPABILITY	
IA32_TME_CAPABILITY (R/O)		Package
See Table 2-2.		_
Register Address: 982H, 2434	IA32_TME_ACTIVATE	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
IA32_TME_ACTIVATE (R/W)		Package
See Table 2-2.		
Register Address: 983H, 2435	IA32_TME_EXCLUDE_MASK	
Intel TME Exclude Mask (R/W)		Package
See Table 2-2.		
Register Address: 984H, 2436	IA32_TME_EXCLUDE_BASE	
Intel TME Exclude Base (R/W)		Package
See Table 2-2.		
Register Address: 985H, 2437	IA32_UINTR_RR	
User Interrupt Request Register (R/W)		Thread
See Table 2-2.		
Register Address: 986H, 2438	IA32_UINTR_HANDLER	
User Interrupt Handler Address (R/W)		Thread
See Table 2-2.		
Register Address: 987H, 2439	IA32_UINTR_STACKADJUST	
User Interrupt Stack Adjustment (R/W)	•	Thread
See Table 2-2.		
Register Address: 988H, 2440	IA32_UINTR_NV	
User-Interrupt Size and Notification Vector (R	/W)	Thread
See Table 2-2.		
Register Address: 989H, 2441	IA32_UINTR_PD	
User Interrupt PID Address (R/W)	· · ·	Thread
See Table 2-2.		
Register Address: 98AH, 2442	IA32_UINTR_TT	
User-Interrupt Target Table (R/W)	·	Thread
See Table 2-2.		
Register Address: 990H, 2448	IA32_COPY_STATUS	
IA32_COPY_STATUS (R/O)		Thread
See Table 2-2.		
Register Address: 991H, 2449	IA32_IWKEYBACKUP_STATUS	
IA32_IWKEYBACKUP_STATUS (R/O)		Package
See Table 2-2.		
Register Address: 9FBH, 2555	IA32_TME_CLEAR_SAVED_KEY	
IA32_TME_CLEAR_SAVED_KEY (R/W)		Package
See Table 2-2.		
Register Address: 9FFH, 2559	MSR_CORE_MKTME_ACTIVATE	
MSR to read TME_ACTIVATE[MK_TME_KEYID_	BITS] (R/O)	Соге
	Reserved.	

Register Address: Hex, Decimal	Register Name	1
Register Information / Bit Fields	Bit Description	Scope
35:32	READ_MK_TME_KEYID_BITS	
	This value will be returned on a RDMSR, but must be zero on a WRMSR.	
63:36	Reserved.	
Register Address: C84H, 3204	MSR_MBA_CFG	
Memory Bandwidth Allocation (MBA) Configuration	n (R/W)	Package
1:0	Reserved.	
2	RAMBAE	
	Resource Aware MBA Enable.	
63:3	Reserved.	
Register Address: CAOH, 3232	MSR_RMID_SNC_CONFIG	
RMID_SNC_CONFIG (R/W)		Package
0	RMID_LOCALIZED_DISTRIBUTION_MODE_ENABLE	
	If set, Localized RMID distribution mode is enabled. If Clear, RMID Sharing mode is enabled.	
63:1	Reserved.	
Register Address: D50H, 3408	IA32_L2_QOS_EXT_BW_THRTL_0	
Memory Bandwidth Enforcement for COSO (R/W)		Package
See Table 2-2.		
Register Address: D51H, 3409	IA32_L2_QOS_EXT_BW_THRTL_1	
Memory Bandwidth Enforcement for COS1 (R/W) See Table 2-2.		Package
Register Address: D52H, 3410	IA32_L2_QOS_EXT_BW_THRTL_2	
Memory Bandwidth Enforcement for COS2 (R/W)		Package
See Table 2-2.		
Register Address: D53H, 3411	IA32_L2_QOS_EXT_BW_THRTL_3	
Memory Bandwidth Enforcement for COS3 (R/W)		Package
See Table 2-2.		
Register Address: D54H, 3412	IA32_L2_QOS_EXT_BW_THRTL_4	
Memory Bandwidth Enforcement for COS4 (R/W)		Package
See Table 2-2.		
Register Address: D55H, 3413	IA32_L2_QOS_EXT_BW_THRTL_5	1
Memory Bandwidth Enforcement for COS5 (R/W) See Table 2-2.		Package
Register Address: D56H, 3414	IA32_L2_QOS_EXT_BW_THRTL_6	
Memory Bandwidth Enforcement for COS6 (R/W)		Package
See Table 2-2.		
Register Address: D57H, 3415	IA32_L2_QOS_EXT_BW_THRTL_7	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Memory Bandwidth Enforcement for COS7 (R/W)		Package
See Table 2-2.		
Register Address: D58H, 3416	IA32_L2_QOS_EXT_BW_THRTL_8	
Memory Bandwidth Enforcement for COS8 (R/W)		Package
See Table 2-2.		
Register Address: D59H, 3417	IA32_L2_QOS_EXT_BW_THRTL_9	
Memory Bandwidth Enforcement for COS9 (R/W)		Package
See Table 2-2.		
Register Address: D5AH, 3418	IA32_L2_QOS_EXT_BW_THRTL_10	
Memory Bandwidth Enforcement for COS10 (R/W)		Package
See Table 2-2.		
Register Address: D5BH, 3419	IA32_L2_QOS_EXT_BW_THRTL_11	
Memory Bandwidth Enforcement for COS11 (R/W)		Package
See Table 2-2.		
Register Address: D5CH, 3420	IA32_L2_QOS_EXT_BW_THRTL_12	
Memory Bandwidth Enforcement for COS12 (R/W)		Package
See Table 2-2.		
Register Address: D5DH, 3421	IA32_L2_QOS_EXT_BW_THRTL_13	
Memory Bandwidth Enforcement for COS13 (R/W)		Package
See Table 2-2.		
Register Address: D5EH, 3422	IA32_L2_QOS_EXT_BW_THRTL_14	
Memory Bandwidth Enforcement for COS14 (R/W)		Package
See Table 2-2.		
Register Address: D91H, 3473	IA32_COPY_LOCAL_TO_PLATFORM	
See Table 2-2.		Thread
Register Address: D92H, 3474	IA32_COPY_PLATFORM_TO_LOCAL	
See Table 2-2.		Thread
Register Address: D93H, 3475	IA32_PASID	
See Table 2-2.		Thread
Register Address: 1400H, 5120	IA32_SEAMRR_BASE	
SEAM Memory Range Register for TDx - Base Add	ress (R/W)	Соге
See Table 2-2.		
Register Address: 1401H, 5121	IA32_SEAMRR_MASK	·
SEAM Memory Range Register for TDX (R/W)		Соге
See Table 2-2.		
Register Address: 1A8FH, 6799	MSR_STLB_QOS_INFO	
STLB_QOS_INFO (R/O)		Соге
STLB QoS MASK configuration.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
5:0	NCLOS	
	Number of CLOS supported for STLB resource using minus-1 notation.	
15:6	Reserved.	
19:16	4K_2M_CBM	
	Length of capacity bitmask for 4K and 2M pages using minus-1 notation.	
28:20	Reserved.	
29	STLB_FILL_TRANSLATION_MSR_SUPPORTED	
	MSR interface to fill STLB translations supported.	
30	4K_2M_ALIAS	
	Indicates that 4K/2M pages alias into the same structure.	
63:31	Reserved.	
Register Address: 1B01H, 6913	IA32_UARCH_MISC_CTL	
IA32_UARCH_MISC_CTL (R/W)		Thread
See Table 2-2.		

2.17.11 MSRs Introduced in the Intel® Xeon® 6 E-Core Processors

Table 2-57 lists additional MSRs for the Intel Xeon 6 E-core processors. Intel Xeon 6 E-core processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_AFH.

For an MSR listed in Table 2-57 that also appears in the model-specific tables of prior generations, Table 2-57 supersedes prior generation tables.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 2FH, 47	IA32_BARRIER	
BARRIER (R/O)		Соге
The IA32_BARRIER MSR ensures ordered execution MSR reads after prior MSR reads and instructions.	on by acting like LFENCE, controlling the sequencing of subsequent	
See Table 2-2.		
Register Address: 33H, 51	MSR_MEMORY_CONTROL	
Memory Control (R/W)		Соге
Disables split locks, which are locked instructions t	hat split a cache line.	
26:0	Reserved.	
27	UC_STORE_THROTTLE	
	If set to 1, when enabled, the processor allows one in-progress, post-retirement UC stores at a time.	
28	UC_LOCK_DISABLE	
	If set to 1, a UC load lock will trigger a fault. If clear to 0, UC load locks proceed normally.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
29	SPLIT_LOCK_DISABLE	
	If set to 1, a split lock will trigger an #AC fault. If clear to 0, split locks proceed normally.	
63:30	Reserved.	
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/W)		Thread
31:0	SMI_COUNT	
	Running count of SMI events since the last reset.	
63:32	Reserved.	
Register Address: 39H, 57	MSR_SOCKET_ID	
Socket ID (R/W)		Package
	PIC ID. This MSR is used on scalable DP and high-end MP platforms to	
10:0	PACKAGE_ID	
	Holds package ID. This reflects the upper bits of the APIC ID.	
63:11	Reserved.	
Register Address: 7BH, 123	IA32_MCU_ENUMERATION	
Enumeration of Architectural Features (R/O)		Package
See Table 2-2.		
Register Address: 7CH, 124	IA32_MCU_STATUS	
MCU Status (R/O)		Package
Communicates results from the previous patch l	oads. See Table 2-2.	
Register Address: 87H, 135	IA32_MKTME_KEYID_PARTITIONING	
MKTME KEY ID Partitioning (R/O)		Package
Enumerates the number of activated KeyIDs for	Intel TME-MK and Intel TDX. See Table 2-2.	
Register Address: 98H, 152	MSR_SEAM_WBINVDP	•
SEAM WBINVDP (R/W)		Thread
Allows software to WBINVD sections of the LLC.		
63:0	HANDLE	
	Caches sub-block to invalidate.	
Register Address: 99H, 153	MSR_SEAM_WBNOINVDP	•
SEAM WBNOINVDP (R/W)		Thread
Allows software to WBNOINVD sections of the L	LC.	
63:0	HANDLE	
	Caches sub-block to invalidate.	
Register Address: 9AH, 154	MSR_SEAM_INTR_PENDING	
SEAM Interrupt Pending (R/O)		Thread
Report out some event pending bits.		
0	INTR	1
	Interrupt is pending.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	NMI	
	NMI is pending.	
2	SMI	
	SMI is pending.	
4:3	OTHER_EVENTS	
	Other events pending.	
63:5	Reserved.	
Register Address: 9BH, 155	IA32_SMM_MONITOR_CTL	
SMM Monitor Control (R/W)		Thread
The SMM Monitor Configuration involves SMM co by writing to the corresponding MSR. See Table	de specifying the MSEG location and enabling dual-monitor treatment 2-2.	
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information (R/O)		Package
Contains power management and other model s	pecific features enumeration. See http://biosbits.org.	
15:8	MAX_NON_TURBO_LIM_RATIO	
	This is the ratio of the frequency that invariant TSC runs at.	
	Frequency = ratio * 100 MHz.	
25:16	Reserved.	
26	DCU_16K_MODE_AVAIL	
	Ob: Indicates that the part does not support the 16K DCU mode.	
	1b: Indicates that the part supports 16K DCU mode.	
27	Reserved.	
28	PRG_TURBO_RATIO_EN	
	Programmable Turbo Ratios per number of Active Cores.	
	0 = Programming Not Allowed.	
	1 = Programming Allowed.	
34:29	Reserved.	
35	BIOS_GUARD_ENABLE	
	Indicates whether the BIOS Guard feature is enabled in the CPU.	
36	PEG2DMIDIS_EN	
	0 = PEG2DMIDIS is disabled.	
	1 = PEG2DMIDIS is enabled.	
39:37	Reserved.	
47:40	MAX_EFFICIENCY_RATIO	
	Aaximum Efficiency Ratio. This is given in units of 100 MHz.	
58:48	Reserved.	
59	SMM_SUPOVR_STATE_LOCK_ENABLE	
	When set, indicates that the CPU supports MSR SMM_SUPOVR_STATE_LOCK and the Hardware Shield feature.	
63:60	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: CFH, 207	IA32_CORE_CAPABILITIES	
IA32 Core Capabilities Register (R/W)		Соге
If CPUID.(EAX=07H, ECX=0):EDX[30] = 1.		
This MSR provides an architectural enumeration fu	unction for model-specific behavior.	
0	STLB_QOS	
	When set to 1, processor supports STLB QoS.	
1	Reserved.	
2	INTEGRITY_SUPPORTED	
	When set to 1, processor supports Functional Safety. Specific FUSA capabilities are enumerated in MSR_FUSA_CAPABILITIES.	
3	RSM_IN_CPL0_ONLY	
	Intel System Resources Defense: When set to 1, RSM will only be allowed in CPLO and will #GP for all non-CPLO privilege levels.	
4	UC_LOCK_DISABLE	
	When set to 1, processor supports UC load lock disable.	
5	SPLIT_LOCK_DISABLE	
	When set to 1, processor supports #AC on split locks.	
6	SNP_FILTER_QOS	
	When set to 1, processor supports Snoop Filter Quality of Service MSRs.	
7	UC_STORE_THROTTLING	
	When set to 1, processor supports UC store throttling through MSR_MEMORY_CTRL[UC_STORE_THROTTLE].	
63:8	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Clock Count (R/	W)	Thread
See Table 2-2.		
Register Address: E8H, 232	IA32_APERF	1
Actual Performance Frequency Clock Count (R/W) See Table 2-2.		Thread
Register Address: FEH, 254	IA32_MTRRCAP	
Memory Type Range Register (R/O)		Соге
See Table 2-2.		
Register Address: 140H, 320	MSR_FEATURE_ENABLES	
Miscellaneous Enables for Thread-Specific Feature	is (R/W)	Thread
0	AESNI_LOCK	
	Once this bit is set, writes to this register will not be allowed.	
63:1	Reserved.	
		l
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
IA32_ENERGY_PERF_BIAS (R/W)		Thread
See Table 2-2.		
Register Address: 1B1H, 433	IA32_PACKAGE_THERM_STATUS	
IA32_PACKAGE_THERM_STATUS		Package
See Table 2-2.		
Register Address: 1B2H, 434	IA32_PACKAGE_THERM_INTERRUPT	
IA32_PACKAGE_THERM_INTERRUPT (R/W)		Package
See Table 2-2.		
Register Address: 2A1H, 673	MSR_PRMRR_BASE_1	
Processor Reserved Memory Range Register -	Physical Base Control Register (R/W)	Соге
2:0	MEMTYPE	
	Memory Type for PRMRR accesses.	
3	CONFIGURED	
	PRMRR base configured.	
11:4	Reserved.	
51:12	BASE	
	PRMRR Base address.	
63:52	Reserved.	
Register Address: 2A2H, 674	MSR_PRMRR_BASE_2	
Processor Reserved Memory Range Register -	Physical Base Control Register (R/W)	Соге
2:0	MEMTYPE	
	Memory Type for PRMRR accesses.	
3	CONFIGURED	
	PRMRR base configured.	
11:4	Reserved.	
51:12	BASE	
	PRMRR Base address.	
63:52	Reserved.	
Register Address: 2A3H, 675	MSR_PRMRR_BASE_3	
Processor Reserved Memory Range Register -	Physical Base Control Register (R/W)	Соге
2:0	МЕМТҮРЕ	
	Memory Type for PRMRR accesses.	
3	CONFIGURED	
	PRMRR base configured.	
11:4	Reserved.	
51:12	BASE	
	PRMRR Base address.	
63:52	Reserved.	
Register Address: 2C2H, 706	MSR_COPY_SCAN_HASHES	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_COPY_SCAN_HASHES (W/O)		Module
63:0	SCAN_HASH-ADDR	
	EDX:EAX contains the linear address of the SCAN Test HASH Binary loaded into memory	
Register Address: 2C3H, 707	MSR_SCAN_HASHES_STATUS	
MSR_SCAN_HASHES_STATUS (R/O)		Соге
15:0	CHUNK_SIZE	
	EAX[15:0] - Chunk size of the test in KB.	
31:16	TOTAL_NUM_CHUNKS	
	EAX[31:16] - Total number of chunks.	
39:32	ERROR_CODE	
	EDX[7:0] - The error code refers to the LP that runs WRMSR(2C2H).	
	 0x0 - Reserved. 0x1 - Attempt to copy scan-hashes when copy already in progress. 0x2 - Secure Memory not set up correctly. 0x3 - Scan-Image Header Image_info.ProgramID does not match MSR_INTEGRITY_CAPABILITIES[31:24], or scan-image header Processor-Signature doesn't match F/M/S, or scan-image header Processor-Flags doesn't match PlatformID. 0x4 - Reserved. 0x5 - Integrity check failed. 0x6 - WRMSR(0x2C6) Re-install of scan test image attempted when current scan test image is in use by other LPs. 0x7 - Aborted due to #PF (Page Fault). 0x8 - Unable to generate a Random Value. 	
48:40	NUM_CHUNKS_IN_STRIDE EDX[16:8] - Number of Chunks in stride. This is the number of chunks that are installed. 0 in this field means that the CPU does not support strides, otherwise, the stride value must be >=1	
50:49	Reserved.	
	EDX[18:17] - Set to all zeros.	
62:51	NAME	
	EDX[30:19] - Maximum Number of cores that can run Intel® In- field Scan simultaneously minus 1.	
	0 means 1 core at a time.	
63	VALID	
	EDX[31] - Valid bit is set when COPY_SCAN_HASHES completed.	
Register Address: 2C4H, 708	MSR_AUTHENTICATE_AND_COPY_CHUNK	
MSR_AUTHENTICATE_AND_COPY_CHUNK(R/O)		Соге
63:0	BASE_CHUNK_TABLE_ADDR	
	EDX:EAX[63:0] - Linear Address pointing to the CHUNK TABLE (TABLE_BASE).	
Register Address: 2C5H, 709	MSR_CHUNKS_AUTHENTICATION_STATUS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_CHUNKS_AUTHENTICATION_STATUS (R/O)		Соге
15:0	VALID_CHUNKS	
	EAX[15:0] - Total number of Valid (authenticated) chunks.	
31:16	NUM_CHUNKS_IN_STRIDE	
	EAX[31:16] - Number of Chunks in Stride.	
39:32	ERROR_CODE	
	EDX[7:0]	
	 0x0 - No-error reported. 0x1 - Attempt to authenticate a CHUNK which is already marked as authentic or is currently being installed by another core. 0x2 - CHUNK authentication error. HASH of chunk did not match expected value. 0x3 - Aborted due to #PF (Page Fault). 0x4 - Chunk Outside the current Stride. 	
63:40	Reserved.	
	EDX[31:8] - Set to all zeros.	
Register Address: 2C6H, 710	MSR_ACTIVATE_SCAN	
MSR_ACTIVATE_SCAN (W/O)		Соге
15:0	CHUNK_START_INDEX	
	EAX[15:0] - Indicates Chunk Index from which to start.	
31:16	CHUNK_STOP_INDEX	
	EAX[31:16] - Indicates what chunk index to stop at (inclusive).	
62:32	THREAD_WAIT_DELAY	
	EDX[30:0] - TSC based delay to allow threads to rendezvous.	
63	SIGNAL_MCE	
	EDX[31]	
	 If 1: On scan-error log MC in MC4_STATUS and signal MCE if machine check signaling enabled in MC4_CTL[0]. If 0: Don't no-logging/no-signaling. 	
Register Address: 2C7H, 711	MSR_SCAN_STATUS	
MSR_SCAN_STATUS (R/O)		Соге
15:0	CHUNK_NUM	
	EAX[15:0] - SCAN Chunk that was reached.	
31:16	CHUNK_STOP_INDEX	
	EAX[31:16]	
	 Indicates what chunk index to stop at (inclusive). Maps to same field in WRMSR(ACTIVATE_SCAN). 	

Register Address: Hex, Decimal	Register Name	Register Name	
Register Information / Bit Fields	Bit Description	Scope	
Register Information / Bit Fields	Bit Description ERROR_CODE EDX[7:0] • 0x0 - No Error. • 0x1 - SCAN operation did not start. Other thread could not join. • 0x2 - SCAN operation did not start. Interrupt occurred prior to SCAN coordination. • 0x3 - SCAN operation did not start. Power Management conditions are inadequate to run SAF. • 0x4 - SCAN operation did not start. Non valid chunks in the range CHUNK_STOP_INDEX : CHUNK_START_INDEX. • 0x5 - SCAN operation did not start. Mismatch in arguments between threads T0/T1. • 0x6 - SCAN operation did not start. Core not capable of performing SCAN currently. • 0x7 - Debug Mode. Scan-At-Field results not to be trusted. • 0x8 - SCAN operation did not start. Exceeded number of Logical Processors (LP) allowed to run Scan-At-Field concurrently. MAX_CORE_LIMIT exceeded. • 0x9 - Interrupt occurred. Scan operation aborted prematurely, not all chunks requested have been executed. • 0x8 - Scan operation aborted due to corrupted chunk.	Scope	
61:40	All other error codes are reserved. Reserved. EDX[29:8] - Return all zeros.		
62	SCAN_CONTROL_ERROR EDX[30] SCAN error in the Scan-At-Field controller. Non ECC error.		
63	 SCAN_SIGNATURE_ERROR EDX[31] SCAN SIGNATURE error in the SCAN pattern fetched from main memory. Non ECC error. 		
Register Address: 2C8H, 712	MSR_SCAN_MODULE_ID		
MSR_SCAN_MODULE_ID (R/O)		Module	
31:0	SCAN-AT-FIELD_REVID EAX[31:0] - Maps to Revision field in external header (offset 4).		
40:32	CURRENT_STRIDE_INDEX EDX[8:0] - Stride Index.		
63:41	Reserved. EDX[31:9] - Return all zeros.		
Register Address: 2C9H, 713	MSR_LAST_SAF_WP		
MSR_LAST_SAF_WP (R/O)		Module	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:0	LAST_WP	
	EAX[31:0]	
	 Provides information about the core when the last WRMSR(ACTIVATE_SCAN) was executed. Available only if enumerated in INTEGRITY_CAPABILITIES[10:9]. 	
39:32	Reserved.	
55.5E	EDX[7:0]	
63:40	Reserved.	
	EDX[31:8] - Return all zeros.	
Register Address: 2D6H, 726	MSR_TRIGGER_PERIODIC_MEM_BIST	
MSR_TRIGGER_PERIODIC_MEM_BIST (W/O)		Core
0	SIGNAL_MCE	
	EAX[0] - If 1, then signal MCE on fail if machine check signaling enabled in the corresponding MCi_CTL. If 0 then don't signal machine checks.	
7:1	ARRAY_BANK	
	EAX[7:1] - Reserved.	
15:8	TST_STEP_PARAM	
	EAX[15:8]	
	0: Test All Arrays, or Test Arrays in STEPs of NUM_STEPS.	
31:16	Reserved.	
	EAX[31:16]	
63:32	Reserved.	
	EAX[31:0]	
Register Address: 2D7H, 727	MSR_PERIODIC_MEM_BIST_STATUS	
MSR_PERIODIC_MEM_BIST_STATUS (R/O)		Core
0	MEM_BIST_STATUS	
	0: PASS.	
	1: FAIL.	
63:1	Reserved.	
Register Address: 2D9H, 729	MSR_INTEGRITY_CAPABILITIES	
MSR_INTEGRITY_CAPABILITIES (R/O)		Thread
Enumerates features supported in Functional Sa	ıfety.	
0	STARTUP_SCAN_BIST	
	When set to 1, processor supports Startup SCAN BIST.	
1	STARTUP_MEM_BIST	
	When set to 1, processor supports Startup MEM BIST.	
2	PERIODIC_MEM_BIST	
	When set to 1, processor supports Periodic MEM BIST.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
3	LOCKSTEP	
	When set to 1, processor supports Lock Step Mode.	
4	PERIODIC_SCAN_BIST	
	When set to 1, processor supports Periodic SCAN BIST.	
5	PLL_LOSS_DETECT	
	When set to 1, processor supports PLL LOSS detection.	
6	PWR_LOSS_DETECT	
	When set to 1, processor supports Power Loss detection.	
7	PERRINJ	
	When set to 1, processor supports FUSA PERRINJ.	
8	SBFT_AT_FIELD	
	When set to 1, processor supports SBFT-At-Field.	
10:9	SAF_GEN_REV	
	00 = REV1; 01 = REV2; 10 = REV3; 11 = REV4.	
14:11	Reserved.	
15	PRESERVE_MEMORY_NEEDED	
	When set to 1, processor supports FUSARR_BASE/MASK MSRs.	
20:16	TID_BIT_SHIFT	
	Number of bits to shift right on x2APICID to get a unique topology ID of all logical processors that share a scan test engine.	
21	ALL_LP_JOIN_NEEDED	
	All logical processors that share scan test engine need to be tested together and must join using MSR_ACTIVATE_SCAN.	
23:22	Reserved.	
31:24	PATTERN_ID	
	Processor scan pattern ID. ID of the startup and periodic scan programs supported for this part.	
63:32	Reserved.	
Register Address: 2DCH, 732	IA32_INTEGRITY_STATUS	
IA32_INTEGRITY_STATUS (R/O)		Thread
Provides status information for integrity feature	res. See Table 2-2.	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	•
MSR_PKG_C6_RESIDENCY (R/O)		Package
63:0	Package C6 Residency Counter	-
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	· · · · · · · · · · · · · · · · · · ·
MSR_PKG_C7_RESIDENCY (R/O)		Package
63:0	Package C7 Residency Counter	
Register Address: 3FCH, 1020	MSR_CORE_C3_RESIDENCY	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_CORE_C3_RESIDENCY (R/O)	·	Соге
Note: C-state values are processor specific C-sta ACPI C-States.	te code names, unrelated to MWAIT extension C-state parameters or	
63:0	CORE C3 Residency Counter	
	Time spent in the Core C-State. Provided in units compatible to P1 clock frequency (Guaranteed / Maximum Core Non-Turbo Frequency).	
Register Address: 3FDH, 1021	MSR_CORE_C6_RESIDENCY	
MSR_CORE_C6_RESIDENCY (R/O)	·	Соге
Note: C-state values are processor specific C-sta ACPI C-States.	te code names, unrelated to MWAIT extension C-state parameters or	
63:0	CORE C6 Residency Counter	
	Time spent in the Core C-State. Provided in units compatible to P1 clock frequency (Guaranteed / Maximum Core Non-Turbo Frequency).	
Register Address: 3FEH, 1022	MSR_CORE_C7_RESIDENCY	
MSR_CORE_C7_RESIDENCY (R/O)	·	Соге
Note: C-state values are processor specific C-sta ACPI C-States.	te code names, unrelated to MWAIT extension C-state parameters or	
63:0	CORE C7 Residency Counter	
	Time spent in the Core C-State. Provided in units compatible to P1 clock frequency (Guaranteed / Maximum Core Non-Turbo Frequency).	
Register Address: 4F0H, 1264	MSR_SAF_CTRL	
MSR_SAF_CTRL (W/O)		Соге
0	INVALIDATE_CURRENT_STRIDE	
	EAX[0]	
	 Write of 1 invalidates the currently installed stride. Clears only the VALID_CHUNKS field on a RDMSR(CHUNKS_AUTHENTICATION_STATUS). 	
63:1	Reserved.	
Register Address: 664H, 1636	MSR_MC6_RESIDENCY	
MSR_MC6_RESIDENCY (R/O)		Module
Time spent in the Module C6-State. Provided in u Non-Turbo Frequency).	units compatible to P1 clock frequency (Guaranteed / Maximum Core	
63:0	RESIDENCY	
	Time that this module is in module-specific C6 states since last reset.	
Register Address: 6E0H, 1760	IA32_TSC_DEADLINE	
TSC Target of Local APIC's TSC Deadline Mode (F See Table 2-2.	2/W)	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MCU Extended Service (R/W)		Module
See Table 2-2.		
Register Address: 7A4H, 1956	IA32_MCU_ROLLBACK_MIN_ID	
Minimal MCU Revision ID (R/O)		Module
See Table 2-2.		
Register Address: 7A5H, 1957	IA32_MCU_STAGING_MBOX_ADDR	
IA32_MCU_STAGING_MBOX_ADDR (R/O)		Package
See Table 2-2.		
Register Address: 7B0H, 1968	IA32_ROLLBACK_SIGN_ID_0	
Rollback ID 0 (R/O)		Module
See Table 2-2.		
Register Address: 7B1H, 1969	IA32_ROLLBACK_SIGN_ID_1	
Rollback ID 1 (R/O)		Module
See Table 2-2.		
Register Address: 7B2H, 1970	IA32_ROLLBACK_SIGN_ID_2	
Rollback ID 2 (R/O)		Module
See Table 2-2.		
Register Address: 7B3H, 1971	IA32_ROLLBACK_SIGN_ID_3	
Rollback ID 3 (R/O)		Module
See Table 2-2.		
Register Address: 7B4H, 1972	IA32_ROLLBACK_SIGN_ID_4	
Rollback ID 4 (R/O)		Module
See Table 2-2.		
Register Address: 7B5H, 1973	IA32_ROLLBACK_SIGN_ID_5	
Rollback ID 5 (R/O)		Module
See Table 2-2.		
Register Address: 7B6H, 1974	IA32_ROLLBACK_SIGN_ID_6	
Rollback ID 6 (R/O)		Module
See Table 2-2.		
Register Address: 7B7H, 1975	IA32_ROLLBACK_SIGN_ID_7	
Rollback ID 7 (R/O)		Module
See Table 2-2.		
Register Address: 7B8H, 1976	IA32_ROLLBACK_SIGN_ID_8	
Rollback ID 8 (R/O)		Module
See Table 2-2.		
Register Address: 7B9H, 1977	IA32_ROLLBACK_SIGN_ID_9	
Rollback ID 9 (R/O)		Module
See Table 2-2.		
Register Address: 7BAH, 1978	IA32_ROLLBACK_SIGN_ID_10	

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Scope
Rollback ID 10 (R/O)		Module
See Table 2-2.		
Register Address: 7BBH, 1979	IA32_ROLLBACK_SIGN_ID_11	
Rollback ID 11 (R/O)		Module
See Table 2-2.		
Register Address: 7BCH, 1980	IA32_ROLLBACK_SIGN_ID_12	
Rollback ID 12 (R/O)	•	Module
See Table 2-2.		
Register Address: 7BDH, 1981	IA32_ROLLBACK_SIGN_ID_13	
Rollback ID 13 (R/O)		Module
See Table 2-2.		
Register Address: 7BEH, 1982	IA32_ROLLBACK_SIGN_ID_14	
Rollback ID 14 (R/O)		Module
See Table 2-2.		
Register Address: 7BFH, 1983	IA32_ROLLBACK_SIGN_ID_15	
Rollback ID 15 (R/O)		Module
See Table 2-2.		
Register Address: 988H, 2440	IA32_UINTR_NV	
User Interrupt Size and Notification Vector	(R/W)	Thread
See Table 2-2.		
Register Address: 9FBH, 2555	IA32_TME_CLEAR_SAVED_KEY	
IA32_TME_CLEAR_SAVED_KEY (R/W)		Package
See Table 2-2.		5
Register Address: 9FFH, 2559	MSR_CORE_MKTME_ACTIVATE	
MSR_CORE_MKTME_ACTIVATE (R/O)		Core
MSR to read TME_ACTIVATE[MK_TME_KEY	ID_BITS].	
31:0	Reserved.	
35:32	READ_MK_TME_KEYID_BITS	
	This value will be returned on a RDMSR, but must be zero on a WRMSR.	
63:36	Reserved.	
Register Address: C84H, 3204	MSR_MBA_CFG	
Memory Bandwidth Allocation (MBA) Config	juration (R/W)	Package
1:0	Reserved.	
2	RAMBAE	
_	Resource Aware MBA Enable.	
63:3	Reserved.	
Register Address: CAOH, 3232	MSR_RMID_SNC_CONFIG	
		Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
0	RMID_LOCALIZED_DISTRIBUTION_MODE_ENABLE	
	If set, Localized RMID distribution mode is enabled. If Clear, RMID Sharing mode is enabled.	
63:1	Reserved.	
Register Address: D50H, 3408	IA32_L2_QOS_EXT_BW_THRTL_0	
Memory Bandwidth Enforcement for COSO (R/W) See Table 2-2.		Package
Register Address: D51H, 3409	IA32_L2_QOS_EXT_BW_THRTL_1	
Memory Bandwidth Enforcement for COS1 (R/W) See Table 2-2.	·	Package
Register Address: D52H, 3410	IA32_L2_QOS_EXT_BW_THRTL_2	•
Memory Bandwidth Enforcement for COS2 (R/W) See Table 2-2.	•	Package
Register Address: D53H, 3411	IA32_L2_QOS_EXT_BW_THRTL_3	•
Memory Bandwidth Enforcement for COS3 (R/W) See Table 2-2.		Package
Register Address: D54H, 3412	IA32_L2_QOS_EXT_BW_THRTL_4	
Memory Bandwidth Enforcement for COS4 (R/W) See Table 2-2.	1	Package
Register Address: D55H, 3413	IA32_L2_QOS_EXT_BW_THRTL_5	
Memory Bandwidth Enforcement for COS5 (R/W) See Table 2-2.	•	Package
Register Address: D56H, 3414	IA32_L2_QOS_EXT_BW_THRTL_6	•
Memory Bandwidth Enforcement for COS6 (R/W) See Table 2-2.	1	Package
Register Address: D57H, 3415	IA32_L2_QOS_EXT_BW_THRTL_7	•
Memory Bandwidth Enforcement for COS7 (R/W) See Table 2-2.		Package
Register Address: D58H, 3416	IA32_L2_QOS_EXT_BW_THRTL_8	
Memory Bandwidth Enforcement for COS8 (R/W) See Table 2-2.	•	Package
Register Address: D59H, 3417	IA32_L2_QOS_EXT_BW_THRTL_9	
Memory Bandwidth Enforcement for COS9 (R/W) See Table 2-2.		Package
Register Address: D5AH, 3418	IA32_L2_QOS_EXT_BW_THRTL_10	
Memory Bandwidth Enforcement for COS10 (R/W) See Table 2-2.	· ·	Package
Register Address: D5BH, 3419	IA32_L2_QOS_EXT_BW_THRTL_11	

Register Address: Hex, Decimal	Register Name	,
Register Information / Bit Fields	Bit Description	Scope
Memory Bandwidth Enforcement for COS11 (R/W)		Package
See Table 2-2.		
Register Address: D5CH, 3420	IA32_L2_QOS_EXT_BW_THRTL_12	
Memory Bandwidth Enforcement for COS12 (R/W)		Package
See Table 2-2.		
Register Address: D5DH, 3421	IA32_L2_QOS_EXT_BW_THRTL_13	
Memory Bandwidth Enforcement for COS13 (R/W) See Table 2-2.		Package
Register Address: D5EH, 3422	IA32_L2_QOS_EXT_BW_THRTL_14	
Memory Bandwidth Enforcement for COS14 (R/W) See Table 2-2.		Package
Register Address: E00H, 3584	IA32_QOS_CORE_BW_THRTL_0	
CBA Levels Based on COS for Bandwidth Throttling	g (R/W)	Thread
See Table 2-2.		
Register Address: E01H, 3585	IA32_QOS_CORE_BW_THRTL_1	1
CBA Levels Based on COS for Bandwidth Throttling See Table 2-2.	g (R/W)	Thread
Register Address: 1400H, 5120	IA32_SEAMRR_BASE	
SEAM Memory Range Register for TDX - Base Add See Table 2-2.	ress (R/W)	Соге
Register Address: 1401H, 5121	IA32_SEAMRR_MASK	
SEAM Memory Range Register for TDX (R/W) See Table 2-2.		Core
Register Address: 1A8FH, 6799	MSR_STLB_QOS_INFO	
STLB_QOS_INFO (R/O)		Соге
STLB QoS MASK configuration.		
5:0	NCLOS	
	Number of CLOS supported for STLB resource using minus-1 notation.	
15:6	Reserved.	
19:16	4K_2M_CBM	
	Length of capacity bitmask for 4K and 2M pages using minus-1 notation.	
28:20	Reserved.	
29	STLB_FILL_TRANSLATION_MSR_SUPPORTED MSR interface to fill STLB translations supported.	
20		
30	4K_2M_ALIAS Indicates that 4K/2M pages alias into the same structure.	
63:31	Reserved.	

2.17.12 MSRs Introduced in the Intel[®] Series 2 Core[™] Ultra Processor Supporting Performance Hybrid Architecture

Table 2-58 lists additional MSRs for the Intel Series 2 Core Ultra processor with a CPUID Signature DisplayFamily_DisplayModel value of 06_BDH. Table 2-59 lists the MSRs unique to the processor P-core. Table 2-60 lists the MSRs unique to the processor E-core.

For an MSR listed in Table 2-58, Table 2-59, or Table 2-60 that also appears in the model-specific tables of prior generations, Table 2-58, Table 2-59, and Table 2-60 supersede prior generation tables.

Table 2-58. Additional MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processors Supporting Performance Hybrid Architecture

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W)		Thread
See Table 2-2.		
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
Register Address: 601H, 1537	MSR_PKG_POWER_LIMIT_4	
Package Power Limit 4 (R/W)		Package
Package-level maximum power limit (in Watts).		
15:0	POWER_LIMIT_4	
	PL4 Value in 0.125 W increments. This field is locked by	
	PKG_POWER_LIMIT_4.LOCK. When the LOCK bit is set to 1, this field becomes Read Only.	
	If the value is 0, PL4 limit is disabled.	
30:16	Reserved.	
31	LOCK	
	This bit will lock the POWER_LIMIT_4 settings in this register and will also lock this setting. This means that once set to 1, the POWER_LIMIT_4 setting and this bit become Read Only until the next Warm Reset.	
63:32	Reserved.	
Register Address: 630H, 1584	MSR_PKG_C8_RESIDENCY	
MSR_PKG_C8_RESIDENCY (R/O)		Package
Note: C-state values are processor specific C-state ACPI C-States.	code names, unrelated to MWAIT extension C-state parameters or	
59:0	Package C8 Residency Counter	
	Value since last reset that this package is in processor-specific C8 states. Count at the same frequency as the TSC.	
63:60	Reserved.	
Register Address: 631H, 1585	MSR_PKG_C9_RESIDENCY	
MSR_PKG_C9_RESIDENCY (R/O)		Package
Note: C-state values are processor specific C-state ACPI C-States.	code names, unrelated to MWAIT extension C-state parameters or	

Table 2-58. Additional MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
59:0	Package C9 Residency Counter	
	Value since last reset that this package is in processor-specific C9 states. Count at the same frequency as the TSC.	
53:60	Reserved.	
Register Address: 632H, 1586	MSR_PKG_C10_RESIDENCY	
MSR_PKG_C10_RESIDENCY (R/O)		Package
Note: C-state values are processor specific C-stat ACPI C-States.	e code names, unrelated to MWAIT extension C-state parameters or	
59:0	Package C10 Residency Counter	
	Value since last reset that this package is in processor-specific C10 states. Count at the same frequency as the TSC.	
53:60	Reserved.	
Register Address: 651H, 1617	MSR_SECONDARY_TURBO_RATIO_LIMIT_CORES	
SECONDARY_TURBO_RATIO_LIMIT_CORES (R/W)		Package
 NUMCORE[0:7] must be populated in ascen NUMCORE[i+1] must be greater than NUMO Entries with NUMCORE[i] == 0 will be ignor The last valid entry must have NUMCORE > If any of the rules above are broken, we will silen 	CORE[i]. ed. >= the number of cores in the SKU.	
7:0	CORE_COUNT_0	
,	Defines the active core ranges for each frequency point.	
15:8	CORE_COUNT_1	
	Defines the active core ranges for each frequency point.	
23:16	CORE_COUNT_2	
	Defines the active core ranges for each frequency point.	
31:24	CORE_COUNT_3	
	Defines the active core ranges for each frequency point.	
39:32	CORE_COUNT_4	
	Defines the active core ranges for each frequency point.	
47:40	CORE_COUNT_5	
	Defines the active core ranges for each frequency point.	
55:48	CORE_COUNT_6	
	Defines the active core ranges for each frequency point.	
63:56	CORE_COUNT_7	
	Defines the active core ranges for each frequency point.	
Register Address: 658H, 1624	MSR_WEIGHTED_CORE_CO	
Core-Count Weighted CO Residency (R/O)		Package

Table 2-58. Additional MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:0	DATA Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in CO. If N cores are simultaneously in CO, then each cycle the counter increments by N.	
Register Address: 659H, 1625	MSR_ANY_CORE_CO	
Any Core CO Residency (R/O)	·	Package
63:0	DATA Increment at the same rate as the TSC. The increment each cycle is weighted by the number of processor cores in the package that reside in CO. If N cores are simultaneously in CO, then each cycle the counter increments by N.	
Register Address: 65AH, 1626	MSR_ANY_GFXE_CO	
Any Graphics Engine CO Residency (R/O)		Package
53:0	DATA Increment at the same rate as the TSC. The increment each cycle is one if any processor graphic device's compute engines are in CO.	
Register Address: 65BH, 1627	MSR_CORE_GFXE_OVERLAP_C0	
Core and Graphics Engine Overlapped CO Residen	cy (R/O)	Package
63:0	DATA Increment at the same rate as the TSC. The increment each cycle is one if at least one compute engine of the processor graphics is in C0 and at least one processor core in the package is also in C0.	
Register Address: C88H, 3208	IA32_RESOURCE_PRIORITY	
Thread scope Resource Priority Enable (R/W) See Table 2-2.		Thread
Register Address: C89H, 3209	IA32_RESOURCE_PRIORITY_PKG	ł
A32_RESOURCE_PRIORITY_PKG (R/W) See Table 2-2.		Package
Register Address: 1900H, 6400	IA32_PMC_GP0_CTR	•
Full Width Writable General Performance Counter See Table 2-2.	0 (R/W)	Thread
Register Address: 1901H, 6401	IA32_PMC_GP0_CFG_A	
A32_PMC_GP0_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	ol the operation of the General Performance Counter 0.	Thread
Register Address: 1904H, 6404	IA32_PMC_GP1_CTR	
Full Width Writable General Performance Counter See Table 2-2.	1 (R/W)	Thread

Table 2-58. Additional MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
IA32_PMC_GP1_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	ol the operation of the General Performance Counter 1.	Thread
Register Address: 1908H, 6408	IA32_PMC_GP2_CTR	
Full Width Writable General Performance Counter See Table 2-2.	2 (R/W)	Thread
Register Address: 1909H, 6409	IA32_PMC_GP2_CFG_A	
IA32_PMC_GP2_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	ol the operation of the General Performance Counter 2.	Thread
Register Address: 190CH, 6412	IA32_PMC_GP3_CTR	
Full Width Writable General Performance Counter See Table 2-2.	3 (R/W)	Thread
Register Address: 190DH, 6413	IA32_PMC_GP3_CFG_A	
IA32_PMC_GP3_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	ol the operation of the General Performance Counter 3.	Thread
Register Address: 1910H, 6416	IA32_PMC_GP4_CTR	
Full Width Writable General Performance Counter See Table 2-2.	4 (R/W)	Thread
Register Address: 1911H, 6417	IA32_PMC_GP4_CFG_A	
IA32_PMC_GP4_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	bl the operation of the General Performance Counter 4.	Thread
Register Address: 1914H, 6420	IA32_PMC_GP5_CTR	
Full Width Writable General Performance Counter See Table 2-2.	5 (R/W)	Thread
Register Address: 1915H, 6421	IA32_PMC_GP5_CFG_A	
IA32_PMC_GP5_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	bl the operation of the General Performance Counter 5.	Thread
Register Address: 1918H, 6424	IA32_PMC_GP6_CTR	
Full Width Writable General Performance Counter See Table 2-2.	6 (R/W)	Thread
Register Address: 1919H, 6425	IA32_PMC_GP6_CFG_A	
IA32_PMC_GP6_CFG_A (R/W) Performance Event Select Register used to contro See Table 2-2.	bl the operation of the General Performance Counter 6.	Thread
Register Address: 191CH, 6428	IA32_PMC_GP7_CTR	

Table 2-58. Additional MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processors Supporting Performance Hybrid Architecture (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Full Width Writable General Performance Counter	7 (R/W)	Thread
See Table 2-2.		
Register Address: 191DH, 6429	IA32_PMC_GP7_CFG_A	
IA32_PMC_GP7_CFG_A (R/W)		Thread
Performance Event Select Register used to contro	ol the operation of the General Performance Counter 7.	
See Table 2-2.		
Register Address: 1980H, 6528	IA32_PMC_FX0_CTR	
IA32_PMC_FX0_CTR (R/W)		Thread
Fixed-Function Performance Counter 0 - Instruction	ons Retired. See Table 2-2.	
Register Address: 1984H, 6532	IA32_PMC_FX1_CTR	
IA32_PMC_FX1_CTR (R/W)		Thread
Fixed-Function Performance Counter 1 - Unhalted	core clock cycles. See Table 2-2.	
Register Address: 1988H, 6536	IA32_PMC_FX2_CTR	
IA32_PMC_FX2_CTR (R/W)		Thread
Fixed-Function Performance Counter 2 - Unhalted	core reference cycles. See Table 2-2.	

The MSRs listed in Table 2-59 are unique to the Intel Series 2 Core Ultra processor P-core. These MSRs are not supported on the processor E-core.

Table 2-59. MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processor P-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: C9H, 201	IA32_PMC8	
General Performance Counter 8 (R/W)		Thread
See Table 2-2.		
Register Address: CAH, 202	IA32_PMC9	
General Performance Counter 9 (R/W)		Thread
See Table 2-2.		
Register Address: 18EH, 398	IA32_PERFEVTSEL8	
Performance Event Select Register 8 (R/W)		Thread
See Table 2-2.		
Register Address: 18FH, 399	IA32_PERFEVTSEL9	
Performance Event Select Register 9 (R/W)		Thread
See Table 2-2.		
Register Address: 30CH, 780	IA32_FIXED_CTR3	
Fixed-Function Performance Counter 3 (R/W)		Thread
See Table 2-2.		
Register Address: 329H, 809	MSR_PERF_METRICS	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
MSR_PERF_METRICS (R/W)		Thread
	down Micro-architecture Analysis (TMA) metrics. It exposes the four re divided into four 8 bit fields, each of which is an integer percentage ixed-function counter 3).	
7:0	RETIRING	
	Percent of utilized by uops that eventually retire (commit).	
15:8	BAD_SPECULATION	
	Percent of Wasted due to incorrect speculation, covering Utilized by uops that do not retire, or Recovery Bubbles (unutilized slots).	
23:16	FRONTEND_BOUND	
	Percent of Unutilized slots where Front-end did not deliver a uop while Back-end is ready.	
31:24	BACKEND_BOUND	
	Percent of Unutilized slots where a uop was not delivered to Back- end due to lack of Back-end resources.	
39:32	MULTI_UOPS	
	Frontend bound.	
47:40	BRANCH_MISPREDICTS	
	Frontend bound.	
55:48	FRONTEND_LATENCY	
	Frontend bound.	
63:56	MEMORY_BOUND	
	Frontend bound.	
Register Address: 4C9H, 1225	IA32_A_PMC8	
Full Width Writable IA32_PMC8 Alias (R/W) See Table 2-2.		Thread
Register Address: 4CAH, 1226	IA32_A_PMC9	•
Full Width Writable IA32_PMC9 Alias (R/W) See Table 2-2.		Thread
Register Address: 540H, 1344	MSR_THREAD_UARCH_CTL	
Thread Uarch Control (R/W)		Thread
0	WB_MEM_STRM_LD_DISABLE	
	Disable streaming behavior for MOVNTDQA loads to WB memory type. If set, these accesses will be treated like regular cacheable loads (Data will be cached).	
63:1	Reserved.	
Register Address: 540H, 1344	MSR_CORE_UARCH_CTL	·
Core Uarch Control (R/W)		Соге
0	SCRUB_DIS	
	L1 scrubbing disable.	
63:1	Reserved.	

Table 2-59. MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processor P-core (Contd.)

Table 2-59. MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processor P-core (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1920H, 6432	IA32_PMC_GP8_CTR	
Full Width Writable General Performance Count	er 8 (R/W)	Thread
See Table 2-2.		
Register Address: 1921H, 6433	IA32_PMC_GP8_CFG_A	
IA32_PMC_GP8_CFG_A (R/W)		Thread
Performance Event Select Register used to con	trol the operation of the General Performance Counter 8.	
See Table 2-2.		
Register Address: 1924H, 6436	IA32_PMC_GP9_CTR	
Full Width Writable General Performance Counter 9 (R/W)		Thread
See Table 2-2.		
Register Address: 1925H, 6437	IA32_PMC_GP9_CFG_A	
IA32_PMC_GP9_CFG_A (R/W)		Thread
Performance Event Select Register used to con	trol the operation of the General Performance Counter 9.	
See Table 2-2.		
Register Address: 198CH, 6540	IA32_PMC_FX3_CTR	
IA32_PMC_FX3_CTR (R/W)		Thread
See Table 2-2.		

The MSRs listed in Table 2-60 are unique to the Intel Series 2 Core Ultra processor E-core. These MSRs are not supported on the processor P-core.

Table 2-60. MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processor E-core

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 2DCH, 732	IA32_INTEGRITY_STATUS	
Status Information for Integrity Features (R/O)		Thread
See Table 2-2.		
Register Address: 30DH, 781	IA32_FIXED_CTR4	
Fixed-Function Performance Counter 4 - Top-down	Bad Speculation (R/W)	Thread
See Table 2-2.		
Register Address: 30EH, 782	IA32_FIXED_CTR5	
Fixed-Function Performance Counter 5 - Top-down	Frontend Bound (R/W)	Thread
See Table 2-2.		
Register Address: 30FH, 783	IA32_FIXED_CTR6	
Fixed-Function Performance Counter 6 - Top-down	Retiring (R/W)	Thread
See Table 2-2.		
Register Address: D18H, 3352	IA32_L2_MASK_8	
L2 CAT Mask for COS8 (R/W)		Module
See Table 2-2.		
Register Address: D19H, 3353	IA32_L2_MASK_9	

Table 2-60. MSRs Supported by the Intel® Series 2 Core™ Ultra Processor E-core (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
L2 CAT Mask for COS9 (R/W)		Module
See Table 2-2.		
Register Address: D1AH, 3354	IA32_L2_MASK_10	
L2 CAT Mask for COS10 (R/W)		Module
See Table 2-2.		
Register Address: D1BH, 3355	IA32_L2_MASK_11	
L2 CAT Mask for COS11 (R/W)		Module
See Table 2-2.		
Register Address: D1CH, 3356	IA32_L2_MASK_12	
L2 CAT Mask for COS12 (R/W)		Module
See Table 2-2.		
Register Address: D1DH, 3357	IA32_L2_MASK_13	
L2 CAT Mask for COS13 (R/W)		Module
See Table 2-2.		
Register Address: D1EH, 3358	IA32_L2_MASK_14	
L2 CAT Mask for COS14 (R/W)	· · · · · · · · · · · · · · · · · · ·	Module
See Table 2-2.		
Register Address: D1FH, 3359	IA32_L2_MASK_15	
L2 CAT Mask for COS15 (R/W)		Module
See Table 2-2.		
Register Address: 1878H, 6264	MSR_WORK_CONSERVING_CLOS	
Work Conserving CLOS (R/W)		Module
0	WC_VALID	
	WC Valid Bit that indicates WC MSR has been setup. This bit must be set for the WC algorithm to be enabled.	
7:1	Reserved.	
11:8	CLOS_START_PRI1	
	Starting CLOS range for priority 1.	
15:12	CLOS_END_PRI1	
	Ending CLOS range for priority 1.	
19:16	CLOS_START_PRI2	
	Starting CLOS range for priority 2.	
23:20	CLOS_END_PRI2	
	Ending CLOS range for priority 2.	
27:24	CLOS_START_PRI3	
	Starting CLOS range for priority 3.	
31:28	CLOS_END_PRI3	
	Ending CLOS range for priority 3.	
63:32	Reserved.	
Register Address: 1903H, 6403	IA32_PMC_GP0_CFG_C	

Register Address: Hex, Decimal Register Name Register Information / Bit Fields Bit Description Scope IA32_PMC_GP0_CFG_C (R/W) Thread See Table 2-2. Register Address: 1907H, 6407 IA32 PMC GP1 CFG C IA32_PMC_GP1_CFG_C (R/W) Thread See Table 2-2. Register Address: 190AH, 6410 IA32_PMC_GP2_CFG_B IA32_PMC_GP2_CFG_B (R/W) Thread See Table 2-2. IA32_PMC_GP2_CFG_C Register Address: 190BH, 6411 IA32_PMC_GP2_CFG_C (R/W) Thread See Table 2-2. Register Address: 190EH, 6414 IA32 PMC GP3 CFG B IA32 PMC GP3 CFG B (R/W) Thread See Table 2-2. Register Address: 190FH, 6415 IA32_PMC_GP3_CFG_C IA32_PMC_GP3_CFG_C (R/W) Thread See Table 2-2. IA32_PMC_GP4_CFG_B Register Address: 1912H, 6418 IA32_PMC_GP4_CFG_B (R/W) Thread See Table 2-2. Register Address: 1913H, 6419 IA32 PMC GP4 CFG C IA32 PMC GP4 CFG C (R/W) Thread See Table 2-2. Register Address: 1916H, 6422 IA32 PMC GP5 CFG B IA32_PMC_GP5_CFG_B (R/W) Thread See Table 2-2. Register Address: 1917H, 6423 IA32 PMC GP5 CFG C IA32 PMC GP5 CFG C (R/W) Thread See Table 2-2. Register Address: 191AH, 6426 IA32 PMC GP6 CFG B IA32 PMC GP6 CFG B (R/W) Thread See Table 2-2. Register Address: 191BH, 6427 IA32_PMC_GP6_CFG_C IA32_PMC_GP6_CFG_C (R/W) Thread See Table 2-2. Register Address: 191EH, 6430 IA32_PMC_GP7_CFG_B IA32 PMC GP7 CFG B (R/W) Thread See Table 2-2. Register Address: 191FH, 6431 IA32_PMC_GP7_CFG_C

Table 2-60. MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processor E-core (Contd.)

Register Address: Hex, Decimal Register Name Bit Description Register Information / Bit Fields Scope IA32_PMC_GP7_CFG_C (R/W) Thread See Table 2-2. Register Address: 1982H, 6530 IA32 PMC FX0 CFG B Fixed-Function Counter Reload Configuration Register (R/W) Thread See Table 2-2. Register Address: 1983H, 6531 IA32_PMC_FX0_CFG_C Extended Perf Event Selector for Fixed-Function Counter 0 (R/W) Thread See Table 2-2. Register Address: 1986H, 6534 IA32_PMC_FX1_CFG_B Fixed-Function Counter Reload Configuration Register (R/W) Thread See Table 2-2. Register Address: 1987H, 6535 IA32 PMC FX1 CFG C Extended Perf Event Selector for Fixed-Function Counter 1 (R/W) Thread See Table 2-2. Register Address: 198BH, 6539 IA32 PMC FX2 CFG C Thread Extended Perf Event Selector for Fixed-Function Counter 2 (R/W) See Table 2-2. Register Address: 1990H, 6544 IA32_PMC_FX4_CTR Fixed-Function Performance Counter 4 - Top-down Bad Speculation (R/W) Thread See Table 2-2. Register Address: 1993H, 6547 IA32 PMC FX4 CFG C Extended Perf Event Selector for Fixed-Function Counter 4 (R/W) Thread See Table 2-2. Register Address: 1994H, 6548 IA32 PMC FX5 CTR Fixed-Function Performance Counter 5 - Top-down Frontend Bound (R/W) Thread See Table 2-2. Register Address: 1997H, 6551 IA32 PMC FX5 CFG C Extended Perf Event Selector for Fixed-Function Counter 5 (R/W) Thread See Table 2-2 Register Address: 1998H, 6552 IA32 PMC FX6 CTR Fixed-Function Performance Counter 5 - Top-down Bad Retiring (R/W) Thread See Table 2-2. Register Address: 199BH, 6555 IA32_PMC_FX6_CFG_C Extended Perf Event Selector for Fixed-Function Counter 6 (R/W) Thread See Table 2-2.

Table 2-60. MSRs Supported by the Intel[®] Series 2 Core[™] Ultra Processor E-core (Contd.)

2.18 MSRS IN THE INTEL® XEON PHI™ PROCESSOR 3200/5200/7200 SERIES AND THE INTEL® XEON PHI™ PROCESSOR 7215/7285/7295 SERIES

The Intel[®] Xeon Phi[™] processor 3200, 5200, 7200 series, with a CPUID Signature DisplayFamily_DisplayModel value of 06_57H, supports the MSR interfaces listed in Table 2-61. These processors are based on the Knights Landing microarchitecture. The Intel[®] Xeon Phi[™] processor 7215, 7285, 7295 series, with a CPUID Signature DisplayFamily_DisplayModel value of 06_85H, supports the MSR interfaces listed in Table 2-61 and Table 2-62. These processors are based on the Knights Mill microarchitecture. Some MSRs are shared between a pair of processor cores, and the scope is marked as module.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 0H, 0	IA32_P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Pro	cessors."	Module
Register Address: 1H, 1	IA32_P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Pro	cessors."	Module
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "Monitor/Mwait Ac	dress Range Determination." See Table 2-2.	Thread
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Counte	r," and Table 2-2.	Thread
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2.		Package
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 12.4.4, "Local APIC Status a	nd Location," and Table 2-2.	Thread
Register Address: 34H, 52	MSR_SMI_COUNT	
SMI Counter (R/O)		Thread
31:0	SMI Count (R/O)	
63:32	Reserved.	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in Intel 64Processor (F See Table 2-2.	R/W)	Thread
0	Lock. (R/WL)	
1	Reserved.	
2	Enable VMX outside SMX operation. (R/WL)	
Register Address: 3BH, 59	IA32_TSC_ADJUST	
Per-Logical-Processor TSC ADJUST (R/W)	Thread
See Table 2-2.		
Register Address: 4EH, 78	IA32_PPIN_CTL (MSR_PPIN_CTL)	
Protected Processor Inventory Number	Enable Control (R/W)	Package
0	LockOut (R/WO) See Table 2-2.	
L		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	Enable_PPIN (R/W) See Table 2-2.	
63:2	Reserved	
Register Address: 4FH, 79	IA32_PPIN (MSR_PPIN)	
Protected Processor Inventory Number	· (R/O)	Package
63:0	Protected Processor Inventory Number (R/O) See Table 2-2.	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W) See Table 2-2.		Core
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	
BIOS Update Signature ID (R/W) See Table 2-2.		Thread
Register Address: C1H, 193	IA32_PMC0	
Performance Counter Register See Table 2-2.		Thread
Register Address: C2H, 194	IA32_PMC1	·
Performance Counter Register See Table 2-2.		Thread
Register Address: CEH, 206	MSR_PLATFORM_INFO	
Platform Information Contains power management and othe	r model specific features enumeration. See http://biosbits.org.	Package
7:0	Reserved.	
15:8	Maximum Non-Turbo Ratio (R/O) This is the ratio of the frequency that invariant TSC runs at. Frequency = ratio * 100 MHz.	Package
27:16	Reserved.	
28	Programmable Ratio Limit for Turbo Mode (R/O) When set to 1, indicates that Programmable Ratio Limit for Turbo mode is enabled. When set to 0, indicates Programmable Ratio Limit for Turbo mode is disabled.	Package
29	Programmable TDP Limit for Turbo Mode (R/O) When set to 1, indicates that TDP Limit for Turbo mode is programmable. When set to 0, indicates TDP Limit for Turbo mode is not programmable.	Package
39:30	Reserved.	
47:40	Maximum Efficiency Ratio (R/O) This is the minimum ratio (maximum efficiency) that the processor can operate, in units of 100MHz.	Package
63:48	Reserved.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: E2H, 226	MSR_PKG_CST_CONFIG_CONTROL	
C-State Configuration Control (R/W)		Package
2:0	Package C-State Limit (R/W)	
	Specifies the lowest C-state for the package. This feature does not limit the processor core C-state. The power-on default value from bit[2:0] of this register reports the deepest package C-state the processor is capable to support when manufactured. It is recommended that BIOS always read the power-on default value reported from this bit field to determine the supported deepest C-state on the processor and leave it as default without changing it. 000b - C0/C1 (No package C-state support)	
	001b - C2	
	010b - C6 (non retention)*	
	011b - C6 (Retention)*	
	100b - Reserved	
	101b - Reserved	
	110b - Reserved	
	111b - No package C-state limit. All C-States supported by the processor are available.	
	Note: C6 retention mode provides more power saving than C6 non- retention mode. Limiting the package to C6 non retention mode does prevent the MSR_PKG_C6_RESIDENCY counter (MSR 3F9h) from being incremented.	
9:3	Reserved.	
10	I/O MWAIT Redirection Enable (R/W)	
	When set, will map IO_read instructions sent to IO registers at MSR_PMG_IO_CAPTURE_BASE[15:0] to MWAIT instructions.	
14:11	Reserved.	
15	CFG Lock (R/O)	
	When set, locks bits [15:0] of this register for further writes until the next reset occurs.	
25	Reserved.	
26	C1 State Auto Demotion Enable (R/W)	
	When set, the processor will conditionally demote C3/C6/C7 requests to C1 based on uncore auto-demote information.	
27	Reserved.	
28	C1 State Auto Undemotion Enable (R/W)	
	When set, enables Undemotion from Demoted C1.	
29	PKG C-State Auto Demotion Enable (R/W)	
	When set, enables Package C state demotion.	
63:30	Reserved.	
Register Address: E4H, 228	MSR_PMG_IO_CAPTURE_BASE	
Power Management IO Capture Base (I		Tile

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
15:0	LVL_2 Base Address (R/W)	
	Microcode will compare IO-read zone to this base address to determine if an MWAIT(C2/3/4) needs to be issued instead of the IO-read. Should be programmed to the chipset Plevel_2 IO address.	
22:16	C-State Range (R/W)	
	The IO-port block size in which IO-redirection will be executed (0-127). Should be programmed based on the number of LVLx registers existing in the chipset.	
63:23	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency Cloc See Table 2-2.	k Count (R/W)	Thread
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock C See Table 2-2.	ount (R/W)	Thread
Register Address: FEH, 254	IA32_MTRRCAP	
Memory Type Range Register (R/O) See Table 2-2.		Core
Register Address: 13CH, 316	MSR_FEATURE_CONFIG	
AES Configuration (RW-L)		Соге
Privileged post-BIOS agent must provid	le a #GP handler to handle unsuccessful read of this MSR.	
1:0	AES Configuration (RW-L)	
	Upon a successful read of this MSR, the configuration of AES instruction set availability is as follows:	
	11b: AES instructions are not available until next RESET.	
	Otherwise, AES instructions are available.	
	Note, the AES instruction set is not available if read is unsuccessful. If the configuration is not 01b, AES instructions can be mis-configured if a privileged agent unintentionally writes 11b.	
63:2	Reserved.	
Register Address: 140H, 320	MISC_FEATURE_ENABLES	
MISC_FEATURE_ENABLES		Thread
0	Reserved.	
1	User Mode MONITOR and MWAIT (R/W)	
	If set to 1, the MONITOR and MWAIT instructions do not cause invalid- opcode exceptions when executed with CPL > 0 or in virtual-8086 mode. If MWAIT is executed when CPL > 0 or in virtual-8086 mode, and if EAX indicates a C-state other than C0 or C1, the instruction operates as if EAX indicated the C-state C1.	
63:2	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.	1	Thread
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.		Thread
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.	1	Thread
Register Address: 17AH, 378	IA32_MCG_STATUS	
See Table 2-2.		Thread
Register Address: 17DH, 381	MSR_SMM_MCA_CAP	
Enhanced SMM Capabilities (SMM-RO) Reports SMM capability Enhancement.	Accessible only while in SMM.	Thread
31:0	Bank Support (SMM-RO) One bit per MCA bank. If the bit is set, that bank supports Enhanced MCA (Default all 0; does not support EMCA).	
55:32	Reserved.	
56	Targeted SMI (SMM-RO) Set if targeted SMI is supported.	
57	SMM_CPU_SVRSTR (SMM-RO) Set if SMM SRAM save/restore feature is supported.	
58	SMM_CODE_ACCESS_CHK (SMM-RO) Set if SMM code access check feature is supported.	
59	Long_Flow_Indication (SMM-RO) If set to 1, indicates that the SMM long flow indicator is supported and a host-space interface available to SMM handler.	
63:60	Reserved.	
Register Address: 186H, 390	IA32_PERFEVTSEL0	·
Performance Monitoring Event Select F See Table 2-2.	Register (R/W)	Thread
7:0	Event Select.	
15:8	UMask.	
16	USR.	
17	OS.	
18	Edge.	
19	PC.	
20	INT.	
21	AnyThread.	
22	EN.	
23	INV.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
31:24	CMASK.	
63:32	Reserved.	
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Thread
Register Address: 198H, 408	IA32_PERF_STATUS	
See Table 2-2.		Package
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Thread
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Thread
See Table 2-2.		
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)		Module
See Table 2-2.		
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Module
See Table 2-2.		
0	Thermal Status (R/O)	
1	Thermal Status Log (R/WCO)	
2	PROTCHOT # or FORCEPR# Status (R/O)	
3	PROTCHOT # or FORCEPR# Log (R/WCO)	
4	Critical Temperature Status (R/O)	
5	Critical Temperature Status Log (R/WCO)	
6	Thermal Threshold #1 Status (R/O)	
7	Thermal Threshold #1 Log (R/WCO)	
8	Thermal Threshold #2 Status (R/O)	
9	Thermal Threshold #2 Log (R/WCO)	
10	Power Limitation Status (R/O)	
11	Power Limitation Log (RWC0)	
15:12	Reserved.	
22:16	Digital Readout (R/O)	
26:23	Reserved.	
30:27	Resolution in Degrees Celsius (R/O)	
31	Reading Valid (R/O)	
63:32	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Enable Misc. Processor Features (R/V	V)	Thread
Allows a variety of processor function	ns to be enabled and disabled.	
0	Fast-Strings Enable	
2:1	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	
6:4	Reserved.	
7	Performance Monitoring Available (R)	
10:8	Reserved.	
11	Branch Trace Storage Unavailable (R/O)	
12	Processor Event Based Sampling Unavailable (R/O)	
15:13	Reserved.	
16	Enhanced Intel SpeedStep Technology Enable (R/W)	
18	ENABLE MONITOR FSM (R/W)	
21:19	Reserved.	
22	Limit CPUID Maxval (R/W)	
23	xTPR Message Disable (R/W)	
33:24	Reserved.	
34	XD Bit Disable (R/W)	
	See Table 2-3.	
37:35	Reserved.	
38	Turbo Mode Disable (R/W)	
63:39	Reserved.	
Register Address: 1A2H, 418	MSR_TEMPERATURE_TARGET	
Temperature Target		Package
15:0	Reserved.	
23:16	Temperature Target (R)	
29:24	Target Offset (R/W)	
63:30	Reserved.	
Register Address: 1A4H, 420	MSR_MISC_FEATURE_CONTROL	
Miscellaneous Feature Control (R/W)		
0	DCU Hardware Prefetcher Disable (R/W)	Соге
	If 1, disables the L1 data cache prefetcher.	
1	L2 Hardware Prefetcher Disable (R/W)	Core
	If 1, disables the L2 hardware prefetcher.	
63:2	Reserved.	
Register Address: 1A6H, 422	MSR_OFFCORE_RSP_0	
Offcore Response Event Select Regis	ster (R/W)	Shared

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 1A7H, 423	MSR_OFFCORE_RSP_1	
Offcore Response Event Select Registe	r (R/W)	Shared
Register Address: 1ADH, 429	MSR_TURBO_RATIO_LIMIT	
Maximum Ratio Limit of Turbo Mode fo	r Groups of Cores (R/W)	Package
0	Reserved.	
7:1	Maximum Number of Cores in Group O	Package
	Number active processor cores which operates under the maximum ratio limit for group 0.	
15:8	Maximum Ratio Limit for Group 0	Package
	Maximum turbo ratio limit when the number of active cores are not more than the group 0 maximum core count.	
20:16	Number of Incremental Cores Added to Group 1	Package
	Group 1, which includes the specified number of additional cores plus the cores in group 0, operates under the group 1 turbo max ratio limit = "group 0 Max ratio limit" - "group ratio delta for group 1".	
23:21	Group Ratio Delta for Group 1	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit to Group 0.	
28:24	Number of Incremental Cores Added to Group 2	Package
	Group 2, which includes the specified number of additional cores plus all the cores in group 1, operates under the group 2 turbo max ratio limit = "group 1 Max ratio limit" - "group ratio delta for group 2".	
31:29	Group Ratio Delta for Group 2	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 1.	
36:32	Number of Incremental Cores Added to Group 3	Package
	Group 3, which includes the specified number of additional cores plus all the cores in group 2, operates under the group 3 turbo max ratio limit = "group 2 Max ratio limit" - "group ratio delta for group 3".	
39:37	Group Ratio Delta for Group 3	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 2.	
44:40	Number of Incremental Cores Added to Group 4	Package
	Group 4, which includes the specified number of additional cores plus all the cores in group 3, operates under the group 4 turbo max ratio limit = "group 3 Max ratio limit" - "group ratio delta for group 4".	
47:45	Group Ratio Delta for Group 4	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 3.	
52:48	Number of Incremental Cores Added to Group 5	Package
	Group 5, which includes the specified number of additional cores plus all the cores in group 4, operates under the group 5 turbo max ratio limit = "group 4 Max ratio limit" - "group ratio delta for group 5".	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
55:53	Group Ratio Delta for Group 5	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 4.	
60:56	Number of Incremental Cores Added to Group 6	Package
	Group 6, which includes the specified number of additional cores plus all the cores in group 5, operates under the group 6 turbo max ratio limit = "group 5 Max ratio limit" - "group ratio delta for group 6".	
63:61	Group Ratio Delta for Group 6	Package
	An unsigned integer specifying the ratio decrement relative to the Max ratio limit for Group 5.	
Register Address: 1B0H, 432	IA32_ENERGY_PERF_BIAS	
See Table 2-2.		Thread
Register Address: 1B1H, 433	IA32_PACKAGE_THERM_STATUS	
See Table 2-2.		Package
Register Address: 1B2H, 434	IA32_PACKAGE_THERM_INTERRUPT	
See Table 2-2.		Package
Register Address: 1C8H, 456	MSR_LBR_SELECT	
Last Branch Record Filtering Select Reg	jister (R/W)	Thread
See Section 19.9.2, "Filtering of Last Br	anch Records."	
0	CPL_EQ_0	
1	CPL_NEQ_0	
2	JCC	
3	NEAR_REL_CALL	
4	NEAR_IND_CALL	
5	NEAR_RET	
6	NEAR_IND_JMP	
7	NEAR_REL_JMP	
8	FAR_BRANCH	
63:9	Reserved.	
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS	
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-2) that points See MSR_LASTBRANCH_0_FROM_IP.	to the MSR containing the most recent branch record.	Thread
Register Address: 1D9H, 473	IA32_DEBUGCTL	1
Debug Control (R/W)		Thread
0	LBR	
-	Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.	

Table 2-61. Selected MSRs Supported by Intel [®] Xeon Phi [™] Processors with a CPUID Signature
DisplayFamily_DisplayModel Value of 06_57H or 06_85H (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
1	BTF	
	Setting this bit to 1 enables the processor to treat EFLAGS.TF as single- step on branches instead of single-step on instructions.	
5:2	Reserved.	
6	TR	
	Setting this bit to 1 enables branch trace messages to be sent.	
7	BTS	
	Setting this bit enables branch trace messages (BTMs) to be logged in a BTS buffer.	
8	BTINT	
	When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full.	
9	BTS_OFF_OS	
	When set, BTS or BTM is skipped if CPL = 0.	
10	BTS_OFF_USR	
	When set, BTS or BTM is skipped if CPL > 0.	
11	FREEZE_LBRS_ON_PMI	
	When set, the LBR stack is frozen on a PMI request.	
12	FREEZE_PERFMON_ON_PMI	
	When set, each ENABLE bit of the global counter control MSR are frozen (address 3BFH) on a PMI request.	
13	Reserved.	
14	FREEZE_WHILE_SMM	
	When set, freezes PerfMon and trace messages while in SMM.	
31:15	Reserved.	
Register Address: 1DDH, 477	MSR_LER_FROM_LIP	
Last Exception Record from Linear IP (R)	Thread
Register Address: 1DEH, 478	MSR_LER_TO_LIP	
Last Exception Record to Linear IP (R)		Thread
Register Address: 1F2H, 498	IA32_SMRR_PHYSBASE	
See Table 2-2.		Core
Register Address: 1F3H, 499	IA32_SMRR_PHYSMASK	
See Table 2-2.		Соге
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0	
See Table 2-2.		Соге
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO	
See Table 2-2.		Соге
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1	•

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
See Table 2-2.		Соге
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1	
See Table 2-2.		Соге
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2	
See Table 2-2.		Core
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2	
See Table 2-2.		Core
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3	
See Table 2-2.		Соге
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3	÷
See Table 2-2.		Core
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4	
See Table 2-2.	-	Core
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4	·
See Table 2-2.		Core
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5	÷
See Table 2-2.		Соге
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5	÷
See Table 2-2.		Соге
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6	·
See Table 2-2.		Соге
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6	
See Table 2-2.		Соге
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7	
See Table 2-2.		Соге
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7	
See Table 2-2.		Соге
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000	
See Table 2-2.		Соге
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000	
See Table 2-2.		Core
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000	
See Table 2-2.		Core
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000	1
See Table 2-2.		Core
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000	
See Table 2-2.	-	Соге

Register Address: Hex, Decimal	Register Nam	e
Register Information / Bit Fields	Bit Description	Scope
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000	
See Table 2-2.	•	Соге
Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000	
See Table 2-2.	•	Соге
Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000	
See Table 2-2.	•	Соге
Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	
See Table 2-2.	•	Core
Register Address: 26EH, 622	IA32_MTRR_FIX4K_F0000	
See Table 2-2.		Core
Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000	
See Table 2-2.	•	Core
Register Address: 277H, 631	IA32_PAT	
See Table 2-2.	•	Core
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)	•	Соге
See Table 2-2.		
Register Address: 309H, 777	IA32_FIXED_CTR0	
Fixed-Function Performance Counter Re	egister 0 (R/W)	Thread
See Table 2-2.		
Register Address: 30AH, 778	IA32_FIXED_CTR1	
Fixed-Function Performance Counter Re See Table 2-2.	egister 1 (R/W)	Thread
Register Address: 30BH, 779	IA32_FIXED_CTR2	
Fixed-Function Performance Counter Re See Table 2-2.	egister 2 (R/W)	Thread
Register Address: 345H, 837	IA32_PERF_CAPABILITIES	
See Table 2-2. See Section 19.4.1, "IA32	2_DEBUGCTL MSR."	Package
Register Address: 38DH, 909	IA32_FIXED_CTR_CTRL	
Fixed-Function-Counter Control Registe	r (R/W)	Thread
See Table 2-2.		
Register Address: 38EH, 910	IA32_PERF_GLOBAL_STATUS	
See Table 2-2.		Thread
Register Address: 38FH, 911	IA32_PERF_GLOBAL_CTRL	
See Table 2-2.	· · · · · · · · · · · · · · · · · · ·	Thread
Register Address: 390H, 912	IA32_PERF_GLOBAL_OVF_CTRL	
See Table 2-2.		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)	
See Table 2-2.		Thread
Register Address: 3F8H, 1016	MSR_PKG_C3_RESIDENCY	
Note: C-state values are processor spe parameters or ACPI C-states.	cific C-state code names, unrelated to MWAIT extension C-state	Package
63:0	Package C3 Residency Counter (R/O)	
Register Address: 3F9H, 1017	MSR_PKG_C6_RESIDENCY	
63:0	Package C6 Residency Counter (R/O)	Package
Register Address: 3FAH, 1018	MSR_PKG_C7_RESIDENCY	
63:0	Package C7 Residency Counter (R/O)	Package
Register Address: 3FCH, 1020	MSR_MCO_RESIDENCY	
Note: C-state values are processor spe parameters or ACPI C-states.	cific C-state code names, unrelated to MWAIT extension C-state	Module
63:0	Module CO Residency Counter (R/O)	
Register Address: 3FDH, 1021	MSR_MC6_RESIDENCY	
63:0	Module C6 Residency Counter (R/O)	Module
Register Address: 3FFH, 1023	MSR_CORE_C6_RESIDENCY	
Note: C-state values are processor spe parameters or ACPI C-states.	cific C-state code names, unrelated to MWAIT extension C-state	Core
63:0	CORE C6 Residency Counter (R/O)	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N	1SRs."	Core
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 17.3.2.2, "IA32_MCi_STAT	US MSRS."	Соге
Register Address: 402H, 1026	IA32_MCO_ADDR	·
See Section 17.3.2.3, "IA32_MCi_ADDF	R MSRs.″	Соге
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N		Соге
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.2, "IA32_MCi_STAT		Соге
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL N		Core
Register Address: 409H, 1033	IA32_MC2_STATUS	•
See Section 17.3.2.2, "IA32_MCi_STAT		Core
Register Address: 40AH, 1034	IA32_MC2_ADDR	•
See Section 17.3.2.3, "IA32_MCi_ADDF		Соге
Register Address: 40CH, 1036	IA32_MC3_CTL	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 40DH, 1037	IA32_MC3_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS."	Соге
Register Address: 40EH, 1038	IA32_MC3_ADDR	•
See Section 17.3.2.3, "IA32_MCi_ADDR I	YSRs."	Соге
Register Address: 410H, 1040	IA32_MC4_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Core
Register Address: 411H, 1041	IA32_MC4_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS."	Соге
Register Address: 412H, 1042	IA32_MC4_ADDR	
MSR_MC4_STATUS register is clear.	MSRs." not implemented or contains no address if the ADDRV flag in the , all reads and writes to this MSR will cause a general-protection	Core
Register Address: 414H, 1044	IA32_MC5_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MS	Rs."	Package
Register Address: 415H, 1045	IA32_MC5_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATU	S MSRS."	Package
Register Address: 416H, 1046	IA32_MC5_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR N	YSRs."	Package
Register Address: 4C1H, 1217	IA32_A_PMCO	
See Table 2-2.		Thread
Register Address: 4C2H, 1218	IA32_A_PMC1	
See Table 2-2.		Thread
Register Address: 600H, 1536	IA32_DS_AREA	
DS Save Area (R/W) See Table 2-2.		Thread
Register Address: 606H, 1542	MSR_RAPL_POWER_UNIT	
Unit Multipliers Used in RAPL Interfaces	(R/O)	Package
3:0	Power Units See Section 16.10.1, "RAPL Interfaces."	Package
7:4	Reserved.	Package
12:8	Energy Status Units Energy related information (in Joules) is based on the multiplier, 1/2^ESU; where ESU is an unsigned integer represented by bits 12:8. Default value is 0EH (or 61 micro-joules).	Package
15:13	Reserved.	Package
19:16	Time Units See Section 16.10.1, "RAPL Interfaces."	Package

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
63:20	Reserved.	
Register Address: 60DH, 1549	MSR_PKG_C2_RESIDENCY	
Note: C-state values are processor spe parameters or ACPI C-states.	cific C-state code names, unrelated to MWAIT extension C-state	Package
63:0	Package C2 Residency Counter (R/O)	
Register Address: 610H, 1552	MSR_PKG_POWER_LIMIT	
PKG RAPL Power Limit Control (R/W)		Package
See Section 16.10.3, "Package RAPL D	omain."	
Register Address: 611H, 1553	MSR_PKG_ENERGY_STATUS	
PKG Energy Status (R/O) See Section 16.10.3, "Package RAPL D	omain."	Package
Register Address: 613H, 1555	MSR_PKG_PERF_STATUS	
PKG Perf Status (R/O) See Section 16.10.3, "Package RAPL D	omain."	Package
Register Address: 614H, 1556	MSR_PKG_POWER_INFO	
PKG RAPL Parameters (R/W) See Section 16.10.3, "Package RAPL D	omain."	Package
Register Address: 618H, 1560	MSR_DRAM_POWER_LIMIT	
DRAM RAPL Power Limit Control (R/W) See Section 16.10.5, "DRAM RAPL Don		Package
Register Address: 619H, 1561	MSR_DRAM_ENERGY_STATUS	
DRAM Energy Status (R/O) See Section 16.10.5, "DRAM RAPL Don	nain."	Package
Register Address: 61BH, 1563	MSR_DRAM_PERF_STATUS	
DRAM Performance Throttling Status (R/O)	Package
See Section 16.10.5, "DRAM RAPL Don	nain."	
Register Address: 61CH, 1564	MSR_DRAM_POWER_INFO	
DRAM RAPL Parameters (R/W) See Section 16.10.5, "DRAM RAPL Don	nain."	Package
Register Address: 638H, 1592	MSR_PP0_POWER_LIMIT	
PPO RAPL Power Limit Control (R/W)		Package
See Section 16.10.4, "PPO/PP1 RAPL D	Domains."	
Register Address: 639H, 1593	MSR_PP0_ENERGY_STATUS	
PPO Energy Status (R/O)		Package
See Section 16.10.4, "PPO/PP1 RAPL [Domains."	
Register Address: 648H, 1608	MSR_CONFIG_TDP_NOMINAL	
Base TDP Ratio (R/O)		Package
See Table 2-25.		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 649H, 1609	MSR_CONFIG_TDP_LEVEL1	
ConfigTDP Level 1 ratio and power lev	vel (R/O)	Package
See Table 2-25.		
Register Address: 64AH, 1610	MSR_CONFIG_TDP_LEVEL2	
ConfigTDP Level 2 ratio and power lev	vel (R/O)	Package
See Table 2-25.		
Register Address: 64BH, 1611	MSR_CONFIG_TDP_CONTROL	
ConfigTDP Control (R/W)		Package
See Table 2-25.		
Register Address: 64CH, 1612	MSR_TURBO_ACTIVATION_RATIO	
ConfigTDP Control (R/W)		Package
See Table 2-25.		
Register Address: 690H, 1680	MSR_CORE_PERF_LIMIT_REASONS	
Indicator of Frequency Clipping in Proc		Package
(Frequency refers to processor core f	requency.)	
0	PROCHOT Status (RO)	
1	Thermal Status (R0)	
5:2	Reserved.	
6	VR Therm Alert Status (R0)	
7	Reserved.	
8	Electrical Design Point Status (R0)	
63:9	Reserved.	
Register Address: 6E0H, 1760	IA32_TSC_DEADLINE	
TSC Target of Local APIC's TSC Deadlin	ne Mode (R/W)	Core
See Table 2-2.		
Register Address: 802H, 2050	IA32_X2APIC_APICID	
x2APIC ID Register (R/O)		Thread
Register Address: 803H, 2051	IA32_X2APIC_VERSION	
x2APIC Version Register (R/O)		Thread
Register Address: 808H, 2056	IA32_X2APIC_TPR	·
x2APIC Task Priority Register (R/W)		Thread
Register Address: 80AH, 2058	IA32_X2APIC_PPR	
x2APIC Processor Priority Register (R	/0)	Thread
Register Address: 80BH, 2059	IA32_X2APIC_EOI	
x2APIC EOI Register (W/O)		Thread
Register Address: 80DH, 2061	IA32_X2APIC_LDR	
x2APIC Logical Destination Register (F		Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 80FH, 2063	IA32_X2APIC_SIVR	
x2APIC Spurious Interrupt Vector Regis	ter (R/W)	Thread
Register Address: 810H, 2064	IA32_X2APIC_ISR0	
x2APIC In-Service Register Bits [31:0] (I	+ R/O)	Thread
Register Address: 811H, 2065	IA32_X2APIC_ISR1	
x2APIC In-Service Register Bits [63:32]	(R/O)	Thread
Register Address: 812H, 2066	IA32_X2APIC_ISR2	
x2APIC In-Service Register Bits [95:64]	(R/O)	Thread
Register Address: 813H, 2067	IA32_X2APIC_ISR3	
x2APIC In-Service Register Bits [127:96	j (R/O)	Thread
Register Address: 814H, 2068	IA32_X2APIC_ISR4	
x2APIC In-Service Register Bits [159:12	8] (R/O)	Thread
Register Address: 815H, 2069	IA32_X2APIC_ISR5	
x2APIC In-Service Register Bits [191:16	io] (R/O)	Thread
Register Address: 816H, 2070	IA32_X2APIC_ISR6	
x2APIC In-Service Register Bits [223:19)2] (R/O)	Thread
Register Address: 817H, 2071	IA32_X2APIC_ISR7	
x2APIC In-Service Register Bits [255:22	4] (R/O)	Thread
Register Address: 818H, 2072	IA32_X2APIC_TMR0	
x2APIC Trigger Mode Register Bits [31:)] (R/O)	Thread
Register Address: 819H, 2073	IA32_X2APIC_TMR1	
x2APIC Trigger Mode Register Bits [63:	32] (R/O)	Thread
Register Address: 81AH, 2074	IA32_X2APIC_TMR2	
x2APIC Trigger Mode Register Bits [95:	54] (R/O)	Thread
Register Address: 81BH, 2075	IA32_X2APIC_TMR3	
x2APIC Trigger Mode Register Bits [127	7:96] (R/O)	Thread
Register Address: 81CH, 2076	IA32_X2APIC_TMR4	
x2APIC Trigger Mode Register Bits [159):128] (R/O)	Thread
Register Address: 81DH, 2077	IA32_X2APIC_TMR5	
x2APIC Trigger Mode Register Bits [191	:160] (R/O)	Thread
Register Address: 81EH, 2078	IA32_X2APIC_TMR6	
x2APIC Trigger Mode Register Bits [223	3:192] (R/O)	Thread
Register Address: 81FH, 2079	IA32_X2APIC_TMR7	
x2APIC Trigger Mode Register Bits [255	:224] (R/O)	Thread
Register Address: 820H, 2080	IA32_X2APIC_IRR0	
x2APIC Interrupt Request Register Bits	[31:0] (R/0)	Thread
Register Address: 821H, 2081	IA32_X2APIC_IRR1	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
x2APIC Interrupt Request Register B	its [63:32] (R/O)	Thread
Register Address: 822H, 2082	IA32_X2APIC_IRR2	
x2APIC Interrupt Request Register B	its [95:64] (R/O)	Thread
Register Address: 823H, 2083	IA32_X2APIC_IRR3	
x2APIC Interrupt Request Register B	its [127:96] (R/O)	Thread
Register Address: 824H, 2084	IA32_X2APIC_IRR4	
x2APIC Interrupt Request Register B	its [159:128] (R/O)	Thread
Register Address: 825H, 2085	IA32_X2APIC_IRR5	
x2APIC Interrupt Request Register B	its [191:160] (R/O)	Thread
Register Address: 826H, 2086	IA32_X2APIC_IRR6	
x2APIC Interrupt Request Register B	its [223:192] (R/O)	Thread
Register Address: 827H, 2087	IA32_X2APIC_IRR7	
x2APIC Interrupt Request Register B	its [255:224] (R/O)	Thread
Register Address: 828H, 2088	IA32_X2APIC_ESR	
x2APIC Error Status Register (R/W)		Thread
Register Address: 82FH, 2095	IA32_X2APIC_LVT_CMCI	·
x2APIC LVT Corrected Machine Check	<pre>c Interrupt Register (R/W)</pre>	Thread
Register Address: 830H, 2096	IA32_X2APIC_ICR	
x2APIC Interrupt Command Register	(R/W)	Thread
Register Address: 832H, 2098	IA32_X2APIC_LVT_TIMER	
x2APIC LVT Timer Interrupt Register	(R/W)	Thread
Register Address: 833H, 2099	IA32_X2APIC_LVT_THERMAL	
x2APIC LVT Thermal Sensor Interrup	t Register (R/W)	Thread
Register Address: 834H, 2100	IA32_X2APIC_LVT_PMI	
x2APIC LVT Performance Monitor Re	gister (R/W)	Thread
Register Address: 835H, 2101	IA32_X2APIC_LVT_LINTO	
x2APIC LVT LINTO Register (R/W)		Thread
Register Address: 836H, 2102	IA32_X2APIC_LVT_LINT1	
x2APIC LVT LINT1 Register (R/W)		Thread
Register Address: 837H, 2103	IA32_X2APIC_LVT_ERROR	
x2APIC LVT Error Register (R/W)	+	Thread
Register Address: 838H, 2104	IA32_X2APIC_INIT_COUNT	
x2APIC Initial Count Register (R/W)		Thread
Register Address: 839H, 2105	IA32_X2APIC_CUR_COUNT	
x2APIC Current Count Register (R/O)		Thread
Register Address: 83EH, 2110	IA32_X2APIC_DIV_CONF	
x2APIC Divide Configuration Register	(R/W)	Thread

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 83FH, 2111	IA32_X2APIC_SELF_IPI	
x2APIC Self IPI Register (W/O)		Thread
Register Address: C000_0080H	IA32_EFER	
Extended Feature Enables See Table 2-2.		Thread
Register Address: C000_0081H	IA32_STAR	
System Call Target Address (R/W) See Table 2-2.		Thread
Register Address: C000_0082H	IA32_LSTAR	
IA-32e Mode System Call Target Addres See Table 2-2.	s (R/W)	Thread
Register Address: C000_0084H	IA32_FMASK	
System Call Flag Mask (R/W) See Table 2-2.		Thread
Register Address: C000_0100H	IA32_FS_BASE	
Map of BASE Address of FS (R/W) See Table 2-2.		Thread
Register Address: C000_0101H	IA32_GS_BASE	
Map of BASE Address of GS (R/W) See Table 2-2.		Thread
Register Address: C000_0102H	IA32_KERNEL_GS_BASE	
Swap Target of BASE Address of GS (R/ See Table 2-2.	W)	Thread
Register Address: C000_0103H	IA32_TSC_AUX	
AUXILIARY TSC Signature (R/W) See Table 2-2		Thread

Table 2-62 lists model-specific registers that are supported by the Intel[®] Xeon Phi[™] processor 7215, 7285, 7295 series based on the Knights Mill microarchitecture.

Table 2-62. Additional MSRs Supported by the Intel[®] Xeon Phi[™] Processor 7215, 7285, 7295 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Register Address: 9BH, 155	IA32_SMM_MONITOR_CTL	
SMM Monitor Configuration (R/W)		Соге
This MSR is readable only if VMX is enabled, and writeable only if VMX is enabled and in SMM mode, and is used to configure the VMX MSEG base address. See Table 2-2.		
Register Address: 480H, 1152 IA32_VMX_BASIC		

Table 2-62. Additional MSRs Supported by the Intel® Xeon Phi™ Processor 7215, 7285, 7295 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Reporting Register of Basic VMX Capal See Table 2-2.	ilities (R/O)	Core
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin-ba See Table 2-2.	sed VM-execution Controls (R/O)	Core
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Register of Prima	y Processor-based VM-execution Controls (R/O)	Core
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM-ex See Table 2-2.	it Controls (R/O)	Core
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM-er See Table 2-2.	try Controls (R/O)	Core
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous VI See Table 2-2.	MX Capabilities (R/O)	Core
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CRO B See Table 2-2.	its Fixed to 0 (R/O)	Core
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CRO B See Table 2-2.	its Fixed to 1 (R/O)	Core
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CR4 B See Table 2-2.	its Fixed to 0 (R/O)	Core
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1	
Capability Reporting Register of CR4 B See Table 2-2.	its Fixed to 1 (R/O)	Core
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM	
Capability Reporting Register of VMCS See Table 2-2.	Field Enumeration (R/O)	Core
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
Capability Reporting Register of Secon See Table 2-2.	dary Processor-Based VM-Execution Controls (R/O)	Core
Register Address: 48CH, 1164	IA32_VMX_EPT_VPID_ENUM	
Capability Reporting Register of EPT a See Table 2-2.	nd VPID (R/O)	Core
Register Address: 48DH, 1165	IA32_VMX_TRUE_PINBASED_CTLS	· ·

Table 2-62. Additional MSRs Supported by the Intel[®] Xeon Phi[™] Processor 7215, 7285, 7295 Series with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Scope
Capability Reporting Register of Pin-Based VM-Execution Flex Controls (R/O) See Table 2-2.		Core
Register Address: 48EH, 1166	IA32_VMX_TRUE_PROCBASED_CTLS	
Capability Reporting Register of Primar See Table 2-2.	y Processor-Based VM-Execution Flex Controls (R/O)	Core
Register Address: 48FH, 1167	IA32_VMX_TRUE_EXIT_CTLS	
Capability Reporting Register of VM-Exit Flex Controls (R/O) See Table 2-2.		Соге
Register Address: 490H, 1168	IA32_VMX_TRUE_ENTRY_CTLS	
Capability Reporting Register of VM-En See Table 2-2.	try Flex Controls (R/O)	Core
Register Address: 491H, 1169	IA32_VMX_FMFUNC	
Capability Reporting Register of VM-Fu See Table 2-2.	nction Controls (R/O)	Core

2.19 MSRS IN THE PENTIUM® 4 AND INTEL® XEON® PROCESSORS

Table 2-63 lists MSRs (architectural and model-specific) that are defined across processor generations based on Intel NetBurst microarchitecture. The processor can be identified by its CPUID signatures of DisplayFamily encoding of 0FH, see Table 2-1.

- MSRs with an "IA32_" prefix are designated as "architectural." This means that the functions of these MSRs and their addresses remain the same for succeeding families of IA-32 processors.
- MSRs with an "MSR_" prefix are model specific with respect to address functionalities. The column "Model Availability" lists the model encoding value(s) within the Pentium 4 and Intel Xeon processor family at the specified register address. The model encoding value of a processor can be queried using CPUID. See "CPUID—CPU Identification" in Chapter 3 of the Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 2A.

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: OH, O	IA32_P5_MC_ADDR		
See Section 2.23, "MSRs in Pentium	Processors."	0, 1, 2, 3, 4, 6	Shared
Register Address: 1H, 1	IA32_P5_MC_TYPE		
See Section 2.23, "MSRs in Pentium	Processors."	0, 1, 2, 3, 4, 6	Shared
Register Address: 6H, 6	IA32_MONITOR_FILTER_LINE_SIZE		
See Section 10.10.5, "Monitor/Mwa	it Address Range Determination."	3, 4, 6	Shared
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER		
Time Stamp Counter		0, 1, 2, 3, 4, 6	Unique
See Table 2-2.			

Register Address: Hex, Decimal	Register Name	,	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
	r 32 bits are writable. On any write to the lower 32 bits, the upper amily OFH, models 3 and 4: all 64 bits are writable.		
Register Address: 17H, 23	IA32_PLATFORM_ID		
Platform ID (R)		0, 1, 2, 3, 4, 6	Shared
See Table 2-2.			
The operating system can use this proper microcode update to load.	MSR to determine "slot" information for the processor and the		
Register Address: 1BH, 27	IA32_APIC_BASE		
APIC Location and Status (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2. See Section 12.4.4,	'Local APIC Status and Location."		
Register Address: 2AH, 42	MSR_EBC_HARD_POWERON		
Processor Hard Power-On Configur	ation	0, 1, 2, 3, 4, 6	Shared
(R/W) Enables and disables process	or features.		
(R) Indicates current processor con-	figuration.		
0	Output Tri-state Enabled (R)		
	Indicates whether tri-state output is enabled (1) or disabled (0) as set by the strapping of SMI#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
1	Execute BIST (R) Indicates whether the execution of the BIST is enabled (1) or disabled (0) as set by the strapping of INIT#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
2	In Order Queue Depth (R) Indicates whether the in order queue depth for the system bus is 1 (1) or up to 12 (0) as set by the strapping of A7#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
3	MCERR# Observation Disabled (R) Indicates whether MCERR# observation is enabled (0) or disabled (1) as determined by the strapping of A9#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
4	BINIT# Observation Enabled (R) Indicates whether BINIT# observation is enabled (0) or disabled (1) as determined by the strapping of A10#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.		
6:5	APIC Cluster ID (R) Contains the logical APIC cluster ID value as set by the strapping of A12# and A11#. The logical cluster ID value is written into the field on the deassertion of RESET#; the field is set to 1 when the address bus signal is asserted.		

Register Address: Hex, Decimal	Register Name	r Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹	
7	Bus Park Disable (R)			
	Indicates whether bus park is enabled (0) or disabled (1) as set by the strapping of A15#. The value in this bit is written on the deassertion of RESET#; the bit is set to 1 when the address bus signal is asserted.			
11:8	Reserved.			
13:12	Agent ID (R)			
	Contains the logical agent ID value as set by the strapping of BR[3:0]. The logical ID value is written into the field on the deassertion of RESET#; the field is set to 1 when the address bus signal is asserted.			
63:14	Reserved.			
Register Address: 2BH, 43	MSR_EBC_SOFT_POWERON			
Processor Soft Power-On Configura	ition (R/W)	0, 1, 2, 3, 4, 6	Shared	
Enables and disables processor feat	tures.			
0	RCNT/SCNT On Request Encoding Enable (R/W)			
	Controls the driving of RCNT/SCNT on the request encoding. Set to enable (1); clear to disabled (0, default).			
1	Data Error Checking Disable (R/W)			
	Set to disable system data bus parity checking; clear to enable parity checking.			
2	Response Error Checking Disable (R/W)			
	Set to disable (default); clear to enable.			
З	Address/Request Error Checking Disable (R/W)			
	Set to disable (default); clear to enable.			
4	Initiator MCERR# Disable (R/W)			
	Set to disable MCERR# driving for initiator bus requests (default); clear to enable.			
5	Internal MCERR# Disable (R/W)			
	Set to disable MCERR# driving for initiator internal errors (default); clear to enable.			
6	BINIT# Driver Disable (R/W)			
	Set to disable BINIT# driver (default); clear to enable driver.			
63:7	Reserved.			
Register Address: 2CH, 44	MSR_EBC_FREQUENCY_ID			
Processor Frequency Configuration		2,3, 4, 6	Shared	
	es according to the MODEL value in the CPUID version information. s to Pentium 4 and Xeon Processors with MODEL encoding equal or			
(R) The field Indicates the current p	rocessor frequency configuration.			
15:0	Reserved.			

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
18:16	Scalable Bus Speed (R/W)		
	Indicates the intended scalable bus speed:		
	EncodingScalable Bus Speed		
	000B 100 MHz (Model 2) 000B 266 MHz (Model 3 or 4)		
	001B 133 MHz		
	010B 200 MHz		
	011B 166 MHz 100B 333 MHz (Model 6)		
	133.33 MHz should be utilized if performing calculation with		
	System Bus Speed when encoding is 001B.		
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 011B.		
	266.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 000B and model encoding = 3 or 4.		
	333.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 100B and model encoding =		
	6. All other values are reserved.		
23:19	Reserved.		
31:24	Core Clock Frequency to System Bus Frequency Ratio (R)		
	The processor core clock frequency to system bus frequency ratio observed at the deassertion of the reset pin.		
63:32	Reserved.		
Register Address: 2CH, 44	MSR_EBC_FREQUENCY_ID		
Processor Frequency Configuration	(R)	0, 1	Shared
	es according to the MODEL value of the CPUID version information. ium 4 and Xeon Processors with MODEL encoding less than 2.		
Indicates current processor freque	ncy configuration.		
20:0	Reserved.		
23:21	Scalable Bus Speed (R/W)		
	Indicates the intended scalable bus speed:		
	Encoding Scalable Bus Speed		
	000B 100 MHz		
	All others values reserved.		
63:24	Reserved.		
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	1	1
Control Features in IA-32 Processo	r (R/W)	3, 4, 6	Unique
See Table 2-2.			
(If CPUID.01H:ECX.[bit 5])			
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
BIOS Update Trigger Register (W)		0, 1, 2, 3, 4, 6	Shared
See Table 2-2.			
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID		
BIOS Update Signature ID (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2.			
Register Address: 9BH, 155	IA32_SMM_MONITOR_CTL		
SMM Monitor Configuration (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: FEH, 254	IA32_MTRRCAP		
MTRR Information		0, 1, 2, 3, 4, 6	Unique
See Section 13.11.1, "MTRR Feature	e Identification."		
Register Address: 174H, 372	IA32_SYSENTER_CS		
CS Register Target for CPL 0 Code (R/W)	0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 6.8.7, "Pe SYSEXIT Instructions."	erforming Fast Calls to System Procedures with the SYSENTER and		
Register Address: 175H, 373	IA32_SYSENTER_ESP		
Stack Pointer for CPL 0 Stack (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 6.8.7, "Pe SYSEXIT Instructions."	erforming Fast Calls to System Procedures with the SYSENTER and		
Register Address: 176H, 374	IA32_SYSENTER_EIP		
CPL 0 Code Entry Point (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 6.8.7, "Pe SYSEXIT Instructions."	erforming Fast Calls to System Procedures with the SYSENTER and		
Register Address: 179H, 377	IA32_MCG_CAP		
Machine Check Capabilities (R)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 17.3.1.1,	"IA32_MCG_CAP MSR."		
Register Address: 17AH, 378	IA32_MCG_STATUS		
Machine Check Status (R)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 17.3.1.2,	"IA32_MCG_STATUS MSR."		
Register Address: 17BH, 379	IA32_MCG_CTL		
Machine Check Feature Enable (R/W	()		
See Table 2-2 and Section 17.3.1.3,	"IA32_MCG_CTL MSR."		
Register Address: 180H, 384	MSR_MCG_RAX		
Machine Check EAX/RAX Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 181H, 385	MSR_MCG_RBX		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Machine Check EBX/RBX Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	ktended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 182H, 386	MSR_MCG_RCX		
Machine Check ECX/RCX Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	ktended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 183H, 387	MSR_MCG_RDX		
Machine Check EDX/RDX Save State	e	0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	ktended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 184H, 388	MSR_MCG_RSI		
Machine Check ESI/RSI Save State		0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 185H, 389	MSR_MCG_RDI		
Machine Check EDI/RDI Save State		0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 186H, 390	MSR_MCG_RBP		
Machine Check EBP/RBP Save State	2	0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	ktended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 187H, 391	MSR_MCG_RSP		
Machine Check ESP/RSP Save State		0, 1, 2, 3, 4, 6	Unique
See Section 17.3.2.6, "IA32_MCG Ex	xtended Machine Check State MSRs."		
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.		
Register Address: 188H, 392	MSR_MCG_RFLAGS		

Register Address: Hex, Decimal	Register Name	imal Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹	
Machine Check EFLAGS/RFLAG Sav	Machine Check EFLAGS/RFLAG Save State		Unique	
See Section 17.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."			
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.			
Register Address: 189H, 393	MSR_MCG_RIP			
Machine Check EIP/RIP Save State	•	0, 1, 2, 3, 4, 6	Unique	
See Section 17.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."			
63:0	Contains register state at time of machine check error. When in non-64-bit modes at the time of the error, bits 63-32 do not contain valid data.			
Register Address: 18AH, 394	MSR_MCG_MISC			
Machine Check Miscellaneous See Section 17.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique	
0	DS			
	When set, the bit indicates that a page assist or page fault occurred during DS normal operation. The processors response is to shut down.			
	The bit is used as an aid for debugging DS handling code. It is the responsibility of the user (BIOS or operating system) to clear this bit for normal operation.			
63:1	Reserved.			
Register Address: 18BH—18FH, 395—399	MSR_MCG_RESERVED1—MSR_MCG_RESERVED5			
Reserved.				
Register Address: 190H, 400	MSR_MCG_R8			
Machine Check R8 See Section 17.3.2.6, "IA32_MCG E	* xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique	
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.			
Register Address: 191H, 401	MSR_MCG_R9			
Machine Check R9D/R9		0, 1, 2, 3, 4, 6	Unique	
See Section 17.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."			
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.			
Register Address: 192H, 402	MSR_MCG_R10			
Machine Check R10 See Section 17.3.2.6, "IA32_MCG E	xtended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique	

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 193H, 403	MSR_MCG_R11		
Machine Check R11	stended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only		
05.0	in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 194H, 404	MSR_MCG_R12		
Machine Check R12 See Section 17326 "IA32 MCC Ex		0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 195H, 405	MSR_MCG_R13		
Machine Check R13 See Section 17.3.2.6, "IA32 MCG Ex		0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 196H, 406	MSR_MCG_R14		
Machine Check R14 See Section 17326 "IA32 MCG Ex	ktended Machine Check State MSRs."	0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 197H, 407	MSR_MCG_R15		
Machine Check R15 See Section 17.3.2.6, "IA32 MCG Ex		0, 1, 2, 3, 4, 6	Unique
63:0	Registers R8-15 (and the associated state-save MSRs) exist only in Intel 64 processors. These registers contain valid information only when the processor is operating in 64-bit mode at the time of the error.		
Register Address: 198H, 408	IA32_PERF_STATUS		
See Table 2-2. See Section 16.1, "Er	nhanced Intel Speedstep® Technology."	3, 4, 6	Unique
Register Address: 199H, 409	IA32_PERF_CTL		
See Table 2-2. See Section 16.1, "Er	nhanced Intel Speedstep® Technology."	3, 4, 6	Unique

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 19AH, 410	IA32_CLOCK_MODULATION		
Thermal Monitor Control (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 16.8.3, "	Software Controlled Clock Modulation."		
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	r	
Thermal Interrupt Control (R/W)		0, 1, 2, 3, 4, 6	Unique
See Section 16.8.2, "Thermal Monit			
Register Address: 19CH, 412	IA32_THERM_STATUS	1	
Thermal Monitor Status (R/W) See Section 16.8.2, "Thermal Monit	or," and Table 2-2.	0, 1, 2, 3, 4, 6	Shared
Register Address: 19DH, 413	MSR_THERM2_CTL		
Thermal Monitor 2 Control			
For Family F, Model 3 processors: W written. When set, it sets the next	hen read, specifies the value of the target TM2 transition last target value for TM2 transition.	3	Shared
For Family F, Model 4 and Model 6 p transition last written. Writes may	processors: When read, specifies the value of the target TM2 cause #GP exceptions.	4, 6	Shared
Register Address: 1A0H, 416	IA32_MISC_ENABLE		
Enable Miscellaneous Processor Fea	atures (R/W)	0, 1, 2, 3, 4, 6	Shared
0	Fast-Strings Enable. See Table 2-2.		
1	Reserved.		
2	x87 FPU Fopcode Compatibility Mode Enable		
3	Thermal Monitor 1 Enable		
	See Section 16.8.2, "Thermal Monitor," and Table 2-2.		
4	Split-Lock Disable		
	When set, the bit causes an #AC exception to be issued instead of a split-lock cycle. Operating systems that set this bit must align system structures to avoid split-lock scenarios.		
	When the bit is clear (default), normal split-locks are issued to the bus.		
_	This debug feature is specific to the Pentium 4 processor.		
5	Reserved.		
6	Third-Level Cache Disable (R/W)		
	When set, the third-level cache is disabled; when clear (default) the third-level cache is enabled. This flag is reserved for processors that do not have a third-level cache.		
	Note that the bit controls only the third-level cache; and only if overall caching is enabled through the CD flag of control register CRO, the page-level cache controls, and/or the MTRRs.		
	See Section 13.5.4, "Disabling and Enabling the L3 Cache."		
7	Performance Monitoring Available (R)		
	See Table 2-2.		

Register Address: Hex, Decimal	Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹	
8	Suppress Lock Enable			
	When set, assertion of LOCK on the bus is suppressed during a Split Lock access. When clear (default), LOCK is not suppressed.			
9	Prefetch Queue Disable			
	When set, disables the prefetch queue. When clear (default), enables the prefetch queue.			
10	FERR# Interrupt Reporting Enable (R/W)			
	When set, interrupt reporting through the FERR# pin is enabled; when clear, this interrupt reporting function is disabled.			
	When this flag is set and the processor is in the stop-clock state (STPCLK# is asserted), asserting the FERR# pin signals to the processor that an interrupt (such as, INIT#, BINIT#, INTR, NMI, SMI#, or RESET#) is pending and that the processor should return to normal operation to handle the interrupt.			
	This flag does not affect the normal operation of the FERR# pin (to indicate an unmasked floating-point error) when the STPCLK# pin is not asserted.			
11	Branch Trace Storage Unavailable (BTS_UNAVILABLE) (R)			
	See Table 2-2.			
	When set, the processor does not support branch trace storage (BTS); when clear, BTS is supported.			
12	PEBS_UNAVILABLE: Processor Event Based Sampling Unavailable (R)			
	See Table 2-2.			
	When set, the processor does not support processor event-based sampling (PEBS); when clear, PEBS is supported.			
13	TM2 Enable (R/W)	3		
	When this bit is set (1) and the thermal sensor indicates that the die temperature is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the value last written to MSR_THERM2_CTL bits 15:0.			
	When this bit is clear (0, default), the processor does not change the VID signals or the bus to core ratio when the processor enters a thermal managed state.			
	If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX = 1, then this feature is not supported and BIOS must not alter the contents of this bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states.			
17:14	Reserved.			
18	ENABLE MONITOR FSM (R/W)	3, 4, 6		
	See Table 2-2.			

Table 2-63. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address: Hex, Decimal	Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹	
19	Adjacent Cache Line Prefetch Disable (R/W)			
	When set to 1, the processor fetches the cache line of the 128- byte sector containing currently required data. When set to 0, the processor fetches both cache lines in the sector.			
	Single processor platforms should not set this bit. Server platforms should set or clear this bit based on platform performance observed in validation and testing.			
	BIOS may contain a setup option that controls the setting of this bit.			
21:20	Reserved.			
22	Limit CPUID MAXVAL (R/W)	3, 4, 6		
	See Table 2-2.			
	Setting this can cause unexpected behavior to software that depends on the availability of CPUID leaves greater than 3.			
23	xTPR Message Disable (R/W) See Table 2-2.		Shared	
24	L1 Data Cache Context Mode (R/W)			
	When set, the L1 data cache is placed in shared mode; when clear (default), the cache is placed in adaptive mode. This bit is only enabled for IA-32 processors that support Intel Hyper-Threading Technology. See Section 13.5.6, "L1 Data Cache Context Mode."			
	When L1 is running in adaptive mode and CR3s are identical, data in L1 is shared across logical processors. Otherwise, L1 is not shared and cache use is competitive.			
	If the Context ID feature flag (ECX[10]) is set to 0 after executing CPUID with EAX = 1, the ability to switch modes is not supported. BIOS must not alter the contents of IA32_MISC_ENABLE[24].			
33:25	Reserved.			
34	XD Bit Disable (R/W)		Unique	
	See Table 2-3.			
63:35	Reserved.			
Register Address: 1A1H, 417	MSR_PLATFORM_BRV	-		
Platform Feature Requirements (R)		3, 4, 6	Shared	
17:0	Reserved.			
18	PLATFORM Requirements			
	When set to 1, indicates the processor has specific platform requirements. The details of the platform requirements are listed in the respective data sheets of the processor.			
63:19	Reserved.			
Register Address: 1D7H, 471	MSR_LER_FROM_LIP			

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Last Exception Record From Linear Contains a pointer to the last branc exception that was generated or th See Section 19.13.3, "Last Exception	h instruction that the processor executed prior to the last ne last interrupt that was handled.	0, 1, 2, 3, 4, 6	Unique
31:0	From Linear IP Linear address of the last branch instruction.		
63:32	Reserved.		
Register Address: 1D7H, 471	MSR_LER_FROM_LIP		
63:0	From Linear IP Linear address of the last branch instruction (If IA-32e mode is active).		Unique
Register Address: 1D8H, 472	MSR_LER_TO_LIP		
	target of the last branch instruction that the processor executed s generated or the last interrupt that was handled.	0, 1, 2, 3, 4, 6	Unique
31:0	From Linear IP Linear address of the target of the last branch instruction.		
63:32	Reserved.		
Register Address: 1D8H, 472	MSR_LER_TO_LIP		
63:0	From Linear IP Linear address of the target of the last branch instruction (If IA- 32e mode is active).		Unique
Register Address: 1D9H, 473	MSR_DEBUGCTLA		
Debug Control (R/W) Controls how several debug featur See Section 19.13.1, "MSR_DEBUG	es are used. Bit definitions are discussed in the referenced section. CTLA MSR."	0, 1, 2, 3, 4, 6	Unique
Register Address: 1DAH, 474	MSR_LASTBRANCH_TOS		
points the index of the MSR contain	, It points to the top of the last branch record stack (that is, that ning the most recent branch record). r Processors Based on Intel NetBurst® Microarchitecture," and	0, 1, 2, 3, 4, 6	Unique
Register Address: 1DBH, 475	MSR_LASTBRANCH_0		
source and destination instruction f processor took. MSR_LASTBRANCH_0 through MSF	sters on the last branch record stack. It contains pointers to the for one of the last four branches, exceptions, or interrupts that the R_LASTBRANCH_3 at 1DBH-1DEH are available only on family OFH, eplaced by the MSRs at 680H-68FH and 6C0H-6CFH.	0, 1, 2	Unique
-	all Stack, Interrupt, and Exception Recording for Processors based		

Table 2-63.	MSRs in the Pentium [®]	4 and Intel® Xeon® P	Processors (Contd.)

Register Address: Hex, Decimal	Register Na	ime	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 1DCH, 476	MSR_LASTBRANCH_1		
Last Branch Record 1		0, 1, 2	Unique
See description of the MSR_LASTB	RANCH_0 MSR at 1DBH.		
Register Address: 1DDH, 477	MSR_LASTBRANCH_2		
Last Branch Record 2		0, 1, 2	Unique
See description of the MSR_LASTB			
Register Address: 1DEH, 478	MSR_LASTBRANCH_3		
Last Branch Record 3		0, 1, 2	Unique
See description of the MSR_LASTB	RANCH_0 MSR at 1DBH.		
Register Address: 200H, 512	IA32_MTRR_PHYSBASE0		
Variable Range Base MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 201H, 513	IA32_MTRR_PHYSMASKO		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 202H, 514	IA32_MTRR_PHYSBASE1		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 203H, 515	IA32_MTRR_PHYSMASK1		
Variable Range Mask MTRR	-	0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 204H, 516	IA32_MTRR_PHYSBASE2		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 205H, 517	IA32_MTRR_PHYSMASK2		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs".		
Register Address: 206H, 518	IA32_MTRR_PHYSBASE3		
Variable Range Mask MTRR	•	0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 207H, 519	IA32_MTRR_PHYSMASK3		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 208H, 520	IA32_MTRR_PHYSBASE4		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 209H, 521	IA32_MTRR_PHYSMASK4		

Register Address: Hex, Decimal	Register Na	me	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20AH, 522	IA32_MTRR_PHYSBASE5		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20BH, 523	IA32_MTRR_PHYSMASK5		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20CH, 524	IA32_MTRR_PHYSBASE6		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20DH, 525	IA32_MTRR_PHYSMASK6		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20EH, 526	IA32_MTRR_PHYSBASE7		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 20FH, 527	IA32_MTRR_PHYSMASK7		
Variable Range Mask MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.3, "Variable Ra	nge MTRRs."		
Register Address: 250H, 592	IA32_MTRR_FIX64K_00000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 258H, 600	IA32_MTRR_FIX16K_80000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 259H, 601	IA32_MTRR_FIX16K_A0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 268H, 616	IA32_MTRR_FIX4K_C0000		
Fixed Range MTRR	•	0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Rang	e MTRRs."		
Register Address: 269H, 617	IA32_MTRR_FIX4K_C8000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Rang	e MTRRs".		
Register Address: 26AH, 618	IA32_MTRR_FIX4K_D0000		
Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Range	e MTRRs".		

Table 2-63. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Information / Bit FieldsBit DescriptionMediel WaldelingSharedRegister Address: 26BH, 619IA32_MTRR_FIX4K_D8000N.1.2.3.4.6SharedSee Section 13.11.2.2.7ixed Range MTRRs."0.1.2.3.4.6SharedRegister Address: 26BH, 620IA32_MTRF_RIX4K_E0000N.1.2.3.4.6SharedRegister Address: 26BH, 621IA32_MTR_FIX4K_E0000N.1.2.3.4.6SharedRegister Address: 26BH, 621IA32_MTR_FIX4K_E0000N.1.2.3.4.6SharedRegister Address: 26BH, 622IA32_MTR_FIX4K_E0000N.1.2.3.4.6SharedSee Section 13.11.2.2. 'Fixed Range MTRRs."N.1.2.3.4.6SharedSee Section 13.11.2.2. 'Fixed Range MTRRs."N.1.2.3.4.6SharedRegister Address: 26H, 623IA32_MTR_DEF_TYPEN.1.2.3.4.6SharedRegister Address: 26H, 763IA32_PATN.1.2.3.4.6SharedRegister Address: 26H, 763IA32_MTR_DEF_TYPEN.1.2.3.4.6SharedRegister Address: 20H, 763MSR_PU_COUNTERDN.1.2.3.4.6SharedSee Section 13.11.2.7. 'Fixed Range MTRR."N.1.2.3.4.6SharedRegister Address: 30H, 750MSR_PU_COUNTERDN.1.2.3.4.6Shared <th>Register Address: Hex, Decimal</th> <th>Register N</th> <th>ame</th> <th></th>	Register Address: Hex, Decimal	Register N	ame	
Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26CH, 620 IA32_MTRR_FIX4K_E0000 Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26EH, 622 IA32_MTRR_FIX4K_F0000 Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.1, "Fixal Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.1, "Fixal Range MTRRs." 0, 1, 2, 3, 4, 6 Shared	Register Information / Bit Fields	Bit Description		
See Section 13.11.2.2. "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26DH, 621 IA32_MTRR_FIX4K_E0000 Shared See Section 13.11.2.2. "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26DH, 621 IA32_MTRR_FIX4K_E6000 N.1.2.3.4, 6 Shared Register Address: 26DH, 621 IA32_MTRR_FIX4K_F0000 N.1.2.3.4, 6 Shared Register Address: 26EH, 622 IA32_MTRR_FIX4K_F0000 N.1.2.3.4, 6 Shared Register Address: 26EH, 623 IA32_MTRR_FIX4K_F0000 N.1.2.3.4, 6 Shared See Section 13.11.2.2. "Fixed Range MTRRs." 0, 1, 2.3.4, 6 Shared Register Address: 26EH, 623 IA32_MTRR_FIX4K_F0000 Shared See Section 13.11.2.2. The Range MTRR." N.1.2.3.4, 6 Shared See Section 13.11.2.2. "Fixed Range MTRRs." 0, 1, 2.3.4, 6 Nared See Section 13.11.2.2. The Range MTRR." See Section 13.11.2.2. The Range MTRR." N.1.2.3.4, 6 Nared See Section 13.11.2.2. The Range MTRR." 0, 1, 2.3.4, 6 Nared See Section 13.11.2.2. The Range MTRR."	Register Address: 26BH, 619	IA32_MTRR_FIX4K_D8000		
Register Address: 26CH, 620 IA32_MTRR_FIX4K_E0000 0, 1, 2, 3, 4, 6 Shared Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 26DH, 621 IA32_MTRR_FIX4K_E8000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2, "fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2, "fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2, "fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 26FH, 622 IA32_MTRR_FIX4K_F8000 0, 1, 2, 3, 4, 6 Shared Register Address: 26FH, 623 IA32_MTRR_FIX4K_F8000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2, "fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2, "fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2, "fixed Range MTRS." 0, 1, 2, 3, 4, 6 Shared Shared See Section 21.6.3, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register	-		0, 1, 2, 3, 4, 6	Shared
Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 260H, 621 IA32_MTRR_FIX4K_E6000 0, 1, 2, 3, 4, 6 Shared Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 266H, 622 IA32_MTRR_FIX4K_F0000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 266H, 623 IA32_MTRR_FIX4K_F0000 Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 207H, 767 IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared See Section 13.6	See Section 13.11.2.2, "Fixed Range	e MTRRs."		
See Section 13.11.2.2, "Fixed Range MTRRs." IA32_MTRR_FIX4K_E8000 Register Address: 26DH, 621 IA32_MTRR_FIX4K_E8000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26EH, 622 IA32_MTRR_FIX4K_F0000 0, 1, 2, 3, 4, 6 Shared Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 26EH, 623 IA32_MTRR_FIX4K_F0000 IA32_MTRR_FIX4K_F0000 Shared Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26FH, 767 IA32_MTRR_DEF_TYPE Unique See Section 13.11.2.2, "Fixed Range MTRS." 0, 1, 2, 3, 4, 6 Shared Register Address: 26FH, 767 IA32_MTRR_DEF_TYPE Unique See Section 13.11.2.1, "Fixed Range MTRS." Shared See Section 13.11.2.1, "Fixed Range MTRS." 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 30H, 769 MSR_BPU_COUNTER See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 304H,	Register Address: 26CH, 620	IA32_MTRR_FIX4K_E0000		
Register Address: 26DH, 621 IA32_MTRR_FIX4K_E8000 Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26EH, 622 IA32_MTRR_FIX4K_F0000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 26EH, 623 IA32_MTRR_FIX4K_F8000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." Shared Register Address: 27FH, 631 IA32_MTRR_DEF_TYPE D Page Attribute Table 0, 1, 2, 3, 4, 6 Inique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Table 2.2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE Default Memory Types (R/W) Soared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 30H, 769 MSR_BPU_COUNTER2 See Secti	•	e MTRRs."	0, 1, 2, 3, 4, 6	Shared
See Section 13.11.2.2, "Fixed Range MTRRs." IA32_MTRR_FIX4K_F0000 Register Address: 26EH, 622 IA32_MTRR_FIX4K_F0000 I.1.2.3, 4.6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." IIII 12.3, 4.6 Shared Register Address: 26FH, 623 IA32_MTR_FIX4K_F0000 IIIII 12.3, 4.6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." IIIII 12.3, 4.6 Shared Shared Register Address: 277H, 631 IA32_PAT IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Register Address: 26DH, 621	IA32_MTRR_FIX4K_E8000	·	
Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26FH, 623 IA32_MTRR_FIX4K_F8000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 27FH, 631 IA32_PAT 0, 1, 2, 3, 4, 6 Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.1, "IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared See Table 2.2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." 0, 1, 2, 3, 4, 6 Shared Register Address: 300H, 768 MSR_BPU_COUNTER0 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 302H, 770 MSR_BPU_COUNTER1 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 303H, 771 MSR_BPU_COUNTER3 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Share	•	e MTRRs."	0, 1, 2, 3, 4, 6	Shared
Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 26FH, 623 IA32_MTRR_FIX4K_F8000 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 27FH, 631 IA32_PAT 0, 1, 2, 3, 4, 6 Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.1, "IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared See Table 2.2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." 0, 1, 2, 3, 4, 6 Shared Register Address: 300H, 768 MSR_BPU_COUNTER0 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 302H, 770 MSR_BPU_COUNTER1 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 303H, 771 MSR_BPU_COUNTER3 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Share				
See Section 13.11.2.2, "Fixed Range MTRRs." IA32_MTRR_FIX4K_F8000 Register Address: 26FH, 623 IA32_MTRR_FIX4K_F8000 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 27FH, 631 IA32_PAT Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Unique Register Address: 27FH, 631 IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." 0, 1, 2, 3, 4, 6 Shared Register Address: 300H, 768 MSR_BPU_COUNTER0 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 30H, 770 MSR_BPU_COUNTER2 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 30H, 771 MSR_MS_COUNTER0 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared </td <td></td> <td></td> <td>0, 1, 2, 3, 4, 6</td> <td>Shared</td>			0, 1, 2, 3, 4, 6	Shared
Fixed Range MTRR 0, 1, 2, 3, 4, 6 Shared See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 277H, 631 IA32_PAT 0, 1, 2, 3, 4, 6 Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Unique Register Address: 27FH, 767 IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared Default Memory Types (R/W) 0, 1, 2, 3, 4, 6 Shared Shared See Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." 0, 1, 2, 3, 4, 6 Shared Register Address: 300H, 768 MSR_BPU_COUNTER0 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 301H, 769 MSR_BPU_COUNTER1	•	e MTRRs."		
See Section 13.11.2.2, "Fixed Range MTRRs." IA32_PAT Page Attribute Table See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Unique Register Address: 2FFH, 767 IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared Default Memory Types (R/w) See Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." 0, 1, 2, 3, 4, 6 Shared Register Address: 300H, 768 MSR_BPU_COUNTER0 5 Shared Register Address: 300H, 768 MSR_BPU_COUNTER0 5 Shared Register Address: 301H, 769 MSR_BPU_COUNTER1 5 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 302H, 770 MSR_BPU_COUNTER2 5 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 303H, 771 MSR_BPU_COUNTER2 5 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 304H, 772 MSR_MS_COUNTER3 S Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 305H, 773 MSR_MS_CO	Register Address: 26FH, 623	IA32_MTRR_FIX4K_F8000		
Register Address: 277H, 631IA32_PATPage Attribute Table See Section 13.11.2.2, "Fixed Range MTRRs."0, 1, 2, 3, 4, 6UniqueRegister Address: 2FFH, 767IA32_MTRR_DEF_TYPE0, 1, 2, 3, 4, 6SharedDefault Memory Types (R/W) See Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR."0, 1, 2, 3, 4, 6SharedRegister Address: 300H, 768MSR_BPU_COUNTER00, 1, 2, 3, 4, 6SharedRegister Address: 300H, 769MSR_BPU_COUNTER10, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER10, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER20, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER20, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER30, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER00, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_MS_COUNTER30, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTE	Fixed Range MTRR		0, 1, 2, 3, 4, 6	Shared
Page Attribute Table 0, 1, 2, 3, 4, 6 Unique See Section 13.11.2.2, "Fixed Range MTRRs." 0, 1, 2, 3, 4, 6 Unique Register Address: 2FFH, 767 IA32_MTRR_DEF_TYPE 0, 1, 2, 3, 4, 6 Shared Default Memory Types (R/W) 0, 1, 2, 3, 4, 6 Shared Shared See Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." 0, 1, 2, 3, 4, 6 Shared Register Address: 300H, 768 MSR_BPU_COUNTERO 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 301H, 769 MSR_BPU_COUNTER1 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 302H, 770 MSR_BPU_COUNTER2 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 303H, 771 MSR_MS_COUNTER3 0, 1, 2, 3, 4, 6 Shared Register Address: 304H, 772 MSR_MS_COUNTER0 0, 1, 2, 3, 4, 6 Shared Register Address: 305H, 773 MSR_MS_COUNTER1 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 305H, 773 MSR	See Section 13.11.2.2, "Fixed Rang	e MTRRs."		
See Section 13.11.2.2, "Fixed Range MTRRs." [1,32_MTRR_DEF_TYPE] Default Memory Types (R/W) See Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR." [1,2,3,4,6] Shared Register Address: 300H, 768 [MSR_BPU_COUNTER0] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 301H, 769 [MSR_BPU_COUNTER1] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 302H, 770 [MSR_BPU_COUNTER2] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 303H, 771 [MSR_BPU_COUNTER3] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 304H, 772 [MSR_MS_COUNTER0] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 305H, 773 [MSR_MS_COUNTER1] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [MSR_MS_COUNTER2] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [MSR_MS_COUNTER2] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [MSR_MS_COUNTER2] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [MSR_MS_COUNTER2] See Section 21.6.3.2, "Performance Counters." [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [1,0,1,2,3,4,6] Shared Register Address: 306H, 774 [1,0,1,2,3,4,6] Shared Register Address: 307H, 775 [1,0,2,1,4,6] Shared Register Address: 307H, 775 [1,0,2,1,4,6] Shared	Register Address: 277H, 631	IA32_PAT		
Register Address: 2FFH, 767IA32_MTRR_DEF_TYPEDefault Memory Types (R/W)0, 1, 2, 3, 4, 6SharedSee Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR."0, 1, 2, 3, 4, 6SharedRegister Address: 300H, 768MSR_BPU_COUNTER00, 1, 2, 3, 4, 6SharedSee Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 301H, 769MSR_BPU_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Sectio	Page Attribute Table		0, 1, 2, 3, 4, 6	Unique
Default Memory Types (R/W)0, 1, 2, 3, 4, 6SharedSee Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR."0, 1, 2, 3, 4, 6SharedRegister Address: 300H, 768MSR_BPU_COUNTER00, 1, 2, 3, 4, 6SharedSee Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 301H, 769MSR_BPU_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Sha	See Section 13.11.2.2, "Fixed Rang	e MTRRs."		
See Table 2-2 and Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR."Image: Section 13.11.2.1, "IA32_MTRR_DEF_TYPE MSR."Register Address: 300H, 768MSR_BPU_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 301H, 769MSR_BPU_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 303H, 771MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 305H, 773MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Register Address: 305H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6See Section 21.6.3.2, "Performance Counters."<	Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE		
Register Address: 300H, 768MSR_BPU_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 301H, 769MSR_BPU_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	Default Memory Types (R/W)	-	0, 1, 2, 3, 4, 6	Shared
See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 301H, 769MSR_BPU_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	See Table 2-2 and Section 13.11.2.	1, "IA32_MTRR_DEF_TYPE MSR."		
Register Address: 301H, 769MSR_BPU_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	Register Address: 300H, 768	MSR_BPU_COUNTER0		
See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 302H, 770MSR_BPU_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	Register Address: 301H, 769	MSR_BPU_COUNTER1		
See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 303H, 771MSR_BPU_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER00, 1, 2, 3, 4, 6SharedSee Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER10, 1, 2, 3, 4, 6SharedSee Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER20, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER30, 1, 2, 3, 4, 6SharedSee Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	Register Address: 302H, 770	MSR_BPU_COUNTER2		
See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 304H, 772MSR_MS_COUNTER0See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	Register Address: 303H, 771	MSR_BPU_COUNTER3		
See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 305H, 773MSR_MS_COUNTER1See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 306H, 774MSR_MS_COUNTER2See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6SharedRegister Address: 307H, 775MSR_MS_COUNTER3See Section 21.6.3.2, "Performance Counters."0, 1, 2, 3, 4, 6Shared	Register Address: 304H, 772	MSR_MS_COUNTER0		
See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 306H, 774 MSR_MS_COUNTER2 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 307H, 775 MSR_MS_COUNTER3 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 306H, 774 MSR_MS_COUNTER2 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 307H, 775 MSR_MS_COUNTER3 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared	Register Address: 305H, 773	MSR_MS_COUNTER1		
See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared Register Address: 307H, 775 MSR_MS_COUNTER3 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 307H, 775 MSR_MS_COUNTER3 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6	Register Address: 306H, 774	MSR_MS_COUNTER2		
Register Address: 307H, 775 MSR_MS_COUNTER3 See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared
See Section 21.6.3.2, "Performance Counters." 0, 1, 2, 3, 4, 6 Shared				
	See Section 21.6.3.2, "Performance	Counters."	0, 1, 2, 3, 4, 6	Shared

Register Address: Hex, Decimal	Register Na	me	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 309H, 777	MSR_FLAME_COUNTER1		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30AH, 778	MSR_FLAME_COUNTER2		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30BH, 779	MSR_FLAME_COUNTER3		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30CH, 780	MSR_IQ_COUNTER0		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30DH, 781	MSR_IQ_COUNTER1		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30EH, 782	MSR_IQ_COUNTER2		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 30FH, 783	MSR_IQ_COUNTER3		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 310H, 784	MSR_IQ_COUNTER4		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 311H, 785	MSR_IQ_COUNTER5		
See Section 21.6.3.2, "Performance	e Counters."	0, 1, 2, 3, 4, 6	Shared
Register Address: 360H, 864	MSR_BPU_CCCR0		
See Section 21.6.3.3, "CCCR MSRs."	,	0, 1, 2, 3, 4, 6	Shared
Register Address: 361H, 865	MSR_BPU_CCCR1		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 362H, 866	MSR_BPU_CCCR2		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 363H, 867	MSR_BPU_CCCR3	·	
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 364H, 868	MSR_MS_CCCR0	·	
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 365H, 869	MSR_MS_CCCR1	·	
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 366H, 870	MSR_MS_CCCR2	· · · · · · · · · · · · · · · · · · ·	
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 367H, 871	MSR_MS_CCCR3	·	
See Section 21.6.3.3, "CCCR MSRs."	·	0, 1, 2, 3, 4, 6	Shared
Register Address: 368H, 872	MSR_FLAME_CCCR0	•	
See Section 21.6.3.3, "CCCR MSRs."	,	0, 1, 2, 3, 4, 6	Shared

Table 2-63. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Table 2-63	$^{\rm 8}$. MSRs in the Pentium $^{\circ}$ 4 and Intel $^{\circ}$ Xeon $^{\circ}$ Processors (Contd.)	
Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 369H, 873	MSR_FLAME_CCCR1		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36AH, 874	MSR_FLAME_CCCR2		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36BH, 875	MSR_FLAME_CCCR3		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36CH, 876	MSR_IQ_CCCR0		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36DH, 877	MSR_IQ_CCCR1		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36EH, 878	MSR_IQ_CCCR2		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 36FH, 879	MSR_IQ_CCCR3		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 370H, 880	MSR_IQ_CCCR4		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 371H, 881	MSR_IQ_CCCR5		
See Section 21.6.3.3, "CCCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A0H, 928	MSR_BSU_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A1H, 929	MSR_BSU_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A2H, 930	MSR_FSB_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A3H, 931	MSR_FSB_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A4H, 932	MSR_FIRM_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A5H, 933	MSR_FIRM_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A6H, 934	MSR_FLAME_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A7H, 935	MSR_FLAME_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A8H, 936	MSR_DAC_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3A9H, 937	MSR_DAC_ESCR1		

Register Address: Hex, Decimal	Register Name	,	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3AAH, 938	MSR_MOB_ESCRO		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3ABH, 939	MSR_MOB_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3ACH, 940	MSR_PMH_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3ADH, 941	MSR_PMH_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3AEH, 942	MSR_SAAT_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3AFH, 943	MSR_SAAT_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3B0H, 944	MSR_U2L_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3B1H, 945	MSR_U2L_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B2H, 946	MSR_BPU_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3B3H, 947	MSR_BPU_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3B4H, 948	MSR_IS_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B5H, 949	MSR_IS_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3B6H, 950	MSR_ITLB_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B7H, 951	MSR_ITLB_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3B8H, 952	MSR_CRU_ESCR0		
See Section 21.6.3.1, "ESCR MSRs."	-	0, 1, 2, 3, 4, 6	Shared
Register Address: 3B9H, 953	MSR_CRU_ESCR1		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3BAH, 954	MSR_IQ_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." This MSR is not available on later pr 02H.	ocessors. It is only available on processor family OFH, models 01H-	0, 1, 2	Shared

Table 2-63. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

	Register Address: Hex, Decimal	Register Name		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2 Shared This MSR is not available on later processors. It is only available on processor family 0FH, models 01H- 02H. 0, 1, 2, 3 Shared Register Address: 3BCH, 956 MSR_RAT_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3BDH, 957 MSR_RAT_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3BDH, 958 MSR_SSU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CH, 960 MSR_MS_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CH, 961 MSR_MS_ESCR1 Shared Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CH, 962 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." Sec Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CH, 964 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." Sec Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 <td< th=""><th>Register Information / Bit Fields</th><th>Bit Description</th><th></th><th>Shared/ Unique¹</th></td<>	Register Information / Bit Fields	Bit Description		Shared/ Unique ¹
This MSR is not available on later processors. It is only available on processor family 0FH, models 01H- 02H. Image: Content of the imag	Register Address: 3BBH, 955	MSR_IQ_ESCR1		
02H.	•		0, 1, 2	Shared
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3BDH, 957 MSR_RAT_ESCR1		ocessors. It is only available on processor family OFH, models 01H-		
Register Address: 3BDH, 957 MSR_RAT_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3DEH, 958 MSR_SSU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C0H, 960 MSR_MS_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C1H, 961 MSR_MS_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C2H, 961 MSR_MS_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 961 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TEPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 969 MSR_LX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 <td< td=""><td>Register Address: 3BCH, 956</td><td>MSR_RAT_ESCR0</td><td></td><td></td></td<>	Register Address: 3BCH, 956	MSR_RAT_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3BEH, 958 MSR_SSU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C0H, 960 MSR_MS_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C1H, 961 MSR_MS_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C2H, 962 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_IX	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3BEH, 958 MSR_SSU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3COH, 960 MSR_MS_ESCR0	Register Address: 3BDH, 957	MSR_RAT_ESCR1		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3COH, 960 MSR_MS_ESCR0	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C0H, 960 MSR_MS_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C1H, 961 MSR_MS_ESCR1	Register Address: 3BEH, 958	MSR_SSU_ESCRO		
See See O, 1, 2, 3, 4, 6 Shared Register Address: 3C1H, 961 MSR_MS_ESCR1	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C1H, 961 MSR_MS_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C2H, 962 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C8H, 968 MSR_IX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6	Register Address: 3COH, 960	MSR_MS_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C2H, 962 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 968 MSR_IX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 969 MSR_IX_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 971 MSR_ALF_ESCR1 <	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C2H, 962 MSR_TBPU_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C8H, 968 MSR_IX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 S	Register Address: 3C1H, 961	MSR_MS_ESCR1		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C3H, 963 MSR_TBPU_ESCR1	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C3H, 963 MSR_TBPU_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR0	Register Address: 3C2H, 962	MSR_TBPU_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C4H, 964 MSR_TC_ESCR0	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C4H, 964 MSR_TC_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C8H, 968 MSR_IX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Shar	Register Address: 3C3H, 963	MSR_TBPU_ESCR1		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C5H, 965 MSR_TC_ESCR1	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C5H, 965 MSR_TC_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C8H, 968 MSR_IX_ESCR0	Register Address: 3C4H, 964	MSR_TC_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C8H, 968 MSR_IX_ESCR0 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 970 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C8H, 968 MSR_IX_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	Register Address: 3C5H, 965	MSR_TC_ESCR1		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3C9H, 969 MSR_IX_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3C9H, 969 MSR_IX_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 970 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	Register Address: 3C8H, 968	MSR_IX_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CAH, 970 MSR_ALF_ESCR0 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	Register Address: 3C9H, 969	MSR_IX_ESCR1		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CBH, 971 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CBH, 971 MSR_ALF_ESCR1 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 5ee Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	Register Address: 3CAH, 970	MSR_ALF_ESCR0		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared Register Address: 3CCH, 972 MSR_CRU_ESCR2 0, 1, 2, 3, 4, 6 Shared See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3CCH, 972 MSR_CRU_ESCR2 See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6	Register Address: 3CBH, 971	MSR_ALF_ESCR1		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
	Register Address: 3CCH, 972	MSR_CRU_ESCR2	·	
	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
	Register Address: 3CDH, 973	MSR_CRU_ESCR3		
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3E0H, 992 MSR_CRU_ESCR4	Register Address: 3E0H, 992	MSR_CRU_ESCR4	·	
See Section 21.6.3.1, "ESCR MSRs." 0, 1, 2, 3, 4, 6 Shared	See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3E1H, 993 MSR_CRU_ESCR5	Register Address: 3E1H, 993	MSR_CRU_ESCR5		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3F0H, 1008	MSR_TC_PRECISE_EVENT		
See Section 21.6.3.1, "ESCR MSRs."		0, 1, 2, 3, 4, 6	Shared
Register Address: 3F1H, 1009	IA32_PEBS_ENABLE (MSR_PEBS_ENABLE)		
Processor Event Based Sampling (P	EBS) (R/W)	0, 1, 2, 3, 4, 6	Shared
Controls the enabling of processor	event sampling and replay tagging.		
12:0	See https://perfmon-events.intel.com/.		
23:13	Reserved.		
24	UOP Tag		
	Enables replay tagging when set.		
25	ENABLE_PEBS_MY_THR (R/W)		
	Enables PEBS for the target logical processor when set; disables PEBS when clear (default).		
	See Section 21.6.4.3, "IA32_PEBS_ENABLE MSR," for an explanation of the target logical processor.		
	This bit is called ENABLE_PEBS in IA-32 processors that do not support Intel Hyper-Threading Technology.		
26	ENABLE_PEBS_OTH_THR (R/W)		
	Enables PEBS for the target logical processor when set; disables PEBS when clear (default).		
	See Section 21.6.4.3, "IA32_PEBS_ENABLE MSR," for an explanation of the target logical processor.		
	This bit is reserved for IA-32 processors that do not support Intel Hyper-Threading Technology.		
63:27	Reserved.		
Register Address: 3F2H, 1010	MSR_PEBS_MATRIX_VERT	•	•
See <u>https://perfmon-events.intel.cc</u>	<u>) m/</u> .	0, 1, 2, 3, 4, 6	Shared
Register Address: 400H, 1024	IA32_MCO_CTL	•	•
See Section 17.3.2.1, "IA32_MCi_C	rL MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 401H, 1025	IA32_MCO_STATUS		
See Section 17.3.2.2, "IA32_MCi_ST	TATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 402H, 1026	IA32_MCO_ADDR		
See Section 17.3.2.3, "IA32_MCi_AI	DDR MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC0_ADDR register is eithe IA32_MC0_STATUS register is	ther not implemented or contains no address if the ADDRV flag in clear.		
When not implemented in the proce protection exception.	essor, all reads and writes to this MSR will cause a general-		
Register Address: 403H, 1027	IA32_MCO_MISC		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
MISCV flag in the IA32_MC0_STATU	not implemented or does not contain additional information if the	0, 1, 2, 3, 4, 6	Shared
protection exception.			
Register Address: 404H, 1028	IA32_MC1_CTL		
See Section 17.3.2.1, "IA32_MCi_CT	L MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 405H, 1029	IA32_MC1_STATUS	-	
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 406H, 1030	IA32_MC1_ADDR	-	
the IA32_MC1_STATUS register is a	her not implemented or contains no address if the ADDRV flag in	0, 1, 2, 3, 4, 6	Shared
protection exception.			
Register Address: 407H, 1031	IA32_MC1_MISC	1	
See Section 17.3.2.4, "IA32_MCi_MI The IA32_MC1_MISC MSR is either in MISCV flag in the IA32_MC1_STATU	not implemented or does not contain additional information if the		Shared
When not implemented in the proce protection exception.	essor, all reads and writes to this MSR will cause a general-		
Register Address: 408H, 1032	IA32_MC2_CTL		
See Section 17.3.2.1, "IA32_MCi_CT	L MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 409H, 1033	IA32_MC2_STATUS		
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 40AH, 1034	IA32_MC2_ADDR		
	her not implemented or contains no address if the ADDRV flag in clear. When not implemented in the processor, all reads and writes		
Register Address: 40BH, 1035	IA32_MC2_MISC		
See Section 17.3.2.4, "IA32_MCi_MI The IA32_MC2_MISC MSR is either in MISCV flag in the IA32_MC2_STATU	not implemented or does not contain additional information if the		
When not implemented in the proce protection exception.	essor, all reads and writes to this MSR will cause a general-		
Register Address: 40CH, 1036	IA32_MC3_CTL		
See Section 17.3.2.1, "IA32_MCi_CT	L MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 40DH, 1037	IA32_MC3_STATUS		
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 40EH, 1038	IA32_MC3_ADDR		

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
See Section 17.3.2.3, "IA32_MCi_AD	DR MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC3_ADDR register is eit the IA32_MC3_STATUS register is c	her not implemented or contains no address if the ADDRV flag in :lear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 40FH, 1039	IA32_MC3_MISC		
See Section 17.3.2.4, "IA32_MCi_MI	SC MSRs."	0, 1, 2, 3, 4, 6	Shared
The IA32_MC3_MISC MSR is either n MISCV flag in the IA32_MC3_STATU	not implemented or does not contain additional information if the IS register is clear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 410H, 1040	IA32_MC4_CTL		
See Section 17.3.2.1, "IA32_MCi_CT	L MSRs."	0, 1, 2, 3, 4, 6	Shared
Register Address: 411H, 1041	IA32_MC4_STATUS		
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	0, 1, 2, 3, 4, 6	Shared
Register Address: 412H, 1042	IA32_MC4_ADDR		
See Section 17.3.2.3, "IA32_MCi_AD	DR MSRs."		
The IA32_MC2_ADDR register is eit the IA32_MC4_STATUS register is c	her not implemented or contains no address if the ADDRV flag in clear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 413H, 1043	IA32_MC4_MISC		
See Section 17.3.2.4, "IA32_MCi_MI	SC MSRs."		
The IA32_MC2_MISC MSR is either n MISCV flag in the IA32_MC4_STATU	not implemented or does not contain additional information if the IS register is clear.		
When not implemented in the proce protection exception.	ssor, all reads and writes to this MSR will cause a general-		
Register Address: 480H, 1152	IA32_VMX_BASIC		
Reporting Register of Basic VMX Ca	pabilities (R/O)	3, 4, 6	Unique
See Table 2-2 and Appendix A.1, "B	asic VMX Information."		
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS		
Capability Reporting Register of Pin	-Based VM-Execution Controls (R/O)	3, 4, 6	Unique
See Table 2-2 and Appendix A.3, "V	M-Execution Controls."		
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS		
Capability Reporting Register of Prin See Appendix A.3, "VM-Execution Co	mary Processor-Based VM-Execution Controls (R/O) ontrols," and Table 2-2.	3, 4, 6	Unique
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS		
Capability Reporting Register of VM		3, 4, 6	Unique
			-
See Appendix A.4, "VM-Exit Controls	s," and Table 2-2.		

Register Address: Hex, Decimal Register Name			
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Capability Reporting Register of VM	I-Entry Controls (R/O)	3, 4, 6	Unique
See Appendix A.5, "VM-Entry Contro	ols," and Table 2-2.		
Register Address: 485H, 1157	IA32_VMX_MISC	1	
Reporting Register of Miscellaneous		3, 4, 6	Unique
See Appendix A.6, "Miscellaneous D	ata," and Table 2-2.		
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	r.	
Capability Reporting Register of CR		3, 4, 6	Unique
See Appendix A.7, "VMX-Fixed Bits	in CRO," and Table 2-2.		
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1		
Capability Reporting Register of CR		3, 4, 6	Unique
See Appendix A.7, "VMX-Fixed Bits	in CRO," and Table 2-2.		
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0		
Capability Reporting Register of CR	4 Bits Fixed to 0 (R/O)	3, 4, 6	Unique
See Appendix A.8, "VMX-Fixed Bits	in CR4," and Table 2-2.		
Register Address: 489H, 1161	IA32_VMX_CR4_FIXED1		
Capability Reporting Register of CR	4 Bits Fixed to 1 (R/O)	3, 4, 6	Unique
See Appendix A.8, "VMX-Fixed Bits	in CR4," and Table 2-2.		
Register Address: 48AH, 1162	IA32_VMX_VMCS_ENUM		
Capability Reporting Register of VM	ICS Field Enumeration (R/O)	3, 4, 6	Unique
See Appendix A.9, "VMCS Enumerat	ion," and Table 2-2.		
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2		
Capability Reporting Register of Sec	condary Processor-Based VM-Execution Controls (R/O)	3, 4, 6	Unique
See Appendix A.3, "VM-Execution C	ontrols," and Table 2-2.		
Register Address: 600H, 1536	IA32_DS_AREA		
DS Save Area (R/W)		0, 1, 2, 3, 4, 6	Unique
See Table 2-2 and Section 21.6.3.4,	, "Debug Store (DS) Mechanism."		
Register Address: 680H, 1664	MSR_LASTBRANCH_0_FROM_IP		
Last Branch Record 0 (R/W)		3, 4, 6	Unique
•	d registers on the last branch record stack (680H-68FH). This part		
of the stack contains pointers to the interrupts taken by the processor.	e source instruction for one of the last 16 branches, exceptions, or		
	H are not available in processor releases before family OFH, model		
03H. These MSRs replace MSRs prev	viously located at 1DBH-1DEH. which performed the same function		
for early releases.			
See Section 19.12, "Last Branch, Ca on Skylake Microarchitecture."	II Stack, Interrupt, and Exception Recording for Processors based		
Register Address: 681H, 1665	MSR_LASTBRANCH_1_FROM_IP		
Last Branch Record 1		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 680H.		
Register Address: 682H, 1666	MSR_LASTBRANCH_2_FROM_IP		

Hegister Information / Bit Heids Bit Description Availability Unique Last Branch Record 2 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Last Branch Record 3 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 684H, 1668 MSR_LASTBRANCH_4_FROM_IP 1 Last Branch Record 4 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique	Register Address: Hex, Decimal	Regist	ter Name	
See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 683H, 1667 MSR_LASTBRANCH_4_FROM_IP Last Branch Record 3 S. 4, 6 See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 685H, 1668 MSR_LASTBRANCH_5_FROM_IP Last Branch Record 4 S. 4, 6 See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP Last Branch Record 5 See description of MSR_LASTBRANCH_0 at 680H. Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Last Branch Record 6 S. 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Last Branch Record 7 See description of MSR_LASTBRANCH_0 at 680H. Register Address: 688H, 1672 MSR_LASTBRANCH_9_FROM_IP Last Branch Record 9 S. 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 688H, 1673 MSR_LASTBRANCH_0	Register Information / Bit Fields	Bit Description		Shared/ Unique ¹
Register Address: 683H, 1667 MSR_LASTBRANCH_3_FROM_IP Last Branch Record 3 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 683H, 1668 MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP Inique Last Branch Record 5 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_7_FROM_IP Inique Last Branch Record 6 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Inique Last Branch Record 7 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique	Last Branch Record 2		3, 4, 6	Unique
Last Branch Record 3 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 684H, 1668 MSR_LASTBRANCH_4_FROM_IP 3, 4, 6 Unique Last Branch Record 4 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP Last Branch Record 5 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Last Branch Record 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Last Branch Record 8 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See descri	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 684H, 1668 MSR_LASTBRANCH_4_FROM_IP 3, 4, 6 Unique Last Branch Record 4 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP 3, 4, 6 Unique Last Branch Record 5 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_5_FROM_IP	Register Address: 683H, 1667	MSR_LASTBRANCH_3_FROM_IP		-
Register Address: 684H, 1668 MSR_LASTBRANCH_4_FROM_IP Last Branch Record 4 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 685H, 1669 MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 686H, 1670 MSR_LASTBRANCH_7_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Image: Co	Last Branch Record 3		3, 4, 6	Unique
Last Branch Record 4 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 689H, 1673 MSR_LASTBRANCH_0 at 680H. Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 680H, 1674 MSR_LASTBRANCH_10_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 680H, 1675 MSR_LASTBRANCH_10_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 680H, 1675 MSR_LASTBRANCH_11_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H.	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. Inique Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP Last Branch Record 5 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Inique Last Branch Record 6 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Inique Last Branch Record 7 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Inique Last Branch Record 8 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Inique Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. Inique Inique Register Address: 688H, 1674 MSR_LASTBRANCH_10_FROM_IP Inique Last Branch Record 10 S, 4, 6 Unique	Register Address: 684H, 1668	MSR_LASTBRANCH_4_FROM_IP		
Register Address: 685H, 1669 MSR_LASTBRANCH_5_FROM_IP Last Branch Record 5 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Register Address: 687H, 1671 MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Image: Comparison of MSR_LASTBRANCH_0 at 680H. Image: Comparison of MSR_L	Last Branch Record 4		3, 4, 6	Unique
Last Branch Record 5 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Inique Last Branch Record 6 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Inique Last Branch Record 7 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Inique Last Branch Record 8 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Inique Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1674 MSR_LASTBRANCH_10_FROM_IP Inique Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1675	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Last Branch Record 6 3, 4, 6 Unique Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. <	Register Address: 685H, 1669	MSR_LASTBRANCH_5_FROM_IP		
Register Address: 686H, 1670 MSR_LASTBRANCH_6_FROM_IP Last Branch Record 6 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Last Branch Record 7 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Last Branch Record 8 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Last Branch Record 8 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1674 MSR_LASTBRANCH_10_FROM_IP 1 Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1675 MSR_LASTBRANCH_11_FROM_IP 1 Last Branch Record 11 3, 4, 6 Unique <tr< td=""><td>Last Branch Record 5</td><td></td><td>3, 4, 6</td><td>Unique</td></tr<>	Last Branch Record 5		3, 4, 6	Unique
Last Branch Record 63, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 687H, 1671MSR_LASTBRANCH_7_FROM_IP3, 4, 6UniqueLast Branch Record 73, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 688H, 1672MSR_LASTBRANCH_8_FROM_IP3, 4, 6UniqueLast Branch Record 83, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 689H, 1673MSR_LASTBRANCH_9_FROM_IP3, 4, 6UniqueLast Branch Record 93, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68AH, 1674MSR_LASTBRANCH_10_FROM_IP3, 4, 6UniqueLast Branch Record 103, 4, 6Unique3, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6Unique10Register Address: 68BH, 1675MSR_LASTBRANCH_11_FROM_IP3, 4, 6UniqueLast Branch Record 113, 4, 6Unique3, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6Unique10See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueSee description	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_7_FROM_IP Last Branch Record 7 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1672 MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Last Branch Record 8 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 68BH, 1676 MSR_LASTBRANCH_12_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 68CH, 1676 MSR_LASTBRANCH_0 at 680H.	Register Address: 686H, 1670	MSR_LASTBRANCH_6_FROM_IP		
Register Address: 687H, 1671 MSR_LASTBRANCH_7_FROM_IP Last Branch Record 7 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP 3, 4, 6 Unique Last Branch Record 8 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP 1 Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 688H, 1674 MSR_LASTBRANCH_10_FROM_IP 1 Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP 1 Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1676 MSR_LASTBRANCH_12_FROM_IP 1 Last Branch Record 11 3, 4, 6 Unique 1 See description of MSR_LASTBRANCH_0 at 68	Last Branch Record 6		3, 4, 6	Unique
Last Branch Record 73, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 688H, 1672MSR_LASTBRANCH_8_FROM_IP3, 4, 6UniqueLast Branch Record 83, 4, 6Unique1See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 689H, 1673MSR_LASTBRANCH_9_FROM_IP1Last Branch Record 93, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68AH, 1674MSR_LASTBRANCH_10_FROM_IP1Last Branch Record 103, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68BH, 1675MSR_LASTBRANCH_11_FROM_IP1Last Branch Record 11See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68CH, 1676MSR_LASTBRANCH_12_FROM_IP11Last Branch Record 11See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68CH, 1676MSR_LASTBRANCH_12_FROM_IP11Last Branch Record 123, 4, 6Unique1See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6Unique	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. Image: See description of MSR_LASTBRANCH_8_FROM_IP Last Branch Record 8 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Image: See description of MSR_LASTBRANCH_0 at 680H. Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP Image: See description of MSR_LASTBRANCH_0 at 680H. Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP Image: See description of MSR_LASTBRANCH_0 at 680H. Image: See description of MSR_LASTBRANCH_0 at 680H. Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Image: See description of MSR_LASTBRANCH_0 at 680H. Image: See descriptio	Register Address: 687H, 1671	MSR_LASTBRANCH_7_FROM_IP		
Register Address: 688H, 1672 MSR_LASTBRANCH_8_FROM_IP Last Branch Record 8 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP 3, 4, 6 Unique Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP Inique Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Inique Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68EH, 1675 MSR_LASTBRANCH_11_FROM_IP Inique Last Branch Record 11 3, 4, 6 Unique Inique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP Inique Last Branch Record 12 3, 4, 6 Unique See descriptio	Last Branch Record 7		3, 4, 6	Unique
Last Branch Record 8 See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 689H, 1673MSR_LASTBRANCH_9_FROM_IP3, 4, 6UniqueLast Branch Record 9 See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68AH, 1674MSR_LASTBRANCH_10_FROM_IP10Last Branch Record 10 See description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68BH, 1675MSR_LASTBRANCH_11_FROM_IP10Last Branch Record 10 	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H.Image: Control of MSR_LASTBRANCH_0 at 680H.Register Address: 689H, 1673MSR_LASTBRANCH_9_FROM_IPLast Branch Record 93, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68AH, 1674MSR_LASTBRANCH_10_FROM_IPUniqueLast Branch Record 103, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68BH, 1675MSR_LASTBRANCH_11_FROM_IPUniqueLast Branch Record 113, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68CH, 1676MSR_LASTBRANCH_12_FROM_IPUniqueLast Branch Record 123, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6Unique	Register Address: 688H, 1672	MSR_LASTBRANCH_8_FROM_IP		
Register Address: 689H, 1673 MSR_LASTBRANCH_9_FROM_IP Last Branch Record 9 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP 3, 4, 6 Unique Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP 1 Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP 1 Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique	Last Branch Record 8		3, 4, 6	Unique
Last Branch Record 93, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68AH, 1674MSR_LASTBRANCH_10_FROM_IP3, 4, 6UniqueLast Branch Record 103, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68BH, 1675MSR_LASTBRANCH_11_FROM_IP1Last Branch Record 113, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6UniqueRegister Address: 68CH, 1676MSR_LASTBRANCH_12_FROM_IP1Last Branch Record 123, 4, 6UniqueSee description of MSR_LASTBRANCH_0 at 680H.3, 4, 6Unique	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Last Branch Record 11 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP Image: Control of MSR_LASTBRANCH_0 at 680H. Last Branch Record 12 See description of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H. Image: Control of MSR_LASTBRANCH_0 at 680H.	Register Address: 689H, 1673	MSR_LASTBRANCH_9_FROM_IP		
Register Address: 68AH, 1674 MSR_LASTBRANCH_10_FROM_IP Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP 3, 4, 6 Unique Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP 3, 4, 6 Unique Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique	Last Branch Record 9		3, 4, 6	Unique
Last Branch Record 10 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP 3, 4, 6 Unique Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP 3, 4, 6 Unique Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique	See description of MSR_LASTBRANCH_0 at 680H.			
See description of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H. Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H. Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H.	Register Address: 68AH, 1674	MSR_LASTBRANCH_10_FROM_IP		
Register Address: 68BH, 1675 MSR_LASTBRANCH_11_FROM_IP Last Branch Record 11 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP Last Branch Record 12 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6	Last Branch Record 10		3, 4, 6	Unique
Last Branch Record 11 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP 3, 4, 6 Unique Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6 Unique	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_12_FROM_IP Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H. Image: Constraint of MSR_LASTBRANCH_0 at 680H.	Register Address: 68BH, 1675	MSR_LASTBRANCH_11_FROM_IP		
Register Address: 68CH, 1676 MSR_LASTBRANCH_12_FROM_IP Last Branch Record 12 3, 4, 6 See description of MSR_LASTBRANCH_0 at 680H. 3, 4, 6	Last Branch Record 11		3, 4, 6	Unique
Last Branch Record 12 3, 4, 6 Unique See description of MSR_LASTBRANCH_0 at 680H. Unique	See description of MSR_LASTBRAN	CH_0 at 680H.		
See description of MSR_LASTBRANCH_0 at 680H.	Register Address: 68CH, 1676	MSR_LASTBRANCH_12_FROM_IP		
See description of MSR_LASTBRANCH_0 at 680H.	Last Branch Record 12	1	3, 4, 6	Unique
Register Address: 68DH, 1677 MSR_LASTBRANCH_13_FROM_IP	See description of MSR_LASTBRANCH_0 at 680H.			
	Register Address: 68DH, 1677	MSR_LASTBRANCH_13_FROM_IP		
		_	3, 4, 6	Unique
See description of MSR_LASTBRANCH_0 at 680H.	See description of MSR_LASTBRAN	CH_0 at 680H.		
Register Address: 68EH, 1678 MSR_LASTBRANCH_14_FROM_IP	•		I	
			3.4.6	Unique
See description of MSR_LASTBRANCH_0 at 680H.		CH_0 at 680H.		

Table 2-63. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Register Address: 68FH, 1679	MSR_LASTBRANCH_15_FROM_IP		
Last Branch Record 15		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 680H.		
Register Address: 6C0H, 1728	MSR_LASTBRANCH_0_T0_IP		
Last Branch Record 0 (R/W)		3, 4, 6	Unique
of the stack contains pointers to the exceptions, or interrupts that the p			
See Section 19.12, "Last Branch, Ca on Skylake Microarchitecture."	II Stack, Interrupt, and Exception Recording for Processors based		
Register Address: 6C1H, 1729	MSR_LASTBRANCH_1_TO_IP		-
Last Branch Record 1		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C2H, 1730	MSR_LASTBRANCH_2_TO_IP		
Last Branch Record 2		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C3H, 1731	MSR_LASTBRANCH_3_TO_IP		
Last Branch Record 3		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C4H, 1732	MSR_LASTBRANCH_4_TO_IP		
Last Branch Record 4		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C5H, 1733	MSR_LASTBRANCH_5_TO_IP		
Last Branch Record 5		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C6H, 1734	MSR_LASTBRANCH_6_TO_IP		
Last Branch Record 6		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C7H, 1735	MSR_LASTBRANCH_7_TO_IP		
Last Branch Record 7		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C8H, 1736	MSR_LASTBRANCH_8_TO_IP		
Last Branch Record 8		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6C9H, 1737	MSR_LASTBRANCH_9_TO_IP		
Last Branch Record 9		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CAH, 1738	MSR_LASTBRANCH_10_T0_IP		

Register Address: Hex, Decimal	Regis	ter Name	
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
Last Branch Record 10		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CBH, 1739	MSR_LASTBRANCH_11_T0_IP		
Last Branch Record 11		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CCH, 1740	MSR_LASTBRANCH_12_T0_IP		
Last Branch Record 12		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CDH, 1741	MSR_LASTBRANCH_13_TO_IP		
Last Branch Record 13		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CEH, 1742	MSR_LASTBRANCH_14_TO_IP		
Last Branch Record 14		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: 6CFH, 1743	MSR_LASTBRANCH_15_T0_IP		
Last Branch Record 15		3, 4, 6	Unique
See description of MSR_LASTBRAN	CH_0 at 6C0H.		
Register Address: C000_0080H	IA32_EFER		
Extended Feature Enables		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0081H	IA32_STAR		
System Call Target Address (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0082H	IA32_LSTAR		
IA-32e Mode System Call Target Ac	dress (R/W)	3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0084H	IA32_FMASK		
System Call Flag Mask (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0100H	IA32_FS_BASE		
Map of BASE Address of FS (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0101H	IA32_GS_BASE		
Map of BASE Address of GS (R/W)		3, 4, 6	Unique
See Table 2-2.			
Register Address: C000_0102H	IA32_KERNEL_GS_BASE		
Swap Target of BASE Address of G	S (R/W)	3, 4, 6	Unique
See Table 2-2.	· ·		

Table 2-63. MSRs in the Pentium® 4 and Intel® Xeon® Processors (Contd.)

Table 2-63. MSRs in the Pentium [®] 4 and Intel [®] Xeon [®] Processors (Contd.)

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description	Model Availability	Shared/ Unique ¹
NOTES	ne more than one logical processors per physical unit. If an M	SR is Shared thi	s means that

1. For HT-enabled processors, there may be more than one logical processors per physical unit. If an MSR is Shared, this means that one MSR is shared between logical processors. If an MSR is unique, this means that each logical processor has its own MSR.

2.19.1 MSRs Unique to Intel[®] Xeon[®] Processor MP with L3 Cache

The MSRs listed in Table 2-64 apply to Intel[®] Xeon[®] Processor MP with up to 8MB level three cache. These processors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the presence of the third level cache, and with CPUID reporting family encoding 0FH, model encoding 3 or 4 (see CPUID instruction for more details).

Table 2-64. MSRs Unique to 64-bit Intel[®] Xeon[®] Processor MP with Up to an 8 MB L3 Cache

Register Address: Hex Register Name			
Regi	ster Information	Model Availability	Shared/ Unique
Register Address: 107CCH	MSR_IFSB_BUSQ0		
IFSB BUSQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
See Section 21.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107CDH	MSR_IFSB_BUSQ1		
IFSB BUSQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
Register Address: 107CEH	MSR_IFSB_SNPQ0		
IFSB SNPQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
See Section 21.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107CFH	MSR_IFSB_SNPQ1		
IFSB SNPQ Event Control and Counter Registe	r (R/W)	3, 4	Shared
Register Address: 107D0H	MSR_EFSB_DRDY0		
EFSB DRDY Event Control and Counter Regist	er (R/W)	3, 4	Shared
See Section 21.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107D1H	MSR_EFSB_DRDY1	•	•
EFSB DRDY Event Control and Counter Regist	er (R/W)	3, 4	Shared
Register Address: 107D2H	MSR_IFSB_CTL6		
IFSB Latency Event Control Register (R/W)		3, 4	Shared
See Section 21.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		
Register Address: 107D3H	MSR_IFSB_CNTR7		
IFSB Latency Event Counter Register (R/W)		3, 4	Shared
See Section 21.6.6, "Performance Monitoring L3 Cache."	on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte		

The MSRs listed in Table 2-65 apply to Intel[®] Xeon[®] Processor 7100 series. These processors can be detected by enumerating the deterministic cache parameter leaf of CPUID instruction (with EAX = 4 as input) to detect the

presence of the third level cache, and with CPUID reporting family encoding 0FH, model encoding 6 (See CPUID instruction for more details.). The performance monitoring MSRs listed in Table 2-65 are shared between logical processors in the same core, but are replicated for each core.

Register Address: Hex	Register Name		
Register Information		Model Availability	Shared/ Unique
Register Address: 107CCH	MSR_EMON_L3_CTR_CTL0		
GBUSQ Event Control and Counter Register	(R/W)	6	Shared
See Section 21.6.6, "Performance Monitorin Cache."	g on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3		
Register Address: 107CDH	MSR_EMON_L3_CTR_CTL1		
GBUSQ Event Control and Counter Register	(R/W)	6	Shared
Register Address: 107CEH	MSR_EMON_L3_CTR_CTL2		
GSNPQ Event Control and Counter Register	(R/W)	6	Shared
See Section 21.6.6, "Performance Monitorin Cache."	g on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3		
Register Address: 107CFH	MSR_EMON_L3_CTR_CTL3		
GSNPQ Event Control and Counter Register	(R/W)	6	Shared
Register Address: 107D0H	MSR_EMON_L3_CTR_CTL4		
FSB Event Control and Counter Register (R/	, W)	6	Shared
See Section 21.6.6, "Performance Monitorin Cache."	g on 64-bit Intel® Xeon® Processor MP with Up to 8-MByte L3		
Register Address: 107D1H	MSR_EMON_L3_CTR_CTL5		
FSB Event Control and Counter Register (RA	, W)	6	Shared
Register Address: 107D2H	MSR_EMON_L3_CTR_CTL6		
FSB Event Control and Counter Register (R/W)		6	Shared
Register Address: 107D3H	MSR_EMON_L3_CTR_CTL7		
FSB Event Control and Counter Register (RA	/W)	6	Shared

2.20 MSRS IN INTEL[®] CORE[™] SOLO AND INTEL[®] CORE[™] DUO PROCESSORS

Model-specific registers (MSRs) for Intel Core Solo, Intel Core Duo processors, and Dual-core Intel Xeon processor LV are listed in Table 2-66. The column "Shared/Unique" applies to Intel Core Duo processor. "Unique" means each processor core has a separate MSR, or a bit field in an MSR governs only a core independently. "Shared" means the MSR or the bit field in an MSR address governs the operation of both processor cores.

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: OH, O P5_MC_ADDR		
See Section 2.23, "MSRs in Pentium	Processors," and Table 2-2.	Unique
Register Address: 1H, 1 P5_MC_TYPE		
See Section 2.23, "MSRs in Pentium Processors," and Table 2-2.		Unique

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 6H, 6	IA32_MONITOR_FILTER_SIZE	
See Section 10.10.5, "Monitor/Mwai	t Address Range Determination," and Table 2-2.	Unique
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Cou	Inter," and Table 2-2.	Unique
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R) See Table 2-2. The operating system microcode update to load.	n can use this MSR to determine "slot" information for the processor and the proper	Shared
Register Address: 1BH, 27	IA32_APIC_BASE	
See Section 12.4.4, "Local APIC State	us and Location," and Table 2-2.	Unique
Register Address: 2AH, 42	MSR_EBL_CR_POWERON	
Processor Hard Power-On Configura Enables and disables processor feat	tion (R/W) ures; (R) indicates current processor configuration.	Shared
0	Reserved.	
1	Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
2	Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
3	MCERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
4	Address Parity Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
6: 5	Reserved.	
7	BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled. Note: Not all processor implements R/W.	
8	Output Tri-state Enabled (R/O) 1 = Enabled; O = Disabled.	
9	Execute BIST (R/O) 1 = Enabled; 0 = Disabled.	
10	MCERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled.	
11	Reserved.	
12	BINIT# Observation Enabled (R/O) 1 = Enabled; O = Disabled.	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
13	Reserved	
14	1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes	
15	Reserved.	
17:16	APIC Cluster ID (R/O)	
18	System Bus Frequency (R/O) O = 100 MHz. 1 = Reserved.	
19	Reserved.	
21:20	Symmetric Arbitration ID (R/O)	
26:22	Clock Frequency Ratio (R/O)	
Register Address: 3AH, 58	IA32_FEATURE_CONTROL	
Control Features in IA-32 Processor See Table 2-2.	(R/W)	Unique
Register Address: 40H, 64	MSR_LASTBRANCH_0	•
hold the 'to' address. See also:Last Branch Record Stack TOS at	s on the last branch record stack: bits 31-0 hold the 'from' address and bits 63-32 1C9H. rupt, and Exception Recording (Pentium M Processors)."	Unique
Register Address: 41H, 65	MSR_LASTBRANCH_1	
Last Branch Record 1 (R/W) See description of MSR_LASTBRANG		Unique
Register Address: 42H, 66	MSR_LASTBRANCH_2	ł
Last Branch Record 2 (R/W) See description of MSR_LASTBRANG	СН_О.	Unique
Register Address: 43H, 67	MSR_LASTBRANCH_3	
Last Branch Record 3 (R/W) See description of MSR_LASTBRANC	CH_0.	Unique
Register Address: 44H, 68	MSR_LASTBRANCH_4	
Last Branch Record 4 (R/W) See description of MSR_LASTBRANG	CH_0.	Unique
Register Address: 45H, 69	MSR_LASTBRANCH_5	
Last Branch Record 5 (R/W) See description of MSR_LASTBRANC	CH_0.	Unique
Register Address: 46H, 70	MSR_LASTBRANCH_6	
Last Branch Record 6 (R/W) See description of MSR_LASTBRANG	CH_0.	Unique
<u></u>		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Last Branch Record 7 (R/W)		Unique
See description of MSR_LASTBRANG	СН_О.	
Register Address: 79H, 121	IA32_BIOS_UPDT_TRIG	
BIOS Update Trigger Register (W)		Unique
See Table 2-2.		
Register Address: 8BH, 139	IA32_BIOS_SIGN_ID	ſ
BIOS Update Signature ID (R/W) See Table 2-2.		Unique
Register Address: C1H, 193	IA32_PMCO	
Performance Counter Register See Table 2-2.		Unique
Register Address: C2H, 194	IA32_PMC1	
Performance Counter Register See Table 2-2.	•	Unique
Register Address: CDH, 205	MSR_FSB_FREQ	
Scaleable Bus Speed (R/O)		Shared
This field indicates the scalable bus	clock speed.	
2:0	 101B: 100 MHz (FSB 400) 001B: 133 MHz (FSB 533) 011B: 167 MHz (FSB 667) 	
	133.33 MHz should be utilized if performing calculation with System Bus Speed when encoding is 101B.	
	166.67 MHz should be utilized if performing calculation with System Bus Speed when encoding is 001B.	
63:3	Reserved.	
Register Address: E7H, 231	IA32_MPERF	
Maximum Performance Frequency C See Table 2-2.	lock Count (R/W)	Unique
Register Address: E8H, 232	IA32_APERF	
Actual Performance Frequency Clock Count (R/W) Unique See Table 2-2.		
Register Address: FEH, 254	IA32_MTRRCAP	•
See Table 2-2.		Unique
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Shared		
Used to configure the L2 Cache.		
0	L2 Hardware Enabled (R/O)	
	1 = If the L2 is hardware-enabled.	
	0 = Indicates if the L2 is hardware-disabled.	

Table 2-66. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
7:1	Reserved.	
8	L2 Enabled (R/W) 1 = L2 cache has been initialized. 0 = Disabled (default). Until this bit is set the processor will not respond to the WBINVD instruction or the assertion of the FLUSH# input.	
22:9	Reserved.	
23	L2 Not Present (R/O) 0 = L2 Present. 1 = L2 Not Present.	
63:24	Reserved.	
Register Address: 174H, 372	IA32_SYSENTER_CS	
See Table 2-2.		Unique
Register Address: 175H, 373	IA32_SYSENTER_ESP	
See Table 2-2.	·	Unique
Register Address: 176H, 374	IA32_SYSENTER_EIP	
See Table 2-2.	•	Unique
Register Address: 179H, 377	IA32_MCG_CAP	
See Table 2-2.	•	Unique
Register Address: 17AH, 378	IA32_MCG_STATUS	
Global Machine Check Status		Unique
0	RIPV When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If this bit is cleared, the program cannot be reliably restarted.	
1	EIPV When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.	
2	MCIP When set, this bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.	
63:3	Reserved	
Register Address: 186H, 390	IA32_PERFEVTSEL0	
See Table 2-2.		Unique
Register Address: 187H, 391	IA32_PERFEVTSEL1	
See Table 2-2.		Unique
Register Address: 198H, 408	IA32_PERF_STATUS	

Register Address: Hex, Decimal Register Name		
Register Information / Bit Fields	Bit Description	Shared/ Unique
See Table 2-2.		Shared
Register Address: 199H, 409	IA32_PERF_CTL	
See Table 2-2.		Unique
Register Address: 19AH, 410	IA32_CLOCK_MODULATION	
Clock Modulation (R/W)		Unique
See Table 2-2.		
Register Address: 19BH, 411	IA32_THERM_INTERRUPT	
Thermal Interrupt Control (R/W)		Unique
See Table 2-2 and Section 16.8.2,	"Thermal Monitor."	
Register Address: 19CH, 412	IA32_THERM_STATUS	
Thermal Monitor Status (R/W)		Unique
See Table 2-2 and Section 16.8.2,	"Thermal Monitor".	
Register Address: 19DH, 413	MSR_THERM2_CTL	
Thermal Monitor 2 Control		Unique
15:0	Reserved.	
16	TM_SELECT (R/W)	
	Mode of automatic thermal monitor:	
	0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock	
	duty cycle)	
	 1 = Thermal Monitor 2 (thermally-initiated frequency transitions) If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect. 	
	Neither TM1 nor TM2 will be enabled.	
63:16	Reserved.	
Register Address: 1A0H, 416	IA32_MISC_ENABLE	
Enable Miscellaneous Processor Fe	atures (R/W)	
Allows a variety of processor func		
2:0	Reserved.	
3	Automatic Thermal Control Circuit Enable (R/W)	Unique
	See Table 2-2.	
6:4	Reserved.	
7	Performance Monitoring Available (R)	Shared
	See Table 2-2.	
9:8	Reserved.	
10	FERR# Multiplexing Enable (R/W)	Shared
	1 = FERR# asserted by the processor to indicate a pending break event within	
	the processor	
	0 = Indicates compatible FERR# signaling behavior	
	This bit must be set to 1 to support XAPIC interrupt model usage.	
11	Branch Trace Storage Unavailable (R/O)	Shared
	See Table 2-2.	

Register Information / Bit Fields Bit Description 12 Reserved. 13 TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperatur is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the valu last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor does not change the VID signal or the bus to core ratio when the processor rates a thermal managed state. If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX 1, then this feature is not supported and BIOS must not alter the contents of th bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states. 15:14 Reserved. 16 Enhanced Intel SpeedStep Technology Enable (R/W) 1 = Enhanced Intel SpeedStep Technology enabled 18 ENABLE MONITOR FSM (R/W) See Table 2-2. 19 Reserved. 22 Limit CPUID Maxval (R/W) See Table 2-2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Reserved.	Shared/ Unique	
13 TM2 Enable (R/W) When this bit is set (1) and the thermal sensor indicates that the die temperatur is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the valu last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor does not change the VID signal or the bus to core ratio when the processor or sensor and managed state. If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX 1, then this feature is not supported and BIOS must not alter the contents of the bit location. The processor is operating out of specif both this bit and the TM1 bit are set to disabled states. 15:14 Reserved. 16 Enhanced Intel SpeedStep Technology Enable (R/W) 18 ENABLE MONITOR FSM (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 34 XD Bit Disable (R/W) See Table 2-3. Setting this bit may c		
When this bit is set (1) and the thermal sensor indicates that the die temperatur is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TR2 will reduce the bus to core ratio and voltage according to the valu last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor obes not change the VID signal or the bus to core ratio when the processor one sense at hermal managed state. If the TM2 feature flag (ECX(B) is not set to 1 after executing CPUID with EAX 1, then this feature is not supported and BIOS must not alter the contents of th bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states.15:14Reserved.16Enhanced Intel SpeedStep Technology Enable (R/W) 1 = Enhanced Intel SpeedStep Technology enabled18ENABLE MONITOR FSM (R/W) See Table 2-2.19Reserved.22Limit CPUID Maxval (R/W) See Table 2-2.33:23Reserved.34XD Bit Disable (R/W) See Table 2-3.35:35Reserved.34XD Bit Disable (R/W) See Table 2-3.63:35Reserved.34XD Bit Disable (R/W) See Table 2-3.63:35Reserved.34XD Bit Disable (R/W) See Table 2-3.63:35Reserved.Register Address: 1C9H, 457MSR_LASTBRANCH_TOSLast Branch Record Stack TOS (R/W) Contrains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).Register Address: 1D9H, 473IA32_DEBUGCTLDebug Control (R/W) Contrains how several debug features are used. Bit definitions are discussed in		
is at the pre-determined threshold, the Thermal Monitor 2 mechanism is engaged. TM2 will reduce the bus to core ratio and voltage according to the valu last written to MSR_THERM2_CTL bits 15:0. When this bit is clear (0, default), the processor does not change the VID signal or the bus to core ratio when the processor enters a thermal managed state. If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX 1, then this feature is not supported and BIOS must not alter the contents of th bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states. 15:14 Reserved. 16 Enhanced Intel SpeedStep Technology Enable (R/W) 1 = Enhanced Intel SpeedStep Technology enabled 18 ENABLE MONITOR FSM (R/W) See Table 2-2. See Table 2-2. 19 Reserved. 22 Limit CPUID Maxval (R/W) See Table 2-2. See Table 2-2. 13 Gf CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. See Table 2-3. 63:35 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. See Table 2-3. 63:35 Reserved. <t< td=""><td>Shared</td></t<>	Shared	
or the bus to core ratio when the processor enters a thermal managed state. If the TM2 feature flag (ECX[8]) is not set to 1 after executing CPUID with EAX 1, then this feature is not supported and BIOS must not alter the contents of th bit location. The processor is operating out of spec if both this bit and the TM1 bit are set to disabled states. 15:14 Reserved. 16 Enhanced Intel SpeedStep Technology Enable (R/W) 1 = Enhanced Intel SpeedStep Technology enabled 18 ENABLE MONITOR FSM (R/W) See Table 2-2. 19 22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Register Address: IC9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_O_FROM_IP (at 40H). Register Address: ID9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. R	2	
1, then this feature is not supported and BIOS must not alter the contents of th 15:14 Reserved. 16 Enhanced Intel SpeedStep Technology Enable (R/W) 18 ENABLE MONITOR FSM (R/W) 22 Limit CPUID Maxval (R/W) 32:23 Reserved. 34 XD Bit Disable (R/W) 34 XD Bit Disable (R/W) See Table 2-3. See Table 2-3. 63:35 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. See Table 2-3. 63:35 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. See Table 2-3. 63:35 Reserved. Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_O_FROM_IP (at 40H). Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP LAST ERANCH_O FROM_LIP Last Exception Record From Linear IP (R)		
16 Enhanced Intel SpeedStep Technology Enable (R/W) 18 ENABLE MONITOR FSM (R/W) See Table 2-2. See Table 2-2. 19 Reserved. 22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. Setting this Dist may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. Setting this Dist may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:25 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. See Table 2-3. 63:35 Reserved. Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how se		
1 = Enhanced Intel SpeedStep Technology enabled 18 ENABLE MONITOR FSM (R/W) See Table 2-2. 19 Reserved. 22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. Editor (R/W) See Table 2-3. Editor (R/W) See Table 2-3. Editor (R/W) See Table 2-3. Editor (R/W) See Table 2-3. Editor (R/W) See Table 2-3. Editor (R/W) See Table 2-3. Editor (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R) File P		
18 ENABLE MONITOR FSM (R/W) See Table 2-2. 19 22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_O_FROM_IP (at 40H). Register Address: 1D9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R) Kenter Containear IP (R)	Shared	
See Table 2-2. 19 Reserved. 22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Reserved. Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
19 Reserved. 22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 Reserved. Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_O_FROM_IP (at 40H). Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)	Shared	
22 Limit CPUID Maxval (R/W) See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 63:35 Reserved. Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R) Kertine Record From Linear IP (R)		
See Table 2-2. Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2.33:23Reserved.34XD Bit Disable (R/W) See Table 2-3.63:35Reserved.63:35Reserved.Register Address: 1C9H, 457MSR_LASTBRANCH_TOSLast Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record.See MSR_LASTBRANCH_0_FROM_IP (at 40H).Register Address: 1D9H, 473IA32_DEBUGCTLDebug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2.Register Address: 1DDH, 477MSR_LER_FROM_LIPLast Exception Record From Linear IP (R)		
Setting this bit may cause behavior in software that depends on the availabilit of CPUID leaves greater than 2. 33:23 Reserved. 34 XD Bit Disable (R/W) See Table 2-3. 63:35 63:35 Reserved. Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R) Kerter Provide Control Second From Linear IP (R)	Shared	
of CPUID leaves greater than 2.33:23Reserved.34XD Bit Disable (R/W) See Table 2-3.63:35Reserved.Register Address: 1C9H, 457MSR_LASTBRANCH_TOSLast Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H).Register Address: 1D9H, 473IA32_DEBUGCTLDebug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2.Register Address: 1DDH, 477MSR_LER_FROM_LIPLast Exception Record From Linear IP (R)		
34XD Bit Disable (R/W) See Table 2-3.63:35Reserved.Register Address: 1C9H, 457MSR_LASTBRANCH_TOSLast Branch Record Stack TOS (R/W)Contains an index (bits 0-3) that points to the MSR containing the most recent branch record.See MSR_LASTBRANCH_0_FROM_IP (at 40H).Register Address: 1D9H, 473IA32_DEBUGCTLDebug Control (R/W)Controls how several debug features are used. Bit definitions are discussed in Table 2-2.Register Address: 1DDH, 477MSR_LER_FROM_LIPLast Exception Record From Linear IP (R)		
See Table 2-3.63:35Reserved.Register Address: 1C9H, 457MSR_LASTBRANCH_TOSLast Branch Record Stack TOS (R/W)Contains an index (bits 0-3) that points to the MSR containing the most recent branch record.See MSR_LASTBRANCH_0_FROM_IP (at 40H).Register Address: 1D9H, 473IA32_DEBUGCTLDebug Control (R/W)Controls how several debug features are used. Bit definitions are discussed in Table 2-2.Register Address: 1DDH, 477MSR_LER_FROM_LIPLast Exception Record From Linear IP (R)		
63:35Reserved.Register Address: 1C9H, 457MSR_LASTBRANCH_TOSLast Branch Record Stack TOS (R/W)Contains an index (bits 0-3) that points to the MSR containing the most recent branch record.See MSR_LASTBRANCH_0_FROM_IP (at 40H).Register Address: 1D9H, 473IA32_DEBUGCTLDebug Control (R/W)Controls how several debug features are used. Bit definitions are discussed in Table 2-2.Register Address: 1DDH, 477MSR_LER_FROM_LIPLast Exception Record From Linear IP (R)	Shared	
Register Address: 1C9H, 457 MSR_LASTBRANCH_TOS Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
Last Branch Record Stack TOS (R/W) Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
Contains an index (bits 0-3) that points to the MSR containing the most recent branch record. See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
See MSR_LASTBRANCH_0_FROM_IP (at 40H). Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)	Unique	
Register Address: 1D9H, 473 IA32_DEBUGCTL Debug Control (R/W) IA32_DEBUGCTL Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
Debug Control (R/W) Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
Controls how several debug features are used. Bit definitions are discussed in Table 2-2. Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)		
Register Address: 1DDH, 477 MSR_LER_FROM_LIP Last Exception Record From Linear IP (R)	Unique	
Last Exception Record From Linear IP (R)		
	Unique	
Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.		
Register Address: 1DEH, 478 MSR_LER_TO_LIP		
Last Exception Record To Linear IP (R) Unique		
This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.		
Register Address: 200H, 512 MTRRphysBase0		

Table 2-66. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Table 2-66. MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV (Contd.)

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Memory Type Range Registers		Unique
Register Address: 201H, 513	MTRRphysMask0	
Memory Type Range Registers		Unique
Register Address: 202H, 514	MTRRphysBase1	
Memory Type Range Registers		Unique
Register Address: 203H, 515	MTRRphysMask1	
Memory Type Range Registers		Unique
Register Address: 204H, 516	MTRRphysBase2	
Memory Type Range Registers		Unique
Register Address: 205H, 517	MTRRphysMask2	
Memory Type Range Registers		Unique
Register Address: 206H, 518	MTRRphysBase3	
Memory Type Range Registers		Unique
Register Address: 207H, 519	MTRRphysMask3	
Memory Type Range Registers		Unique
Register Address: 208H, 520	MTRRphysBase4	
Memory Type Range Registers		Unique
Register Address: 209H, 521	MTRRphysMask4	
Memory Type Range Registers		Unique
Register Address: 20AH, 522	MTRRphysBase5	
Memory Type Range Registers		Unique
Register Address: 20BH, 523	MTRRphysMask5	
Memory Type Range Registers		Unique
Register Address: 20CH, 524	MTRRphysBase6	
Memory Type Range Registers		Unique
Register Address: 20DH, 525	MTRRphysMask6	
Memory Type Range Registers		Unique
Register Address: 20EH, 526	MTRRphysBase7	
Memory Type Range Registers		Unique
Register Address: 20FH, 527	MTRRphysMask7	
Memory Type Range Registers		Unique
Register Address: 250H, 592	MTRRfix64K_00000	
Memory Type Range Registers		Unique
Register Address: 258H, 600	MTRRfix16K_80000	•
Memory Type Range Registers		Unique
Register Address: 259H, 601	MTRRfix16K_A0000	
Memory Type Range Registers		Unique

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Register Address: 268H, 616	MTRRfix4K_C0000	
Memory Type Range Registers		Unique
Register Address: 269H, 617	MTRRfix4K_C8000	
Memory Type Range Registers		Unique
Register Address: 26AH, 618	MTRRfix4K_D0000	
Memory Type Range Registers		Unique
Register Address: 26BH, 619	MTRRfix4K_D8000	
Memory Type Range Registers	·	Unique
Register Address: 26CH, 620	MTRRfix4K_E0000	
Memory Type Range Registers		Unique
Register Address: 26DH, 621	MTRRfix4K_E8000	·
Memory Type Range Registers		Unique
Register Address: 26EH, 622	MTRRfix4K_F0000	•
Memory Type Range Registers		Unique
Register Address: 26FH, 623	MTRRfix4K_F8000	•
Memory Type Range Registers		Unique
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	•
Default Memory Types (R/W)		Unique
See Table 2-2 and Section 13.11.2.1	, "IA32_MTRR_DEF_TYPE MSR."	
Register Address: 400H, 1024	IA32_MCO_CTL	
See Section 17.3.2.1, "IA32_MCi_CT	L MSRs."	Unique
Register Address: 401H, 1025	IA32_MCO_STATUS	
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 17.3.2.3, "IA32_MCi_AD	DR MSRs."	Unique
	her not implemented or contains no address if the ADDRV flag in the . When not implemented in the processor, all reads and writes to this MSR will n.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CT	L MSRs."	Unique
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Unique		
	her not implemented or contains no address if the ADDRV flag in the . When not implemented in the processor, all reads and writes to this MSR will n.	
Register Address: 408H, 1032	IA32_MC2_CTL	

Register Address: Hex, Decimal Register Address: Hex, Decimal			
Register Information / Bit Fields	Bit Description	Shared/ Unique	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs." Unic			
Register Address: 409H, 1033	IA32_MC2_STATUS		
See Section 17.3.2.2, "IA32_MCi_ST	ATUS MSRS."	Unique	
Register Address: 40AH, 1034	IA32_MC2_ADDR		
IA32_MC2_STATUS register is clear.	her not implemented or contains no address if the ADDRV flag in the . When not implemented in the processor, all reads and writes to this MSR will	Unique	
cause a general-protection exceptio Register Address: 40CH, 1036			
5	MSR_MC4_CTL	11-1	
See Section 17.3.2.1, "IA32_MCi_CT		Unique	
Register Address: 40DH, 1037	MSR_MC4_STATUS	11-1	
See Section 17.3.2.2, "IA32_MCi_ST		Unique	
Register Address: 40EH, 1038	MSR_MC4_ADDR		
	DR MSRS." her not implemented or contains no address if the ADDRV flag in the When not implemented in the processor, all reads and writes to this MSR will cause	Unique	
Register Address: 410H, 1040	IA32_MC3_CTL		
IA32_MC3_CTL	See Section 17.3.2.1, "IA32_MCi_CTL MSRs."		
Register Address: 411H, 1041	IA32_MC3_STATUS		
IA32_MC3_STATUS	See Section 17.3.2.2, "IA32_MCi_STATUS MSRS."		
Register Address: 412H, 1042	MSR_MC3_ADDR		
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs." Unique The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.			
Register Address: 413H, 1043	MSR_MC3_MISC		
Machine Check Error Reporting Regi MISCV flag in the IA32_MCi_STATUS	ster - contains additional information describing the machine-check error if the gregister is set.	Unique	
Register Address: 414H, 1044	MSR_MC5_CTL		
Machine Check Error Reporting Register - controls signaling of #MC for errors produced by a particular hardware unit (or group of hardware units).			
Register Address: 415H, 1045	MSR_MC5_STATUS		
Machine Check Error Reporting Register - contains information related to a machine-check error if its VAL (valid) flag is set. Software is responsible for clearing IA32_MCi_STATUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection exception.			
Register Address: 416H, 1046	MSR_MC5_ADDR		
	Machine Check Error Reporting Register - contains the address of the code or data memory location that produced the Unique machine-check error if the ADDRV flag in the IA32_MCi_STATUS register is set.		
Register Address: 417H, 1047	MSR_MC5_MISC		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
Machine Check Error Reporting Regi MISCV flag in the IA32_MCi_STATU	ister - contains additional information describing the machine-check error if the S register is set.	Unique
Register Address: 480H, 1152	IA32_VMX_BASIC	
Reporting Register of Basic VMX Ca	pabilities (R/O)	Unique
See Table 2-2 and Appendix A.1, "B	asic VMX Information." (If CPUID.01H:ECX.[bit 5])	
Register Address: 481H, 1153	IA32_VMX_PINBASED_CTLS	
Capability Reporting Register of Pin	-Based VM-Execution Controls (R/O)	Unique
See Appendix A.3, "VM-Execution Co	ontrols." (If CPUID.01H:ECX.[bit 5])	
Register Address: 482H, 1154	IA32_VMX_PROCBASED_CTLS	
Capability Reporting Register of Prin See Appendix A.3, "VM-Execution Co	mary Processor-Based VM-Execution Controls (R/O) ontrols." (If CPUID.01H:ECX.[bit 5])	Unique
Register Address: 483H, 1155	IA32_VMX_EXIT_CTLS	
Capability Reporting Register of VM		Unique
See Appendix A.4, "VM-Exit Controls		q
Register Address: 484H, 1156	IA32_VMX_ENTRY_CTLS	
Capability Reporting Register of VM		Unique
See Appendix A.5, "VM-Entry Contro	,	
Register Address: 485H, 1157	IA32_VMX_MISC	
Reporting Register of Miscellaneous	s VMX Capabilities (R/O)	Unique
See Appendix A.6, "Miscellaneous D	ata." (If CPUID.01H:ECX.[bit 5])	
Register Address: 486H, 1158	IA32_VMX_CR0_FIXED0	
Capability Reporting Register of CR	Bits Fixed to 0 (R/O)	Unique
See Appendix A.7, "VMX-Fixed Bits	in CR0." (If CPUID.01H:ECX.[bit 5])	
Register Address: 487H, 1159	IA32_VMX_CR0_FIXED1	
Capability Reporting Register of CR	0 Bits Fixed to 1 (R/O)	Unique
See Appendix A.7, "VMX-Fixed Bits	in CR0." (If CPUID.01H:ECX.[bit 5])	
Register Address: 488H, 1160	IA32_VMX_CR4_FIXED0	
Capability Reporting Register of CRA See Appendix A.8, "VMX-Fixed Bits		Unique
Register Address: 489H, 1161	AS2_VMX_CR4_FIXED1	
Capability Reporting Register of CR4		Unique
See Appendix A.8, "VMX-Fixed Bits		Unique
Register Address: 48AH, 1162	AB2_VMX_VMCS_ENUM	
Capability Reporting Register of VM		Unique
See Appendix A.9, "VMCS Enumeration." (If CPUID.01H:ECX.[bit 5])		
Register Address: 48BH, 1163	IA32_VMX_PROCBASED_CTLS2	
	condary Processor-Based VM-Execution Controls (R/O)	Unique
	ontrols." (If CPUID.01H:ECX.[bit 5] and IA32_VMX_PROCBASED_CTLS[bit 63])	onque
,		

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	Shared/ Unique
DS Save Area (R/W)		Unique
See Table 2-2 and Section 21.6.3.4,	"Debug Store (DS) Mechanism."	
31:0	DS Buffer Management Area	
	Linear address of the first byte of the DS buffer management area.	
63:32	Reserved.	
Register Address: C000_0080H IA32_EFER		
See Table 2-2.		Unique
10:0	Reserved.	
11	Execute Disable Bit Enable	
63:12	Reserved.	

2.21 MSRS IN THE PENTIUM M PROCESSOR

Model-specific registers (MSRs) for the Pentium M processor are similar to those described in Section 2.22 for P6 family processors. The following table describes new MSRs and MSRs whose behavior has changed on the Pentium M processor.

Table 2-67. MSRs in Pentium M Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Register Address: OH, O	P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Processors	, n Sa	
Register Address: 1H, 1	P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Processors	n ,	
Register Address: 10H, 16	IA32_TIME_STAMP_COUNTER	
See Section 19.17, "Time-Stamp Counter," and	see Table 2-2.	
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R)		
See Table 2-2.		
The operating system can use this MSR to dete	ermine "slot" information for the processor and the proper microcode update to load.	
Register Address: 2AH, 42 MSR_EBL_CR_POWERON		
Processor Hard Power-On Configuration		
(R/W) Enables and disables processor features.		
(R) Indicates current processor configuration.		
0	Reserved.	
1	Data Error Checking Enable (R)	
	0 = Disabled.	
	Always 0 on the Pentium M processor.	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
2	Response Error Checking Enable (R)
	0 = Disabled.
	Always 0 on the Pentium M processor.
3	MCERR# Drive Enable (R)
	0 = Disabled.
	Always 0 on the Pentium M processor.
4	Address Parity Enable (R)
	0 = Disabled.
	Always 0 on the Pentium M processor.
6:5	Reserved.
7	BINIT# Driver Enable (R)
	1 = Enabled; 0 = Disabled.
	Always 0 on the Pentium M processor.
8	Output Tri-state Enabled (R/O)
	1 = Enabled; 0 = Disabled.
9	Execute BIST (R/O)
	1 = Enabled; 0 = Disabled.
10	MCERR# Observation Enabled (R/O)
	1 = Enabled; 0 = Disabled.
	Always 0 on the Pentium M processor.
11	Reserved.
12	BINIT# Observation Enabled (R/O)
	1 = Enabled; 0 = Disabled.
	Always 0 on the Pentium M processor.
13	Reserved.
14	1 MByte Power on Reset Vector (R/O)
	1 = 1 MByte; 0 = 4 GBytes.
	Always 0 on the Pentium M processor.
15	Reserved.
17:16	APIC Cluster ID (R/O)
	Always 00B on the Pentium M processor.
18	System Bus Frequency (R/O)
	0 = 100 MHz.
	1 = Reserved.
10	Always 0 on the Pentium M processor.
19	Reserved.
21:20	Symmetric Arbitration ID (R/O)
	Always 00B on the Pentium M processor.
26:22	Clock Frequency Ratio (R/O)
Register Address: 40H, 64	MSR_LASTBRANCH_0

Table 2-67. MSRs in Pentium M Processors (Contd.)		
Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Last Branch Record 0 (R/W) One of 8 last branch record registers on the las address.	st branch record stack: bits 31-0 hold the 'from' address and bits 63-32 hold the to	
See also: Last Branch Record Stack TOS at 1C9H. Section 19.15, "Last Branch, Interrupt, and E	Exception Recording (Pentium M Processors)."	
Register Address: 41H, 65	MSR_LASTBRANCH_1	
Last Branch Record 1 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 42H, 66	MSR_LASTBRANCH_2	
Last Branch Record 2 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 43H, 67	MSR_LASTBRANCH_3	
Last Branch Record 3 (R/W) See description of MSR_LASTBRANCH_0.	·	
Register Address: 44H, 68	MSR_LASTBRANCH_4	
Last Branch Record 4 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 45H, 69	MSR_LASTBRANCH_5	
Last Branch Record 5 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 46H, 70	MSR_LASTBRANCH_6	
Last Branch Record 6 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 47H, 71	MSR_LASTBRANCH_7	
Last Branch Record 7 (R/W) See description of MSR_LASTBRANCH_0.		
Register Address: 119H, 281	MSR_BBL_CR_CTL	
Control Register Used to program L2 commands to be issued via	a cache configuration accesses mechanism. Also receives L2 lookup response.	
63:0	Reserved.	
Register Address: 11EH, 281	MSR_BBL_CR_CTL3	
Control Register 3 Used to configure the L2 Cache.		
0	L2 Hardware Enabled (R/O) 1 = If the L2 is hardware-enabled. 0 = Indicates if the L2 is hardware-disabled.	
4:1	Reserved.	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
5	ECC Check Enable (R/O)
	This bit enables ECC checking on the cache data bus. ECC is always generated on
	write cycles.
	0 = Disabled (default). 1 = Enabled.
	For the Pentium M processor, ECC checking on the cache data bus is always enabled.
7:6	Reserved.
8	L2 Enabled (R/W)
0	1 = L2 cache has been initialized.
	0 = Disabled (default).
	Until this bit is set the processor will not respond to the WBINVD instruction or the
	assertion of the FLUSH# input.
22:9	Reserved.
23	L2 Not Present (R/O)
	0 = L2 Present.
	1 = L2 Not Present.
63:24	Reserved.
Register Address: 179H, 377	IA32_MCG_CAP
Read-only register that provides information	on about the machine-check architecture of the processor.
7:0	Count (R/O)
	Indicates the number of hardware unit error reporting banks available in the processor.
8	IA32_MCG_CTL Present (R/O)
	1 = Indicates that the processor implements the MSR_MCG_CTL register found at MSR 17BH.
	0 = Not supported.
63:9	Reserved.
Register Address: 17AH, 378	IA32_MCG_STATUS
Global Machine Check Status	
0	RIPV
	When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) can be used to restart the program. If this bit is cleared, the program cannot be reliably restarted.
1	EIPV
	When set, this bit indicates that the instruction addressed by the instruction pointer pushed on the stack (when the machine check was generated) is directly associated with the error.
2	MCIP
	When set, this bit indicates that a machine check has been generated. If a second machine check is detected while this bit is still set, the processor enters a shutdown state. Software should write this bit to 0 after processing a machine check exception.
63:3	Reserved.
Register Address: 198H, 408	IA32_PERF_STATUS

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
See Table 2-2.	· · · ·
Register Address: 199H, 409	IA32_PERF_CTL
See Table 2-2.	
Register Address: 19AH, 410	IA32_CLOCK_MODULATION
Clock Modulation (R/W).	l
See Table 2-2 and Section 16.8.3, "Software C	ontrolled Clock Modulation."
Register Address: 19BH, 411	IA32_THERM_INTERRUPT
Thermal Interrupt Control (R/W)	
See Table 2-2 and Section 16.8.2, "Thermal Mo	onitor."
Register Address: 19CH, 412	IA32_THERM_STATUS
Thermal Monitor Status (R/W)	
See Table 2-2 and Section 16.8.2, "Thermal Mo	onitor."
Register Address: 19DH, 413	MSR_THERM2_CTL
Thermal Monitor 2 Control	
15:0	Reserved.
16	TM_SELECT (R/W)
	Mode of automatic thermal monitor:
	0 = Thermal Monitor 1 (thermally-initiated on-die modulation of the stop-clock duty cycle)
	1 = Thermal Monitor 2 (thermally-initiated frequency transitions)
	If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no effect.
	Neither TM1 nor TM2 will be enabled.
63:16	Reserved.
Register Address: 1A0H, 416	IA32_MISC_ENABLE
Enable Miscellaneous Processor Features (R/W	·
Allows a variety of processor functions to be e	
2:0	Reserved.
3	Automatic Thermal Control Circuit Enable (R/W)
	 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows processor clocks to be automatically modulated based on the processor's thermal sensor operation.
	0 = Disabled (default).
	The automatic thermal control circuit enable bit determines if the thermal control
	circuit (TCC) will be activated when the processor's internal thermal sensor determines the processor is about to exceed its maximum operating temperature.
	When the TCC is activated and TM1 is enabled, the processors clocks will be forced to
	a 50% duty cycle. BIOS must enable this feature.
	The bit should not be confused with the on-demand thermal control circuit enable bit.
6:4	Reserved.
7	Performance Monitoring Available (R)
	1 = Performance monitoring enabled.
	0 = Performance monitoring disabled.

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
9:8	Reserved.
10	FERR# Multiplexing Enable (R/W)
	1 = FERR# asserted by the processor to indicate a pending break event within the processor.
	 0 = Indicates compatible FERR# signaling behavior. This bit must be set to 1 to support XAPIC interrupt model usage.
	Branch Trace Storage Unavailable (R/O)
	1 = Processor doesn't support branch trace storage (BTS)
	0 = BTS is supported
12	Processor Event Based Sampling Unavailable (R/O)
	1 = Processor does not support processor event based sampling (PEBS);
	0 = PEBS is supported.
	The Pentium M processor does not support PEBS.
15:13	Reserved.
16	Enhanced Intel SpeedStep Technology Enable (R/W)
	1 = Enhanced Intel SpeedStep Technology enabled.
	On the Pentium M processor, this bit may be configured to be read-only.
22:17	Reserved.
23	xTPR Message Disable (R/W)
	When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority. The default is processor specific.
63:24	Reserved.
Register Address: 1C9H, 457	MSR_LASTBRANCH_TOS
Last Branch Record Stack TOS (R/W)	
Contains an index (bits 0-3) that points to the	MSR containing the most recent branch record. See also:
 MSR_LASTBRANCH_0_FROM_IP (at 40H). Section 19.15, "Last Branch, Interrupt, and 6 	Exception Recording (Pentium M Processors)."
Register Address: 1D9H, 473	MSR_DEBUGCTLB
Debug Control (R/W)	•
Controls how several debug features are used	Bit definitions are discussed in the referenced section.
See Section 19.15, "Last Branch, Interrupt, and	Exception Recording (Pentium M Processors)."
Register Address: 1DDH, 477	MSR_LER_TO_LIP
Last Exception Record To Linear IP (R)	•
This area contains a pointer to the target of the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.	
See Section 19.15, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)," and Section 19.16.2, "Last Branch and Last Exception MSRs."	
Register Address: 1DEH, 478	MSR_LER_FROM_LIP

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Last Exception Record From Linear IP (R)		
Contains a pointer to the last branch instruction that the processor executed prior to the last exception that was generated or the last interrupt that was handled.		
See Section 19.15, "Last Branch, Interrupt, and Exception Recording (Pentium M Processors)," and Section 19.16.2, "Last Branch and Last Exception MSRs."		
Register Address: 2FFH, 767	IA32_MTRR_DEF_TYPE	
Default Memory Types (R/W)		
Sets the memory type for the regions of physic	cal memory that are not mapped by the MTRRs.	
See Section 13.11.2.1, "IA32_MTRR_DEF_TYPE	E MSR."	
Register Address: 400H, 1024	IA32_MC0_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs."		
Register Address: 401H, 1025	IA32_MC0_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS MSRS	S."	
Register Address: 402H, 1026	IA32_MC0_ADDR	
See Section 14.3.2.3., "IA32_MCi_ADDR MSRs".		
	lemented or contains no address if the ADDRV flag in the IA32_MC0_STATUS register or, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 404H, 1028	IA32_MC1_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs."		
Register Address: 405H, 1029	IA32_MC1_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS MSR	S."	
Register Address: 406H, 1030	IA32_MC1_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs."		
The IA32_MC1_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC1_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 408H, 1032	IA32_MC2_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs."		
Register Address: 409H, 1033	IA32_MC2_STATUS	
See Chapter 17.3.2.2, "IA32_MCi_STATUS MSR	S."	
Register Address: 40AH, 1034	IA32_MC2_ADDR	
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs."		
The IA32_MC2_ADDR register is either not implemented or contains no address if the ADDRV flag in the IA32_MC2_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.		
Register Address: 40CH, 1036	MSR_MC4_CTL	
See Section 17.3.2.1, "IA32_MCi_CTL MSRs."		
Register Address: 40DH, 1037	MSR_MC4_STATUS	
See Section 17.3.2.2, "IA32_MCi_STATUS MSRS."		
Register Address: 40EH, 1038	MSR_MC4_ADDR	

Register Address: Hex, Decimal Register Name	
Register Information / Bit Fields	Bit Description
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs."	
	lemented or contains no address if the ADDRV flag in the MSR_MC4_STATUS register or, all reads and writes to this MSR will cause a general-protection exception.
Register Address: 410H, 1040	MSR_MC3_CTL
See Section 17.3.2.1, "IA32_MCi_CTL MSRs."	
Register Address: 411H, 1041	MSR_MC3_STATUS
See Section 17.3.2.2, "IA32_MCi_STATUS MSRS."	
Register Address: 412H, 1042	MSR_MC3_ADDR
See Section 17.3.2.3, "IA32_MCi_ADDR MSRs."	
The MSR_MC3_ADDR register is either not implemented or contains no address if the ADDRV flag in the MSR_MC3_STATUS register is clear. When not implemented in the processor, all reads and writes to this MSR will cause a general-protection exception.	
Register Address: 600H, 1536	IA32_DS_AREA
DS Save Area (R/W)	·
See Table 2-2.	
Points to the DS buffer management area, which is used to manage the BTS and PEBS buffers. See Section 21.6.3.4, "Debug Store (DS) Mechanism."	
31:0	DS Buffer Management Area
	Linear address of the first byte of the DS buffer management area.
63:32	Reserved.

2.22 MSRS IN THE P6 FAMILY PROCESSORS

The following MSRs are defined for the P6 family processors. The MSRs in this table that are shaded are available only in the Pentium II and Pentium III processors. Beginning with the Pentium 4 processor, some of the MSRs in this list have been designated as "architectural" and have had their names changed. See Table 2-2 for a list of the architectural MSRs.

Table 2-68. MSRs in the P6 Family Processors

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Register Address: OH, O	P5_MC_ADDR	
See Section 2.23, "MSRs in Pentium Processors."		
Register Address: 1H, 1	P5_MC_TYPE	
See Section 2.23, "MSRs in Pentium Processors."		
Register Address: 10H, 16	TSC	
See Section 19.17, "Time-Stamp Counter."		
Register Address: 17H, 23	IA32_PLATFORM_ID	
Platform ID (R)		
The operating system can use this MSR to determine "slot" information for the processor and the proper microcode update to load.		
49:0	Reserved.	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
52:50	Platform Id (R)Contains information concerning the intended platform for the processor.5251500000001010101100110011001101010111011
56:53	L2 Cache Latency Read.
59:57	Reserved.
60	Clock Frequency Ratio Read.
63:61	Reserved.
Register Address: 1BH, 27	APIC_BASE
Section 12.4.4, "Local APIC Status and Lo	cation."
7:0	Reserved.
8	Boot Strap Processor Indicator Bit 1 = BSP
10:9	Reserved.
11	APIC Global Enable Bit - Permanent till reset 1 = Enabled. 0 = Disabled.
31:12	APIC Base Address.
63:32	Reserved.
Register Address: 2AH, 42	EBL_CR_POWERON
Processor Hard Power-On Configuration (R/W) Enables and disables processor fea	tures, and (R) indicates current processor configuration.
0	Reserved ¹
1	Data Error Checking Enable (R/W) 1 = Enabled. 0 = Disabled.
2	Response Error Checking Enable FRCERR Observation Enable (R/W) 1 = Enabled. 0 = Disabled.
3	AERR# Drive Enable (R/W) 1 = Enabled. 0 = Disabled.
4	BERR# Enable for Initiator Bus Requests (R/W) 1 = Enabled. 0 = Disabled.

Table 2-68. MSRs in the P6 Family Processors (Contd.)

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
5	Reserved.
6	BERR# Driver Enable for Initiator Internal Errors (R/W)
	1 = Enabled.
	0 = Disabled.
7	BINIT# Driver Enable (R/W)
	1 = Enabled.
	0 = Disabled.
8	Output Tri-state Enabled (R)
	1 = Enabled.
	0 = Disabled.
9	Execute BIST (R) 1 = Enabled.
	0 = Disabled.
10	AERR# Observation Enabled (R)
10	1 = Enabled
	0 = Disabled.
11	Reserved.
12	BINIT# Observation Enabled (R)
	1 = Enabled.
	0 = Disabled.
13	In Order Queue Depth (R)
	1 = 1.
	0 = 8.
14	1-MByte Power on Reset Vector (R)
	1 = 1MByte.
	0 = 4GBytes.
15	FRC Mode Enable (R)
	1 = Enabled. 0 = Disabled.
17:16	APIC Cluster ID (R)
19:18	System Bus Frequency (R) 00 = 66MHz.
	10 = 100Mhz.
	01 = 133MHz.
	11 = Reserved.
21: 20	Symmetric Arbitration ID (R)
25:22	Clock Frequency Ratio (R)
26	Low Power Mode Enable (R/W)
27	Clock Frequency Ratio
63:28	Reserved. ¹
Register Address: 33H, 51	MSR_TEST_CTRL

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Test Control Register		
29:0	Reserved.	
30	Streaming Buffer Disable	
31	Disable LOCK#	
	Assertion for split locked access.	
Register Address: 79H, 121	BIOS_UPDT_TRIG	
BIOS Update Trigger Register.		
Register Address: 88H, 136	BBL_CR_D0[63:0]	
Chunk 0 data register D[63:0]: used to wr	ite to and read from the L2.	
Register Address: 89H, 137	BBL_CR_D1	
Chunk 1 data register D[63:0]: used to wr	ite to and read from the L2.	
Register Address: 8AH, 138	BBL_CR_D2	
Chunk 2 data register D[63:0]: used to write to and read from the L2.		
Register Address: 8BH, 139	BIOS_SIGN/BBL_CR_D3	
BIOS Update Signature Register or Chunk	ata register D[63:0].	
Used to write to and read from the L2 dep	pending on the usage model.	
Register Address: C1H, 193	PerfCtr0 (PERFCTR0)	
Performance Counter Register		
See Table 2-2.		
Register Address: C2H, 194	PerfCtr1 (PERFCTR1)	
Performance Counter Register		
See Table 2-2.		
Register Address: FEH, 254	MTRRcap	
Memory Type Range Registers		
Register Address: 116H, 278	BBL_CR_ADDR	
Address register: used to send specified a	ddress (A31-A3) to L2 during cache initialization accesses.	
2:0	Reserved; set to 0.	
31:3	Address bits [35:3].	
63:32	Reserved.	
Register Address: 118H, 280	BBL_CR_DECC	
Data ECC register D[7:0]: used to write EC	C and read ECC to/from L2.	
Register Address: 119H, 281	gister Address: 119H, 281 BBL_CR_CTL BBL_CR_CTL	
Control register: used to program L2 comr response.	nands to be issued via cache configuration accesses mechanism. Also receives L2 lookup	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
4:0	L2 Command: 01100 = Data Read w/ LRU update (RLU). 01110 = Tag Read w/ Data Read (TRR). 01111 = Tag Inquire (TI). 00010 = L2 Control Register Read (CR). 00011 = L2 Control Register Write (CW). 010 + MESI encode = Tag Write w/ Data Read (TWR). 111 + MESI encode = Tag Write w/ Data Write (TWW). 100 + MESI encode = Tag Write (TW).	
6:5		
7	State to L2	
9:8	Reserved.	
11:10	Way 0 - 00, Way 1 - 01, Way 2 - 10, Way 3 - 11 Way to L2	
13:12	Modified - 11,Exclusive - 10, Shared - 01, Invalid - 00 Way from L2	
15:14	State from L2.	
16	Reserved.	
17	L2 Hit.	
18	Reserved.	
20:19	User supplied ECC.	
21	Processor number: ² Disable = 1. Enable = 0. Reserved.	
63:22	Reserved.	
Register Address: 11AH, 282	BBL_CR_TRIG	
Trigger register: used to initiate a cache	e configuration accesses access, Write only with Data = 0.	
Register Address: 11BH, 283	BBL_CR_BUSY	
Busy register: indicates when a cache c	onfiguration accesses L2 command is in progress. D[0] = 1 = BUSY.	
Register Address: 11EH, 286	BBL_CR_CTL3	
Control register 3: used to configure the	e L2 Cache.	
0	L2 Configured (read/write).	
4:1	L2 Cache Latency (read/write).	
5	ECC Check Enable (read/write).	
6	Address Parity Check Enable (read/write).	
7	CRTN Parity Check Enable (read/write).	
8	L2 Enabled (read/write).	

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
10:9	L2 Associativity (read only): 00 = Direct Mapped. 01 = 2 Way. 10 = 4 Way. 11 = Reserved.	
12:11	Number of L2 banks (read only).	
17:13	Cache size per bank (read/write): 00001 = 256 KBytes. 00010 = 512 KBytes. 00100 = 1 MByte. 01000 = 2 MBytes. 10000 = 4 MBytes.	
18	Cache State error checking enable (read/write).	
19	Reserved.	
22:20	L2 Physical Address Range support: 111 = 64 GBytes. 110 = 32 GBytes. 101 = 16 GBytes. 100 = 8 GBytes. 011 = 4 GBytes. 010 = 2 GBytes. 001 = 1 GByte. 000 = 512 MBytes.	
23	L2 Hardware Disable (read only).	
24	Reserved.	
25	Cache bus fraction (read only).	
63:26	Reserved.	
Register Address: 174H, 372	SYSENTER_CS_MSR	
CS register target for CPL 0 code		
Register Address: 175H, 373	SYSENTER_ESP_MSR	
Stack pointer for CPL 0 stack		
Register Address: 176H, 374	SYSENTER_EIP_MSR	
CPL 0 code entry point		
Register Address: 179H, 377	MCG_CAP	
Machine Check Global Control Register		
Register Address: 17AH, 378	MCG_STATUS	
	contains information related to a machine-check error if its VAL (valid) flag is set. Software TUS MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection	
Register Address: 17BH, 379	MCG_CTL	
Machine Check Error Reporting Register - hardware units).	controls signaling of #MC for errors produced by a particular hardware unit (or group of	
Register Address: 186H, 390	PerfEvtSel0 (EVNTSEL0)	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
Performance Event Select Register 0 (R	/W)
7:0	Event Select
	Refer to Performance Counter section for a list of event encodings.
15:8	UMASK (Unit Mask)
	Unit mask register set to 0 to enable all count options.
16	USER
	Controls the counting of events at Privilege levels of 1, 2, and 3.
17	OS
	Controls the counting of events at Privilege level of 0.
18	E
	Occurrence/Duration Mode Select:
	1 = Occurrence.
	0 = Duration.
19	PC
	Enabled the signaling of performance counter overflow via BPO pin.
20	INT
	Enables the signaling of counter overflow via input to APIC:
	1 = Enable.
	0 = Disable.
22	ENABLE
	Enables the counting of performance events in both counters:
	1 = Enable.
	0 = Disable.
23	INV
	Inverts the result of the CMASK condition:
	1 = Inverted.
	0 = Non-Inverted.
31:24	CMASK (Counter Mask)
Register Address: 187H, 391	PerfEvtSel1 (EVNTSEL1)
Performance Event Select for Counter 1	(R/W)
7:0	Event Select
	Refer to Performance Counter section for a list of event encodings.
15:8	UMASK (Unit Mask)
	Unit mask register set to 0 to enable all count options.
16	USER
	Controls the counting of events at Privilege levels of 1, 2, and 3.
17	OS
	Controls the counting of events at Privilege level of 0.
	, , , , , , , , , , , , , , , , , , ,

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
18	E
	Occurrence/Duration Mode Select:
	1 = Occurrence.
	0 = Duration.
19	PC
	Enabled the signaling of performance counter overflow via BPO pin.
20	
	Enables the signaling of counter overflow via input to APIC. 1 = Enable.
	0 = Disable.
23	INV
	Inverts the result of the CMASK condition.
	1 = Inverted.
	0 = Non-Inverted.
31:24	CMASK (Counter Mask)
Register Address: 1D9H, 473	DEBUGCTLMSR
	ion recording; taken branch breakpoints; the breakpoint reporting pins; and trace messages.
This register can be written to using the	WRMSR instruction, when operating at privilege level 0 or when in real-address mode.
0	Enable/Disable Last Branch Records
1	Branch Trap Flag
2	Performance Monitoring/Break Point Pins
З	Performance Monitoring/Break Point Pins
4	Performance Monitoring/Break Point Pins
5	Performance Monitoring/Break Point Pins
6	Enable/Disable Execution Trace Messages
31:7	Reserved.
Register Address: 1DBH, 475	LASTBRANCHFROMIP
32-bit register for recording the instructi debug exception being generated.	on pointers for the last branch, interrupt, or exception that the processor took prior to a
Register Address: 1DCH, 476	LASTBRANCHTOIP
32-bit register for recording the instructi debug exception being generated.	on pointers for the last branch, interrupt, or exception that the processor took prior to a
Register Address: 1DDH, 477	LASTINTFROMIP
Last INT from IP	
Register Address: 1DEH, 478	LASTINTTOIP
Last INT to IP	
Register Address: 200H, 512	MTRRphysBase0
Memory Type Range Registers	
Register Address: 201H, 513	MTRRphysMask0
Memory Type Range Registers	

Register Address: Hex, Decimal	Register Name
Register Information / Bit Fields	Bit Description
Register Address: 202H, 514	MTRRphysBase1
Memory Type Range Registers	
Register Address: 203H, 515	MTRRphysMask1
Memory Type Range Registers	
Register Address: 204H, 516	MTRRphysBase2
Memory Type Range Registers	
Register Address: 205H, 517	MTRRphysMask2
Memory Type Range Registers	
Register Address: 206H, 518	MTRRphysBase3
Memory Type Range Registers	
Register Address: 207H, 519	MTRRphysMask3
Memory Type Range Registers	•
Register Address: 208H, 520	MTRRphysBase4
Memory Type Range Registers	
Register Address: 209H, 521	MTRRphysMask4
Memory Type Range Registers	
Register Address: 20AH, 522	MTRRphysBase5
Memory Type Range Registers	
Register Address: 20BH, 523	MTRRphysMask5
Memory Type Range Registers	
Register Address: 20CH, 524	MTRRphysBase6
Memory Type Range Registers	·
Register Address: 20DH, 525	MTRRphysMask6
Memory Type Range Registers	
Register Address: 20EH, 526	MTRRphysBase7
Memory Type Range Registers	
Register Address: 20FH, 527	MTRRphysMask7
Memory Type Range Registers	·
Register Address: 250H, 592	MTRRfix64K_00000
Memory Type Range Registers	
Register Address: 258H, 600	MTRRfix16K_80000
Memory Type Range Registers	
Register Address: 259H, 601	MTRRfix16K_A0000
Memory Type Range Registers	
Register Address: 268H, 616	MTRRfix4K_C0000
Memory Type Range Registers	
Register Address: 269H, 617	MTRRfix4K_C8000

г

Register Address: Hex, Decimal	Register Name		
Register Information / Bit Fields	Bit Description		
Memory Type Range Registers			
Register Address: 26AH, 618	MTRRfix4K_D0000		
Memory Type Range Registers	Memory Type Range Registers		
Register Address: 26BH, 619	MTRRfix4K_D8000		
Memory Type Range Registers			
Register Address: 26CH, 620	MTRRfix4K_E0000		
Memory Type Range Registers			
Register Address: 26DH, 621	MTRRfix4K_E8000		
Memory Type Range Registers			
Register Address: 26EH, 622	MTRRfix4K_F0000		
Memory Type Range Registers			
Register Address: 26FH, 623	MTRRfix4K_F8000		
Memory Type Range Registers			
Register Address: 2FFH, 767	MTRRdefType		
Memory Type Range Registers			
2:0	Default memory type		
10	Fixed MTRR enable		
11	MTRR Enable		
Register Address: 400H, 1024	MCO_CTL		
Machine Check Error Reporting Register - hardware units).	controls signaling of #MC for errors produced by a particular hardware unit (or group of		
Register Address: 401H, 1025	MCO_STATUS		
	contains information related to a machine-check error if its VAL (valid) flag is set. Software US MSRs by explicitly writing 0s to them; writing 1s to them causes a general-protection		
15:0	MC_STATUS_MCACOD		
31:16	MC_STATUS_MSCOD		
57	MC_STATUS_DAM		
58	MC_STATUS_ADDRV		
59	MC_STATUS_MISCV		
60	MC_STATUS_EN. (Note: For MCO_STATUS only, this bit is hardcoded to 1.)		
61	MC_STATUS_UC		
62	MC_STATUS_0		
63	MC_STATUS_V		
Register Address: 402H, 1026	MCO_ADDR		
Register Address: 403H, 1027	MCO_MISC		
Defined in MCA architecture but not imple	Defined in MCA architecture but not implemented in the P6 family processors.		
Register Address: 404H, 1028	MC1_CTL		

Table 2-68. MSRs	in the P6 Family	y Processors	(Contd.)
------------------	------------------	--------------	----------

Register Address: Hex, Decimal	Register Name	
Register Information / Bit Fields	Bit Description	
Register Address: 405H, 1029	MC1_STATUS	
Bit definitions same as MCO_STATUS.		
Register Address: 406H, 1030	MC1_ADDR	
Register Address: 407H, 1031	MC1_MISC	
Defined in MCA architecture but not implemented in the P6 family processors.		
Register Address: 408H, 1032	MC2_CTL	
Register Address: 409H, 1033	MC2_STATUS	
Bit definitions same as MCO_STATUS.		
Register Address: 40AH, 1034	MC2_ADDR	
Register Address: 40BH, 1035	MC2_MISC	
Defined in MCA architecture but not imple	mented in the P6 family processors.	
Register Address: 40CH, 1036	MC4_CTL	
Register Address: 40DH, 1037	MC4_STATUS	
Bit definitions same as MCO_STATUS, except bits 0, 4, 57, and 61 are hardcoded to 1.		
Register Address: 40EH, 1038	MC4_ADDR	
Defined in MCA architecture but not implemented in P6 Family processors.		
Register Address: 40FH, 1039	MC4_MISC	
Defined in MCA architecture but not implemented in the P6 family processors.		
Register Address: 410H, 1040	MC3_CTL	
Register Address: 411H, 1041	MC3_STATUS	
Bit definitions same as MCO_STATUS.		
Register Address: 412H, 1042	MC3_ADDR	
Register Address: 413H, 1043	MC3_MISC	
Defined in MCA architecture but not implemented in the P6 family processors.		

NOTES

1. Bit 0 of this register has been redefined several times, and is no longer used in P6 family processors.

2. The processor number feature may be disabled by setting bit 21 of the BBL_CR_CTL MSR (model-specific register address 119h) to "1". Once set, bit 21 of the BBL_CR_CTL may not be cleared. This bit is write-once. The processor number feature will be disabled until the processor is reset.

3. The Pentium III processor will prevent FSB frequency overclocking with a new shutdown mechanism. If the FSB frequency selected is greater than the internal FSB frequency the processor will shutdown. If the FSB selected is less than the internal FSB frequency the BIOS may choose to use bit 11 to implement its own shutdown policy.

2.23 MSRS IN PENTIUM PROCESSORS

The following MSRs are defined for the Pentium processors. The P5_MC_ADDR, P5_MC_TYPE, and TSC MSRs (named IA32_P5_MC_ADDR, IA32_P5_MC_TYPE, and IA32_TIME_STAMP_COUNTER in the Pentium 4 processor) are architectural; that is, code that accesses these registers will run on Pentium 4 and P6 family processors without generating exceptions (see Section 2.1, "Architectural MSRs"). The CESR, CTR0, and CTR1 MSRs are unique to Pentium processors; code that accesses these registers will generate exceptions on Pentium 4 and P6 family processors.

Register Address: Hex, Decimal	Register Name
Register Information	
Register Address: OH, O	P5_MC_ADDR
See Section 17.10.2, "Pentium Processor Machine-Check Exception Handling."	
Register Address: 1H, 1	P5_MC_TYPE
See Section 17.10.2, "Pentium Processor Machine-Check Exception Handling."	
Register Address: 10H, 16	TSC
See Section 19.17, "Time-Stamp Counter."	
Register Address: 11H, 17	CESR
See Section 21.6.9.1, "Control and Event Select Register (CESR)."	
Register Address: 12H, 18	CTRO
Section 21.6.9.3, "Events Counted."	
Register Address: 13H, 19	CTR1
Section 21.6.9.3, "Events Counted."	



A

Advanced programmable interrupt controller (see I/O APIC or Local APIC) APIC (see I/O APIC or Local APIC)

В

Backlink (see Previous task link) Branch trace message (see BTM) Branch trace store (see BTS) BTS (branch trace store) facilities BTS_UNAVAILABLE flag, IA32_MISC_ENABLE MSR, 2-529

С

Capability MSRs See VMX capability MSRs Context, task (see Task state) Current privilege level (see CPL)

D

Debug store (see DS) DEBUGCTLMSR MSR, 2-572 Debugging facilities see DS (debug store) mechanism

G

Global descriptor table register (see GDTR) Global descriptor table (see GDT)

IA32_APIC_BASE MSR, 2-521 IA32 BIOS SIGN ID MSR, 2-524 IA32 BIOS UPDT TRIG MSR. 2-523 IA32 CLOCK MODULATION MSR, 2-94, 2-109, 2-120, 2-176, 2-224, 2-490, 2-505, 2-527, 2-528, 2-552, 2-562 IA32_CTL MSR, 2-524 IA32_DEBUGCTL MSR, 2-531 IA32_DS_AREA MSR, 2-542 IA32_MCG_CAP MSR, 2-524 IA32_MCG_MISC MSR, 2-526 IA32_MCG_R10 MSR, 2-526 IA32 MCG R11 MSR. 2-527 IA32 MCG R15 MSR, 2-527 IA32_MCG_RAX MSR, 2-524 IA32_MCG_RBX MSR, 2-524 IA32_MCG_RFLAGS MSR, 2-525 IA32_MCG_RIP MSR, 2-526 IA32 MCi ADDR MSR. 2-539 IA32_MCi_CTL MSR, 2-539 IA32_MCi_MISC MSR, 2-539 IA32_MCi_STATUS MSR, 2-539 IA32 MISC ENABLE MSR. 2-528 IA32 MTRRCAP MSR, 2-524 IA32_MTRR_PHYS BASEn MTRR, 2-532 IA32_MTRR_PHYSBASEn MTRR, 2-532 IA32_MTRR_PHYSMASKn MTRR, 2-532 IA32_P5_MC_ADDR MSR, 2-520

IA32_P5_MC_TYPE MSR, 2-520 IA32 PEBS ENABLE MSR, 2-539 IA32_PLATFORM_ID, 2-88, 2-104, 2-171, 2-219, 2-500, 2-521, 2-548. 2-558. 2-565 IA32 STATUS MSR, 2-524 IA32_SYSENTER_CS MSR, 2-524 IA32_SYSENTER_EIP MSR, 2-524 IA32_SYSENTER_ESP MSR, 2-524 IA32_TERM_CONTROL MSR, 2-94, 2-109, 2-121, 2-176, 2-224 IA32_THERM_INTERRUPT MSR, 2-528 IA32_THERM_STATUS MSR, 2-528 IA32_TIME_STAMP_COUNTER MSR, 2-520 IA32_VMX_BASIC MSR, 2-101, 2-115, 2-125, 2-186, 2-235, 2-541, 2-557 IA32 VMX CR0 FIXED0 MSR, 2-102, 2-115, 2-126, 2-187, 2-235, 2-542, 2-557 IA32 VMX CR0 FIXED1 MSR, 2-102, 2-115, 2-126, 2-187, 2-235, 2-542, 2-557 IA32_VMX_CR4_FIXED0 MSR, 2-102, 2-115, 2-126, 2-187, 2-235, 2-542, 2-557 IA32_VMX_CR4_FIXED1 MSR, 2-102, 2-116, 2-126, 2-187, 2-235, 2-236, 2-542, 2-557 IA32_VMX_ENTRY_CTLS MSR, 2-102, 2-115, 2-125, 2-187, 2-235, 2-541, 2-557 IA32_VMX_EXIT_CTLS MSR, 2-102, 2-115, 2-125, 2-186, 2-235, 2-541, 2-557 IA32 VMX MISC MSR, 2-102, 2-115, 2-125, 2-187, 2-235, 2-542, 2 - 557IA32_VMX_PINBASED_CTLS MSR, 2-101, 2-115, 2-125, 2-186, 2-235, 2-541, 2-557 IA32_VMX_PROCBASED_CTLS MSR, 2-102, 2-115, 2-116, 2-125, 2-126, 2-186, 2-187, 2-235, 2-236, 2-284, 2-541, 2-557 IA32 VMX VMCS ENUM MSR, 2-542 Intel Core Solo and Duo processors model-specific registers, 2-547 Interrupts interrupt descriptor table register (see IDTR) interrupt descriptor table (see IDT) IPI (see interprocessor interrupt)

ι

Last branch record stack, 2-531, 2-542 Local descriptor table register (see LDTR) Local descriptor table (see LDT) LVT (see Local vector table)

Μ

Memory type range registers (see MTRRs) Model-specific registers (see MSRs) Modes of operation (see Operating modes) MSRs architectural, 2-3 list of, 2-1 P6 family processors, 2-565 Pentium 4 processors, 2-565 Pentium 4 processor, 2-88, 2-104, 2-258, 2-282, 2-298, 2-520, 2-546 Pentium processors, 2-575, 2-576 MSR_DEBUGCTLA MSR, 2-531

INDEX

MSR DEBUGCTLB MSR, 2-97, 2-111, 2-121, 2-179, 2-227, 2-284, 2-508, 2-553, 2-563 MSR EBC FREQUENCY ID MSR. 2-522, 2-523 MSR EBC HARD POWERON MSR, 2-521 MSR_EBC_SOFT_POWERON MSR, 2-522 MSR_LASTBRANCH _TOS, 2-531 MSR_LASTBRANCH_0_T0_IP, 2-544 MSR LASTBRANCH n MSR, 2-531 MSR_LASTBRANCH_n_FROM_IP MSR, 2-542 MSR_LASTBRANCH_n_TO_LIP MSR, 2-544 MSR_LER_FROM_LIP MSR, 2-530, 2-531 MSR_LER_TO_LIP MSR, 2-531 MSR PEBS MATRIX VERT MSR, 2-539 MSR_PLATFORM_BRV, 2-530, 2-531, 2-532, 2-533, 2-534, 2-535, 2-536, 2-537, 2-538, 2-539, 2-540, 2-541, 2-542, 2-543,

Ν

2-544, 2-545

NetBurst microarchitecture (see Intel NetBurst microarchitecture) Nonmaskable interrupt (see NMI)

Ρ

P5_MC_ADDR MSR, 2-88, 2-104, 2-118, 2-171, 2-219, 2-500, 2-547, 2-558, 2-565, 2-576 P5_MC_TYPE MSR, 2-88, 2-104, 2-118, 2-171, 2-219, 2-500, 2-547, 2-558, 2-565, 2-576 P6 family processors MSR supported by. 2-565 Page frame (see Page) PDBR (see CR3 control register) PEBS_UNAVAILABLE flag IA32_MISC_ENABLE MSR, 2-529 Pentium 4 processor MSRs supported, 2-88, 2-104, 2-117, 2-136, 2-138, 2-164, 2-169, 2-520, 2-546 Pentium M processor MSRs supported by, 2-558 Pentium processor MSR supported by, 2-575 Precise event-based sampling (see PEBS)

R

Requested privilege level (see RPL)

S

System-management mode (see SMM)

Т

Translation lookaside buffer (see TLB)

U

Uncached (UC) memory type (see Strong uncached (UC) memory type)

V

```
VMX
   capability MSRs
     IA32_VMX_BASIC MSR, 2-101, 2-115, 2-125, 2-186, 2-235,
         2-541. 2-557
```

- IA32_VMX_CR0_FIXED0 MSR, 2-102, 2-115, 2-126, 2-187, 2-235, 2-542, 2-557
- IA32 VMX CR0 FIXED1 MSR, 2-102, 2-115, 2-126, 2-187, 2-235, 2-542, 2-557
- IA32 VMX CR4 FIXED0 MSR, 2-102, 2-115, 2-126, 2-187, 2-235, 2-542, 2-557
- IA32_VMX_CR4_FIXED1 MSR, 2-102, 2-116, 2-126, 2-187, 2-235, 2-236, 2-542, 2-557
- IA32_VMX_ENTRY_CTLS MSR, 2-102, 2-115, 2-125, 2-187,
- 2-235, 2-541, 2-557 IA32_VMX_EXIT_CTLS MSR, 2-102, 2-115, 2-125, 2-186, 2-235, 2-541, 2-557
- IA32_VMX_MISC MSR, 2-102, 2-115, 2-125, 2-187, 2-235, 2-542, 2-557
- IA32_VMX_PINBASED_CTLS MSR, 2-101, 2-115, 2-125, 2-186, 2-235, 2-541, 2-557
- IA32 VMX PROCBASED CTLS MSR, 2-102, 2-115, 2-116, 2-125, 2-126, 2-186, 2-187, 2-235, 2-236, 2-284, 2-541, 2-557 IA32_VMX_VMCS_ENUM MSR, 2-542

W

WC buffer (see Write combining (WC) buffer)