Power ISATM Version 3.1B

September 14, 2021



www.openpowerfoundation.org

Power ISA™

Copyright © OpenPOWER Foundation 2021. All Rights Reserved.

Copyright © IBM Corporation 1994, 2021.

By downloading or using the POWER® Instruction Set Architecture ("ISA") Specification, you agree to be bound by the terms and conditions of the OpenPOWER Power ISA End User License Agreement (EULA).

OpenPOWER, the OpenPOWER logo, and openpowerfoundation.org are trademarks or registered trademarks of OpenPOWER Foundation, Inc., registered in many jurisdictions worldwide.

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corp., registered in many jurisdictions worldwide. A current list of IBM trademarks is available on the Web at "Copyright and trademark information" at www.ibm.com/legal/copytrade.shtml.

The following terms are trademarks of the International Business Machines Corporation in the United States and/or other countries:

IBM®
Power ISA
PowerPC®
Power Architecture®
PowerPC Architecture
RISC System/6000
POWER®
POWER2
POWER4
POWER5
POWER7®
POWER8®
POWER8®
POWER9®
Power10™

System/370

Other company, product, and service names may be trademarks or service marks of others.

OpenPOWER Power ISA End User License Agreement

"Power ISA" means the microprocessor instruction set architecture specification version provided to you with this document. By exercising any right under this End User License Agreement, you ("Recipient") agree to be bound by the terms and conditions of this Power ISA End User License ("Agreement").

All information contained in the Power ISA is subject to change without notice. The products described in the Power ISA are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage.

Definitions

- "Architectural Resources" means assignable resources necessary for elements of the Power ISA to interoperate, including, but not limited to: opcodes, special purpose registers, defined registers, reserved bits in existing defined registers, control table fields and bits, and interrupt vectors.
- "Compliancy Subset" means a portion of the Power ISA, defined within the Power ISA, which must be implemented to ensure software compatibility across Power ISA compliant devices.
- "Contribution" means any work of authorship that is intentionally submitted to OPF for inclusion in the Power ISA by the copyright owner or by an individual or entity authorized to submit on behalf of the copyright owner. Without limiting the generality of the preceding sentence, RFCs will be considered Contributions.
- "Custom Extensions" means additions to the Power ISA in a designated subset of Architectural Resources defined by the Power ISA. For clarity, Custom Extensions are not Contributions.
- "Integrated Circuit" shall mean an integral unit including a plurality of active and passive circuit elements formed at least in part of semiconductor material arranged on or in a chip(s) or substrate.
- "OPF" means The OpenPOWER Foundation.
- "Licensed Patent Claims" means patent claims:
 - (a) licensable by or through OPF; and
 - (b) which, but for this Agreement, would be necessarily infringed by the use of the Power ISA in making, using, or otherwise implementing a Power Compliant Chip.
- "Party(ies)" means Recipient or OPF or both.
- "OpenPOWER ISA Compliance Definition" means the validation procedures associated with architectural compliance developed, delivered, and maintained by and available from OPF.
- "Power Compliant" means an implementation of (i) one of the Compliancy Subsets alone or (ii) one of the Compliancy Subsets together with selected permitted combinations of additional instructions and/or facilities within the Power ISA, in the case of clauses (i) and (ii), provided that such implementation meets the corresponding portions of the OpenPOWER ISA Compliance Definition.
- "Power ISA Core" means an implementation of the Power ISA that is represented by software, a hardware description language (HDL), or an Integrated Circuit design, but excluding physically implemented chips (such as microprocessors, system on a chips, or field-programmable gate arrays (FPGAs)); provided that such implementation is primarily designed to be included as part of software, a hardware description language (HDL), or an Integrated Circuit design that are in each case Power Compliant, regardless of whether such implementation, independently, is Power Compliant.
- "Power Compliant Chip" means a Power Compliant physical implementation of one or more Power ISA Cores into one or more Integrated Circuits, including, for example, in a microprocessor, system on a chip, or a field-programmable gate array (FPGA), provided that all portions of such physical implementation are Power Compliant.
- "Request for Change (RFC)" means any request for change in the Power ISA as a whole or a change in the definition of a Compliancy Subset provided in the Power ISA.

1. Grant of Rights

Solely for the purposes of developing and expanding the Power ISA and the POWER ecosystem, and subject to the terms of this Agreement:

- 1.1 OPF grants to Recipient a nonexclusive, worldwide, perpetual, royalty-free, non-transferable license under all copyrights licensable by OPF and contained in the Power ISA to a) develop technology products compatible with the Power ISA, and b) create, use, reproduce, perform, display, and distribute Power ISA Cores.
- 1.2 OPF grants to Recipient the right to license Recipient Power ISA Cores under the Creative Commons Attribution 4.0 license.
- 1.3 OPF grants to Recipient the right to sell or license Recipient Power ISA Cores under independent terms that are consistent with the rights and licenses granted under this Agreement. As a condition of the license grant under this section 1.3, the Recipient must either provide the Power ISA with this Agreement to the downstream recipient, or provide notification for the downstream recipient to obtain the Power ISA and this Agreement to have appropriate patent licenses to implement the Power ISA Core as a Power Compliant Chip. It is clarified that no rights are to be granted under this Section 1.3 beyond what is expressly permitted by this Agreement.
- 1.4 Notwithstanding Sections 1.1 through 1.3 above, Recipient shall not have the right or license to create, use, reproduce, perform, display, distribute, sell, or license the Power ISA Core in a physically implemented chip (including a microprocessor, system on a chip, or a field-programmable gate array [FPGA]) that is not Power Compliant, nor to license others to do so.
- 1.5 OPF grants to Recipient a nonexclusive, worldwide, perpetual, royalty-free, non-transferable license under Licensed Patent Claims to make, use, import, export, sell, offer for sale, and distribute Power Compliant Chips.
- 1.6 If Recipient institutes patent litigation or an administrative proceeding (including a cross-claim or counterclaim in a lawsuit, or a United States International Trade Commission proceeding) against OPF, OPF members, or any third-party entity (including but not limited to any third party that made a Contribution) alleging infringement of any Recipient patent by any version of the Power ISA, or the implementation thereof in a CPU design, IP core, or chip, then all rights, covenants, and licenses granted by OPF to Recipient under this Agreement shall terminate as of the date such litigation or proceeding is initiated.
- 1.7 Without limiting any other rights or remedies of OPF, if Recipient materially breaches the terms of this Agreement, OPF may terminate this Agreement at its discretion.

2. Modifications to the Power ISA

- 2.1 Recipient shall have the right to submit Contributions to the Power ISA through a prospectively authorized process by OPF but shall not implement such Contributions until fully approved through the prospectively authorized OPF process.
- 2.2 Recipient may create Custom Extensions as described and permitted in the Power ISA. Recipient is encouraged, but not required, to bring their Custom Extensions through the authorized OPF process for contributions. For clarity, Custom Extensions cannot be guaranteed to be compatible with another third-party's Custom Extensions.

3. Ownership

- 3.1 Nothing in this Agreement shall be deemed to transfer to Recipient any ownership interest in any intellectual property of OPF or of any contributor to the Power ISA, including but not limited to any copyrights, trade secrets, know-how, trademarks associated with the Power ISA or any patents, registrations or applications for protection of such intellectual property.
- 3.2 Recipient retains ownership of all incremental work done by Recipient to create Power ISA Cores and Power Compliant Chips, subject to the ownership rights of OPF and any contributors to the Power ISA. Nothing in this Agreement shall be deemed to transfer to OPF any ownership interest in any intellectual property of Recipient, including but not limited to any copyrights, trade secrets, know-how, trademarks, patents, registrations, or applications for protection of such intellectual property.

4. Limitation of Liability

4.1 THE POWER ISA AND ANY OTHER INFORMATION CONTAINED IN OR PROVIDED UNDER THIS DOCUMENT ARE PROVIDED ON AN "AS IS" BASIS. OPF makes no representations or warranties, either express or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement, or that any practice or implementation of the Power ISA or other OPF documentation will not infringe any third-party patents, copyrights, trade secrets, or other rights. In no event will OPF or any other person or entity submitting any Contribution to OPF be liable for damages arising directly or indirectly from any use of the Power ISA or any other information contained in or provided under this document.

5. Compliance with Law

5.1 Recipient shall be responsible for compliance with all applicable laws, regulations and ordinances, and will obtain all necessary permits and authorizations applicable to the future conduct of its business involving the Power ISA. Recipient agrees to comply with all applicable international trade laws and regulations such as export controls, embargo/sanctions, antiboycott, and customs laws related to the future conduct of the business involving the Power ISA to be transferred under this Agreement. Recipient warrants that it is knowledgeable with, and will remain in full compliance with, all applicable export controls and embargo/sanctions laws, regulations or rules, orders, and policies, including but not limited to, the U.S. International Traffic in Arms Regulations ("ITAR"), the U.S. Export Administration Regulations ("EAR"), and the regulations of the Office of Foreign Assets Control ("OFAC"), U.S. Department of Treasury.

6. Choice of Law

6.1 This Agreement is governed by the laws of the State of New York, without regard to the conflict of law provisions thereof.

7. Publicity

7.1 Nothing contained in these terms shall be construed as conferring any right to use in advertising, publicity or other promotional activities any name, trade name, trademark or other designation of any Party hereto (including any contraction, abbreviation or simulation of any of the foregoing).

All capitalized terms in the following text have the meanings assigned to them in the OpenPOWER Intellectual Property Rights Policy (the "OpenPOWER IPR Policy"). The full Policy may be found at the OpenPOWER website.

OpenPOWER requests that any OpenPOWER Party or any other party that believes it has patent claims that would necessarily be infringed by implementations of this OpenPOWER Standards Final Deliverable, to notify OpenPOWER WG Administrator and provide an indication of its willingness to grant patent licenses to such patent claims in a manner consistent with the IPR Mode of the OpenPOWER Work Group that produced this deliverable.

OpenPOWER invites any party to contact the OpenPOWER WG Administrator if it is aware of a claim of ownership of any patent claims that would necessarily be infringed by implementations of this OpenPOWER Standards Final Deliverable by a patent holder that is not willing to provide a license to such patent claims in a manner consistent with the IPR Mode of the OpenPOWER Work Group that produced this OpenPOWER Standards Final Deliverable. OpenPOWER may include such claims on its website but disclaims any obligation to do so.

OpenPOWER takes no position regarding the validity or scope of any intellectual property or other rights that might be claimed to pertain to the implementation or use of the technology described in this OpenPOWER Standards Final Deliverable or the extent to which any license under such rights might or might not be available; neither does it represent that it has made any effort to identify any such rights. Information on OpenPOWER procedures with respect to rights in any document or deliverable produced by an OpenPOWER Work Group can be found on the OpenPOWER website. Copies of claims of rights made available for publication and any assurances of licenses to be made available, or the result of an attempt made to obtain a general license or permission for the use of such proprietary rights by implementers or users of this OpenPOWER Standards Final Deliverable, can be obtained from the OpenPOWER WG Administrator. OpenPOWER makes no representation that any information or list of intellectual property rights will at any time be complete, or that any claims in such list are, in fact, Essential Claims.

Preface

The roots of the Power ISA (Instruction Set Architecture) extend back 30 years, to IBM Research. The POWER (Performance Optimization With Enhanced RISC) Architecture was introduced with the RISC System/6000 product family in early 1990. In 1991, Apple, IBM, and Motorola began the collaboration to evolve to the PowerPC Architecture, expanding the architecture's applicability. In 1997, Motorola and IBM began another collaboration, focused on optimizing PowerPC for embedded systems, which produced Book E.

In 2006, Freescale and IBM collaborated on the creation of the Power ISA Version 2.03, which represented the reunification of the architecture by combining Book E content with the more general purpose PowerPC Version 2.02. The resulting architecture included environment-specific privileged architecture optimizations (two Book IIIs) and optional application-specific facilities (categories) as extensions to a pervasive base architecture.

In support of the OpenPOWER Foundation's standardization of server architecture, Power ISA Version 3.0 streamlined this integration by choosing a single Book III and a set of widely used categories to become part of the base architecture for all forward-looking Power implementations. All other optional architecture categories were eliminated to ensure increased application portability between Power processors. Legacy embedded applications that require the eliminated material will continue to use V. 2.07B.

- Power ISA Version 3.0C took the first step in re-introducing optionality into the architecture as the Power ISA moves to an "open" model governed by the Open-POWER Foundation. Material later in the preface identifies compliancy subsets of the architecture and the optional features which they comprise.
- The Power ISA Version 3.1B consists of three books and a set of appendices.

Book I, *Power ISA User Instruction Set Architecture*, covers the base instruction set and related facilities available to the application programmer.

Book II, Power ISA Virtual Environment Architecture, defines the storage model and other instructions and facilities that enable the application programmer to create multithreaded programs and programs that interact with certain physical realities of the computing environment.

Book III, *Power ISA Operating Environment Architecture*, defines the supervisor instructions and related facilities.

As used in this document, the term "Power ISA" refers to the instructions and facilities described in Books I, II, and III

Change bars have been included in the body of this document to indicate changes from the Power ISA Version 3.0C.

Summary of Changes in Power ISA Version 3.1B

This document is Version 3.1B of the Power ISA. It is intended to supersede and replace version 3.0C. Any product descriptions that reference a version of the architecture are understood to reference the latest version. This version was created by making miscellaneous corrections and by applying the following requests for change (RFCs) to Power ISA Version 3.0C. In contrast to change bars elsewhere in the document, change bars in this summary of changes indicate changes relative to v3.1.

Byte-Reverse Instructions:

Added new GPR-based byte-reverse instructions.

<u>Vector Integer Multiply/Divide/Modulo Instructions:</u>
Added SIMD-equivalent forms of FXU multiply, divide, and modulo instructions to increase synergy with FXU instruction set for auto-vectorization.

Instruction Prefix Support:

Added a 32-bit instruction prefix to support PC-relative addressing, up to 34-bit immediate operands, additional operand fields, and additional opcode space.

BHRB Filtering:

Added new BHRB Filtering fields and defined associated terminology.

VSX 32-byte Storage Access Operations:

Added new 32-byte VSR load and store instructions.

Multiple DEAW:

Added a second Data Address Watchpoint. [H]DAR is set to the first byte of overlap. 512B boundary is removed. Match detection is on DW granularity independent of operand size. SIAR/SDAR are not altered by the Trace interrupt when TE=0b00.

128-bit Binary Integer Operations:

Added new 128-bit integer instructions for comparison, divide, modulo, rotate, shift, DFP and QFP format conversion operations. Also added 128-bit integer multiply assist operations.

SIMD Permute-Class Operations:

New permute-class instructions for element extraction and insertion operations, 32-bit immediate splat operations, doublewide bit shift left/right operations, element mask-based blend operations, and an arbitrary-wide permute assist operation.

Reduced-Precision: Outer Product Operations:

Added new outer-product instructions to accelerate matrix multiplication, supporting 4-bit, 8-bit, and 16-bit integer and 16-bit, 32-bit, and 64-bit floating-point datatypes.

Bit-Manipulation Operations:

Added new bit-manipulation instructions.

Set Boolean Extension:

Added four new instructions that convert a condition code bit (any CR bit) into a Boolean (0/1), the negation of a Boolean (1/0), a field mask (all 0s/all 1s), and the negation of a field mask (all 1s/all 0s) that is placed into a GPR.

String Operations:

Added new string isolate instructions to support null-terminated and explicit-length strings.

Test LSB by Byte Operation:

Added new instruction to set any CR field to reflect predicate compare summary status, not just CR field 6 which Rc=1 is limited to.

VSX Load/Store Rightmost Element Operations:

Added new load and store instructions that transfer the rightmost vector element between VSR and storage.

Prefixed addi Instruction and Prefixed Load/Store Instructions and Addressing:

Using new instruction prefix, added support for extended immediate displacements and PC-relative addressing for a specific set of GPR and VSR load and store operations.

VSX Scalar Minimum/Maximum/Compare Quad-Precision Operations:

Add new quad-precision minimum, maximum, and predicate comparison instructions.

CMODX Extension for Prefix:

The quasi patch class of unsynchronized updates to instruction storage is made architecture. Language is changed and rules are added to account for the addition of prefixed instructions to the architecture.

Reduced-Precision - bfloat16 Outer Product & Format Conversion Operations:

Added new instructions to accelerate matrix multiplication and format conversions for the bfloat16 datatype.

Processor Control Register Extensions:

The PCR is updated to accommodate new problem-state instructions added in v3.1.

Reduced-Precision: Missing Integer-based Outer Product Operations:

Added additional new instructions to accelerate matrix multiplication for 8-bit and 16-bit integer datatypes.

VSX Mask Manipulation Operations:

Added new vector instructions to manipulate vector masks.

VSX PCV Generate Operations:

Added new permute control vector generate instructions to support efficient emulation of load expand and store compress operations.

New Performance Monitor SPRs:

Added three new performance monitor SPRs. SIER2 and SIER3 are added to provide additional information about the sampled instruction. MMCR3 is added for further sampling related configuration control.

Translation Management Extensions:

Added an L bit for slbiag, where L=1 indicates an invalidation by LPID. tlbiel with SET=0 and IS=1, 2, or 3 invalidate all congruence classes and tlbiel with SET !=0 is a noop except when RIC=1, which becomes an invalid form. Made ISL apply in hypervisor state.

Copy/Paste Extensions:

Added memory move functionality.

Persistent Storage / Store Sync:

Added pushes and synchronization for persistent storage and variants of sync optimized for store ordering.

Dynamic Execution Control Facility:

Added support for dynamic software control of security vs performance aspect during execution of a hardware thread.

Pause / Wait-reserve:

Added two new variants of the wait instruction; removed platform notify, TIDR, and CIR.

Performance Monitor Facility Sampling Security:

Changes the definition of MMCR0_{PMCC}=0b00 case to allow for a new secure mode of access with regards to sampling registers which is available conditional on new MMCR_{PMCCEXT} bit. Introduces a new freeze mode for ultravisor privilege state differentiating it from hypervisor privilege state freeze mode. Restricts BHRB to only record in problem state. Also MMCR0_{PMAQ}, bit 52 of MMCR0 is removed.

<u>Hash-based Pointer Authentication:</u> Added support for hash-based pointer authentication scheme. Primary application of this scheme is protection against return-oriented programming (ROP).

Hypervisor Interrupt Location Control:

Added HAIL for the hypervisor to specify its interrupt behavior independent from guest state.

<u>Changes and Clarifications to Data Cache Mangement Instructions:</u>

Specifies the that the number of software data prefetch streams guaranteed to be available to a thread varies by degree of multithreading in the processor. Clarifies when a new software data prefetch stream will overwrite an existing one. Redefines when a thread's software data prefetch streams are cleared.

BHRB Disable Control:

Adds an additional control on BHRB recording via MMCRA bit 26 namely MMCRA_{BHRBRD}.

Translation Management Extensions #2:

Added SW bit to the radix PDE. Added the term "effR" in an attempt to clarify tlbie[I] function. Allowed for the TLB entry not to have the base (or actual) page size(s).

Exception related fixes for MMA:

When underflow is enabled, simple underflow (when the result is not also inexact) causes an exception. Exception behavior for bfloat16 converts is made similar to other converts instead of similar to the GERs. Underflow and overflow trap enabled exception bit setting is corrected. The name and mnemonic for xvcvbf16sp are changed to indicate it generates no floating-point exceptions.

Storage Interrupt Cleanup:

Cleaned up the presentations of [H]DSI and [H]ISI and makes related changes elsewhere. Also removed application access to Radix Quadrant 3.

<u>Performance Monitor Threshold Counter Multiplier</u> Width:

Extended the Threshold Event Counter Multiplier field (TECM) specified by MMCRA SPR from 7 bits [38:44] to 8 bits [37:44]. Added the interpretation of Sampled Instruction Type SITYPE=0b111 encoding given by SIER[46:48].

VSX Load/Store with Length Atomicity:

Defined circumstances under which the accesses caused by the VSX load/store with length instructions are single copy atomic. Removed the special case exclusion for single copy atomicity of accesses to the individual words or doublewords of load/store multiple. Applied Java decomposition rules to the VSX load/store with length instructions and the individual word/doubleword accesses of load/store multiple.

Synchronization Clarifications:

Made various clarifications related to the synchronization of translation table updates and invalidations.

OpenISA Compliancy Subset Methodology and Requirements

The PowerISA comprises the base architecture (that which is never optional - not part of any optional or deprecated feature), four groups of optional features, and a group of deprecated features. (See the next two pages.) Authorized implementations of the Power ISA must support one of the four Compliancy Subsets defined below. Support of a subset means that a design includes the base architecture and all features that are not optional for that subset. A supporting design may also include any features that are optional for the supported subset (including deprecated features), subject to stated pre-requisites, and Custom Extensions created using the architecture sandbox defined below. "Inclusion" of the base architecture, of an optional feature, or of a custom extension can be accomplished using a combination of hardware and firmware, provided that the firmware is implemented using other elements of the base architecture and of the included features, and elements of the architecture sandbox; invoked using the second and third pages of real storage (see the second bullet of Section 6.7.5 of Book III); and subject to the prohibitions against the use of firmware given in Section 7.4.4 of Book III. Each optional or deprecated feature must be implemented in its entirety. Attempted execution of an instruction associated with a feature that is not included must cause a Hypervisor Emulation Assistance Interrupt (HEAI). The result of an attempted access to an SPR associated with a feature that is not included using *mtspr* or *mfspr* must be that described for "an SPR number that is undefined for the implementation" in the respective instruction description. See Section 5.4.4 of Book III. For Scalar Fixed-Point + Floating-Point and Scalar Fixed-Point Compliancy Subset implementations that do not include the logical partitioning feature, an Illegal Instruction type Program Interrupt as described in the penultimate Programming Note in Section 7.5.9 of Book III may be substituted for the HEAI.

OpenPOWER Compliancy Subsets

1. AIX Compliancy Subset (ACS)

The following features are optional for this compliancy subset. The rest of PowerISA v3.1B must be included.

Always Optional Features listed below

Deprecated Features listed below

2. Linux Compliancy Subset (LCS)

The following features are optional for this compliancy subset. The rest of PowerISA v3.1B must be included.

Linux Optional Features listed below

Always Optional Features listed below

Deprecated Features listed below

3. Scalar Fixed-Point + Floating-Point Compliancy Subset (SFFS)

The following features are optional for this compliancy subset. The rest of PowerISA v3.1B must be included.

Scalar Float Optional Features listed below,

Linux Optional Features listed below

Always Optional Features listed below

Deprecated Features listed below

4. Scalar Fixed-Point Compliancy Subset (SFS)

The following features are optional for this compliancy subset. The rest of PowerISA v3.1B must be included.

Scalar Fixed Optional Features listed below

Scalar Float Optional Features listed below

Linux Optional Features listed below

Always Optional Features listed below

Deprecated Features listed below

OpenPOWER Optional and Deprecated Features

Always Optional Features

The following features are optional for all compliancy subsets.

Feature	Reference
Copy/Paste for accelerator invocation and memory copy (CPA)	See Section 4.4 of Book II.
Secure Memory Facility (SMF) ¹	See Chapter 3 of Book III.
Hardware and software data stream prefetching (STM) (DSCR state not optional)	See Section 4.2 and Section 4.3.2 of Book II.
M=0 (M) (non-coherent memory)	See Section 1.6.3 of Book II.
W=1 (W) (write through-required memory)	See Section 1.6.1 of Book II.
Power management (PM) ²	See Section 4.2.2, Section 4.3.2, and the description of the PECE field(s) of the LPCR in Section 2.2 of Book III.
MMA ³	See Section 7.2.1.3 and Section 7.6.1.12 of Book I.

Notes:

- 1. LPAR is a pre-requisite for SMF.
- 2. If Power management is implemented by an ACS- or LCS-compliant design, it must be implemented as the architecture describes. If Power management is implemented by an SFFS- or SFS-compliant design, it need not be implemented as the architecture describes, and may include different interfaces created from the architecture sandbox.
- 3. SIMD is a requirement for MMA.

Linux Optional Features

The following features are optional for the Linux Compliancy Subset, the Scalar Fixed-Point + Floating-Point Compliancy Subset, and the Scalar Fixed-Point Compliancy Subset.

Feature	Reference
AIL/HAIL programmability (AIL) (AIL=3 and HAIL=1 required)	See the description of the AIL and HAIL fields of the LPCR in Section 2.2 of Book III.
Atomic Memory Operations (AMO)	See Section 4.5 of Book II.
Big Endian (BE) (LE is required for LCS. Linux supporting LCS is 64b LE Linux.)	See Section 1.10 of Book I and its first two subsections. Also see the description of the ILE field of the LPCR in Section 2.2 of Book III and the description of the LE bit of the MSR in Section 4.2.1 of Book III.
Branch History Rolling Buffer (BHRB)	See Chapter 7 of Book II.
Decimal floating-point (DFP) ¹	See Chapter 5 of Book I.
Event-Based Branching (EBB)	See Chapter 6 of Book II.
EVIRT programmability (EVIRT) ² (EVIRT=1 required)	See the description of the EVIRT field of the LPCR in Section 2.2 of Book III.
SLB / HPT translation (HPT) (includes VPM, ISL, KBV)	See Section 6.7.7 through Section 6.7.9 of Book III. Also see the description of the VPM, ISL, and KBV fields of the LPCR in Section 2.2 of Book III.
Load/Store Multiple instructions (LM)	See Section 3.3.6 of Book I.
Load/Store String instructions (LS)	See Section 3.3.7 of Book I.
Processor Compatibility Register (PCR) ²	See Section 2.5 of Book III.
Quad-precision floating-point (QFP) ³	See Chapter 7 of Book I.
Broadcast TLB shootdown (TLBIE) (tlbiel not optional)	See Section 6.9.3.3 of Book III.
Control Register (CTRL)	See Section 5.3.4 of Book III.
SMT (SMT) ⁴ (includes PURR/SPURR, PSPB, RPR, PPR, processor control) (PPR and hypervisor/ultravior messaging not optional)	See Chapter 3 of Book II. Also see Section 5.3.5 through Section 5.3.7, Section 8.6, Section 8.7, and Chapter 12 of Book III.

Notes:

- 1. FP is a pre-requisite for DFP.
- 2. LPAR is a pre-requisite for EVIRT and PCR.
- 3. SIMD is a pre-requisite for QFP.
- 4. If SMT is implemented by an LCS-compliant design, it must be implemented as the architecture describes. If SMT is not implemented by an LCS-compliant design, the design must not except on PPR accesses and must implement msgsnd[u], msgclr[u], and msgsync. If SMT is implemented by an SFFS- or SFS-compliant design, it need not be implemented as the architecture describes, and may include different interfaces created from the architecture sandbox.

Scalar Float Optional Features

The following features are optional for the Scalar Fixed-Point + Floating-Point Compliancy Subset and the Scalar Fixed-Point Compliancy Subset.

Feature	Reference
SIMD (SIMD) ¹ (VMX and VSX)	See Chapter 6 and Chapter 7 of Book I.
SF=1 (64-bit) ²	See Section 1.5 and Section 1.10.3 of Book I and the description of the SF field of the MSR in Section 4.2.1 of Book III.
	See Section 1.10 of Book I and its first two subsections. Also see the description of the ILE field of the LPCR in Section 2.2 of Book III and the description of the LE bit of the MSR in Section 4.2.1 of Book III.
Logical partitioning (LPAR) ^{3,4}	See Chapter 2 of Book III.
Fixed-point instructions that modify OV to indicate whether overflow occurred (OV) (addex and instructions with OE=1 such as addo, subfo, etc.)	
Nested radix translation (ROR) ⁵ (single-level radix translation not optional)	See Section 6.7.7 and Section 6.7.10 of Book III.

Notes:

- 1. FP is a pre-requisite for SIMD.
- 2. When 64-bit is not included, a single radix tree will be used to map both application and OS address spaces (no quadrant structure).
- 3. 64-bit is a pre-requisite for LPAR.
- 4. When LPAR is not included, MSR_{HV}=1 always.
- 5. LPAR is a pre-requisite for ROR.

Scalar Fixed Optional Features

The following features are optional for the Scalar Fixed-Point Compliancy Subset

Feature	Reference
Scalar binary floating-point (FP)	See Chapter 4 of Book I.

Deprecated Features

There are no deprecated features in Power ISA v3.1B.

OpenPOWER Architecture Sandbox

OpenPOWER compliancy subsets permit Custom Extensions. Any architectural resources used for Custom Extensions must use only the resources described below and any instructions and SPRs that the architecture describes as implementation-dependent.

Development of Custom Extensions using the architecture sandbox is appropriate for facilities that benefit a small portion of the processor design space. For facilities with broad applicability, developers are strongly encouraged to submit a proposal for adoption into the architecture. Adopted proposals will become optional or required features of the architecture, and will be assigned resources that are not in the architecture sandbox to avoid fragmentation of the architecture. Facilities described in proposals that are not adopted into the architecture may be implemented as Custom Extensions using the architecture sandbox.

System software and toolchain support of Custom Extensions is not guaranteed. Developers are encouraged to provide a means to disable custom extensions to present an architecture that is supported by standard system software and toolchain.

The architecture sandbox consists of the following.

- The designated opcode sandbox is instructions having a primary opcode of 22. Note that primary opcode 22 is reserved by AIX. As a result, Custom Extensions that use primary opcode 22 are not compatible with ACS.
- The designated SPR sandbox consists of non-privileged SPRs 704-719 and privileged SPRs 720-735.
- The designated [H]FSCR sandbox consists of [H]FSCR bits 8-9 and their corresponding IC values
- The designated XER bit sandbox consists of XER bits 54:55.
- The designated FPSCR bit sandbox consists of FPSCR bits 14-15.
- The designated VSCR bit sandbox consists of VSCR bits 96 & 112. VSCR bit 96 is provided for Vector Facility control & VSCR bit 112 is provided for Vector Facility status.
- The designated interrupt vector sandbox consists of interrupt vector 0x0000_0000_0FE0.

Table of Contents

	1.6.1.16 XFL-FORM 15
	1.6.1.17 XFX-FORM 15
Preface vii	1.6.1.18 XL-FORM 15
Summary of Changes in Power ISA Ver-	1.6.1.19 XO-FORM
sion 3.1Bviii	1.6.1.20 XS-FORM
OpenISA Compliancy Subset Methodol-	1.6.1.21 XX2-FORM
ogy and Requirements x	1.6.1.22 XX3-FORM
ogy and requirements	1.6.1.23 XX4-FORM
Table of Contents	1.6.1.24 Z22-FORM
Table of Contents xv	1.6.1.25 Z23-FORM 16
	1.6.2 Word Instruction Fields 16
Book I:	1.6.3 Instruction Prefix Formats 23
	1.6.3.1 Type 00 Prefix – Eight-Byte Load/
Power ISA User Instruction Set	Store Instructions
	1.6.3.2 Type 01 Prefix – Eight-Byte Regis-
Architecture1	ter-to-Register Instructions 23
	1.6.3.3 Type 10 - Modified Load/Store
Chapter 1. Introduction 3	Instructions
1.1 Overview	1.6.3.4 Type 11 - Modified Regis-
1.2 Instruction Mnemonics and Operands3	ter-to-Register Instructions 23
1.3 Document Conventions 3	1.6.4 Instruction Prefix Fields 24
1.3.1 Definitions 3	1.7 Classes of Instructions 24
1.3.2 Notation 4	1.7.1 Defined Instruction Class 24
1.3.3 Reserved Fields, Reserved Values,	1.7.2 Illegal Instruction Class 25
and Reserved SPRs 5	1.7.3 Reserved Instruction Class 25
1.3.4 Description of Instruction Operation 6	1.8 Forms of Defined Instructions 25
1.3.5 Phased-Out Facilities 8	1.8.1 Preferred Instruction Forms 25
1.4 Processor Overview 9	1.8.2 Invalid Instruction Forms 25
1.5 Computation modes 10	1.8.3 Reserved-no-op Instructions 25
1.6 Instruction Formats 11	1.9 Exceptions
1.6.1 Word Instruction Formats 12	1.10 Storage Addressing
1.6.1.1 A-FORM 12	1.10.1 Storage Operands
1.6.1.2 B-FORM 12	1.10.2 Instruction Fetches
1.6.1.3 D-FORM 12	1.10.3 Effective Address Calculation 30
1.6.1.4 DQ-FORM 12	
1.6.1.5 DS-FORM	Chapter 2. Branch Facility33
1.6.1.6 DX-FORM	2.1 Branch Facility Overview
1.6.1.7 I-FORM	
1.6.1.8 M-FORM	
1.6.1.9 MD-FORM 12	
1.6.1.10 MDS-FORM 12	2.3.1 Condition Register
1.6.1.11 SC-FORM	2.3.2 Link Register
1.6.1.12 VA-FORM 12	2.3.3 Count Register
1.6.1.13 VC-FORM	2.3.4 Target Address Register35
1.6.1.14 VX-FORM	2.4 Branch Instructions
1 6 1 15 X-FORM 13	2.5 Condition Register Instructions 44

2.5.1 Condition Register Logical Instruc-	3.3.14.2.1 64-bit fixed-Point Shift instruc-
tions	tions
2.5.2 Condition Register Field Instruction .	3.3.15 Binary Coded Decimal (BCD)
46	Assist Instructions
2.6 System Call Instructions 47	3.3.16 Byte-Reverse Instructions 119
	3.3.17 Fixed-Point Hash Instructions . 120
Chapter 3. Fixed-Point Facility 49	3.3.17.1 Hash Function Description 120
3.1 Fixed-Point Facility Overview 49	3.3.17.2 Fixed-Point Hash Instructions 121
3.2 Fixed-Point Facility Registers 49	3.3.18 Move To/From Vector-Scalar Regis-
	ter Instructions
3.2.1 General Purpose Registers 49	3.3.19 Move To/From System Register
3.2.2 Fixed-Point Exception	Instructions
Register	3.3.20 Prefixed No-Operation Instruction .
3.2.3 VR Save Register	133
3.3 Fixed-Point Facility Instructions51	100
3.3.1 Fixed-Point Storage Access Instruc-	Chapter 4 Fleeting Baint Facility 405
tions	Chapter 4. Floating-Point Facility 135
3.3.1.1 Storage Access Exceptions 51	4.1 Floating-Point Facility Overview 135
3.3.2 Fixed-Point Load Instructions51	4.2 Floating-Point Facility Registers 136
3.3.2.1 64-bit Fixed-Point Load Instruc-	4.2.1 Floating-Point Registers 136
tions	4.2.2 Floating-Point Status and Control
3.3.3 Fixed-Point Store Instructions58	Register
3.3.3.1 64-bit Fixed-Point Store Instruc-	4.3 Floating-Point Data
tions	4.3.1 Data Format
3.3.4 Fixed Point Load and Store Quad-	4.3.2 Value Representation 139
word Instructions	4.3.3 Sign of Result
3.3.5 Fixed-Point Load and Store with Byte	4.3.4 Normalization and
Reversal Instructions	Denormalization
3.3.5.1 64-Bit Load and Store with Byte	4.3.5 Data Handling and Precision 141
Reversal Instructions	4.3.5.1 Single-Precision Operands 141
3.3.6 Fixed-Point Load and Store Multiple	4.3.5.2 Integer-Valued Operands 142
Instructions70	4.3.6 Rounding
3.3.7 Fixed-Point Move Assist Instructions	
	4.4 Floating-Point Exceptions 144
[Phased Out]	4.4.1 Invalid Operation Exception 146
3.3.8 Other Fixed-Point Instructions74	4.4.1.1 Definition
3.3.9 Fixed-Point Arithmetic Instructions 75	4.4.1.2 Action
3.3.9.1 64-bit Fixed-Point Arithmetic	4.4.2 Zero Divide Exception 146
Instructions	4.4.2.1 Definition
3.3.10 Fixed-Point Compare Instructions	4.4.2.2 Action
92	4.4.3 Overflow Exception 147
3.3.10.1 Character-Type Compare Instruc-	4.4.3.1 Definition
tions	4.4.3.2 Action 147
3.3.11 Fixed-Point Trap Instructions96	4.4.4 Underflow Exception 148
3.3.11.1 64-bit Fixed-Point Trap Instruc-	4.4.4.1 Definition
tions	4.4.4.2 Action
3.3.12 Fixed-Point Select98	4.4.5 Inexact Exception 148
3.3.13 Fixed-Point Logical Instructions .99	4.4.5.1 Definition
3.3.13.1 64-bit Fixed-Point Logical Instruc-	4.4.5.2 Action
tions	4.5 Floating-Point Execution Models . 149
3.3.14 Fixed-Point Rotate and Shift	4.5.1 Execution Model for IEEE Opera-
Instructions	tions
3.3.14.1 Fixed-Point Rotate Instructions	4.5.2 Execution Model for
107	Multiply-Add Type Instructions 151
3.3.14.1.1 64-bit Fixed-Point Rotate	4.6 Floating-Point Facility Instructions 152
Instructions110	4.6.1 Floating-Point Storage Access
3.3.14.2 Fixed-Point Shift Instructions . 113	Instructions
O.O. 17.2 I IACU-I OIIIL OIIIL IIIOLIUCIIOIIS . IIO	4.6.1.1 Storage Access Exceptions 152
	4.U. I. I SIUIAUE ALLESS EXLEDIIUIS 132

4.6.2 Floating-Point Load Instructions 153	5.5.10.1 Invalid Operation Exception . 203
4.6.3 Floating-Point Store Instructions 158	5.5.10.2 Zero Divide Exception 204
4.6.4 Floating-Point Load and Store Dou-	5.5.10.3 Overflow Exception 205
ble Pair Instructions [Phased-Out] 163	5.5.10.4 Underflow Exception 205
4.6.5 Floating-Point Move Instructions 165	5.5.10.5 Inexact Exception 206
4.6.6 Floating-Point Arithmetic Instructions	5.5.11 Summary of Normal Rounding And
167	Range Actions 207
4.6.6.1 Floating-Point Elementary Arithme-	5.6 DFP Instruction Descriptions 209
tic Instructions	5.6.1 DFP Arithmetic Instructions 209
4.6.6.2 Floating-Point Multiply-Add Instruc-	5.6.2 DFP Compare Instructions 214
tions	5.6.3 DFP Test Instructions 217
4.6.7 Floating-Point Rounding and Con-	5.6.4 DFP Quantum Adjustment Instruc-
version Instructions	tions
4.6.7.1 Floating-Point Rounding Instruc-	5.6.5 DFP Conversion Instructions 232
tion	5.6.5.1 DFP Data-Format Conversion
4.6.7.2 Floating-Point Convert To/From	Instructions
Integer Instructions	5.6.5.2 DFP Data-Type Conversion
4.6.7.3 Floating Round to Integer Instruc-	Instructions
tions	5.6.6 DFP Format Instructions 239
4.6.8 Floating-Point Compare Instructions	5.6.7 DFP Instruction Summary 243
183	01
4.6.9 Floating-Point Select Instruction 184	Chapter 6. Vector Facility 247
4.6.10 Floating-Point Status and Control	6.1 Vector Facility Overview 247
Register Instructions 186	6.2 Chapter Conventions 247
Chapter F. Desimal Flecting Beint	6.2.1 Description of Instruction Operation.
Chapter 5. Decimal Floating-Point	247
191	6.3 Vector Facility Registers 262
5.1 Decimal Floating-Point (DFP) Facility	6.3.1 Vector-Scalar Registers 262
Overview	6.3.2 Vector Status and Control Register.
5.2 DFP Register Handling 192	262
5.2.1 DFP Usage of Floating-Point Regis-	6.3.3 VR Save Register
ters	6.4 Vector Storage Access Operations 264
5.3 DFP Support for Non-DFP Data Types	6.4.1 Accessing Unaligned Storage Oper-
194	ands
5.4 DFP Number Representation 195	6.5 Vector Integer Operations 268
5.4.1 DFP Data Format 195	6.5.1 Integer Saturation
5.4.1.1 Fields Within the Data Format 195	6.6 Vector Floating-Point Operations . 270
5.4.1.2 Summary of DFP Data Formats	6.6.1 Floating-Point Overview 270 6.6.2 Floating-Point Exceptions 270
196	6.6.2.1 NaN Operand Exception 270
5.4.1.3 Preferred DPD Encoding 197	6.6.2.2 Invalid Operation Exception 271
5.4.2 Classes of DFP Data 197	6.6.2.3 Zero Divide Exception
5.5 DFP Execution Model 198	6.6.2.4 Log of Zero Exception 271
5.5.1 Rounding	6.6.2.5 Overflow Exception
5.5.2 Rounding Mode Specification 199	6.6.2.6 Underflow Exception 271
5.5.3 Formation of Final Result 199	6.7 Vector Storage Access Instructions 272
5.5.3.1 Use of Ideal Exponent 199	6.7.1 Storage Access Exceptions 272
5.5.4 Arithmetic Operations 200	6.7.2 Vector Load Instructions 273
5.5.4.1 Sign of Arithmetic Result 200	6.7.3 Vector Store Instructions 277
5.5.5 Compare Operations	6.7.4 Vector Alignment Support Instruc-
5.5.6 Test Operations	tions281
5.5.7 Quantum Adjustment Operations 200	6.8 Vector Permute and Formatting
5.5.8 Conversion Operations 201 5.5.8.1 Data-Format Conversion 201	Instructions
	6.8.1 Vector Pack Instructions 283
5.5.8.2 Data-Type Conversion 201	6.8.2 Vector Unpack Instructions 290
5.5.9 Format Operations	6.8.3 Vector Merge Instructions 294
5.5.10 DFP Exceptions 201	5.5.5 . 55.5. morgo mondono i i i i 204

6.8.4 Vector Splat Instructions	6.9.2.2 Vector Integer Minimum Instruc-
6.8.5 Vector Permute Instruction 301	tions 389
6.8.6 Vector Select Instruction 302	6.9.3 Vector Integer Compare Instructions
6.8.7 Vector Shift Instructions303	393
6.8.8 Vector Extract Element Instructions .	6.9.4 Vector Logical Instructions 407
309	6.9.5 Vector Integer Rotate Instructions
6.8.8.1 Vector Extract Element to VSR	409
using Immediate-specified Index Instruc-	6.9.5.1 Vector Integer Rotate Left Instruc-
tions	tions
6.8.8.2 Vector Extract Element to GPR	6.9.5.2 Vector Integer Rotate Left then
using GPR-specified Index Instructions 311	AND with Mask Instructions 412
6.8.8.3 Vector Extract Double Element to	6.9.5.3 Vector Integer Rotate Left then
VSR Using GPR-specified Index Instruc-	Mask Insert Instructions 415
tions	6.9.6 Vector Integer Shift Instructions. 418
6.8.9 Vector Insert Element Instructions	6.9.6.1 Vector Integer Shift Left Instruc-
318	tions
6.8.9.1 Vector Insert Element from VSR	6.9.6.2 Vector Integer Shift Right Instruc-
Using Immediate-specified Index Instruc-	tions
tions	6.9.6.3 Vector Integer Shift Right Algebraic
6.8.9.2 Vector Insert Element from GPR	Instructions
Using GPR-specified Index Instructions	6.10 Vector Floating-Point Instruction Set
320	427
6.8.9.3 Vector Insert Element from GPR	6.10.1 Vector Floating-Point Arithmetic
Using Immediate-specified Index Instruc-	Instructions
tions	6.10.2 Vector Floating-Point Maximum/
6.8.9.4 Vector Insert Element from VSR	Minimum Instructions 429
Using GPR-specified Index Instructions	6.10.3 Vector Floating-Point Rounding and
325	Conversion Instructions 430
6.9 Vector Integer Instructions 328	6.10.3.1 Vector Floating-Point Conversion
6.9.1 Vector Integer Arithmetic Instructions	Instructions
328	6.10.3.2 Vector Floating-Point Round to
6.9.1.1 Vector Integer Add Instructions 328	Integral Instructions 432
6.9.1.2 Vector Integer Subtract Instructions	6.10.4 Vector Floating-Point Compare
336	Instructions
6.9.1.3 Vector Integer Multiply Instructions	6.10.5 Vector Floating-Point Estimate
344	Instructions
6.9.1.4 Vector Integer Multiply-Add/Sum	6.11 Vector Exclusive-OR-based Instruc-
Instructions	tions
6.9.1.5 Vector Integer Divide Instructions .	6.11.1 Vector AES Instructions 440
363	6.11.2 Vector SHA-256 and SHA-512
6.9.1.6 Vector Integer Modulo Instructions.	Sigma Instructions
369	6.11.3 Vector Binary Polynomial Multiplica-
6.9.1.7 Vector Integer Sum-Across Instruc-	tion Instructions
tions	6.11.4 Vector Permute & Exclusive-OR
6.9.1.8 Vector Integer Negate Instructions.	Instruction
376	6.12 Vector Bit Manipulation Instructions .
6.9.1.9 Vector Extend Sign Instructions	450
377	6.12.1 Vector Gather Bits Instructions 450
6.9.1.10 Vector Integer Average Instruc-	6.12.2 Vector Count Leading Zeros
tions	Instructions
6.9.1.11 Vector Integer Absolute Differ-	6.12.3 Vector Count Trailing Zeros Instruc-
ence Instructions	tions
6.9.2 Vector Integer Maximum/Minimum	6.12.4 Vector Count Leading/Trailing Zero
Instructions	LSB Instructions
6.9.2.1 Vector Integer Maximum Instruc-	6.12.5 Vector Bit Insert/Extract Instructions
tions 385	459
10013	→, 1.71

6.12.6 Vector Centrifuge Instruction 461	7.3.2.4 Normalization and Denormalization
6.12.7 Vector Population Count Instruc-	519
tions	7.3.2.5 Data Handling and Precision 519
6.12.8 Vector Parity Byte Instructions. 464	7.3.2.6 Rounding
6.12.9 Vector Bit Permute Instructions 466	7.3.3 VSX Floating-Point Execution Mod-
6.13 Vector Mask Manipulation Instruc-	els
tions	7.3.3.1 VSX Execution Model for IEEE
6.13.1 Vector Mask Move Instructions 468	Operations
6.13.2 Vector Expand Mask Instructions .	7.3.3.2 VSX Execution Model for Multi-
471	ply-Add Type Instructions 528
6.13.3 Vector Count Mask Bits Instructions	7.4 VSX Floating-Point Exceptions 530
474	7.4.1 Floating-Point Invalid Operation
6.13.4 Vector Extract Mask Instructions	Exception533
476	7.4.1.1 Definition 533
6.14 Vector String Instructions 479	7.4.1.2 Action for VE=1
6.14.1 Vector String Isolate Instructions	7.4.1.3 Action for VE=0
479	7.4.2 Floating-Point Zero Divide Exception
6.14.2 Vector Clear Bytes Instructions 481	545
6.15 Decimal Integer Instructions 482	7.4.2.1 Definition 545
6.15.1 Decimal Integer Arithmetic Instruc-	7.4.2.2 Action for ZE=1 545
tions 482	7.4.2.3 Action for ZE=0 546
6.15.2 Decimal Integer Format Conversion	7.4.3 Floating-Point Overflow Exception
Instructions 485	548
6.15.3 Decimal Integer Sign Manipulation	7.4.3.1 Definition 548
Instructions 494	7.4.3.2 Action for OE=1548
6.15.4 Decimal Integer Shift and Round	7.4.3.3 Action for OE=0 551
Instructions 496	7.4.4 Floating-Point Underflow Exception.
6.15.5 Decimal Integer Truncate Instruc-	554
tions 499	7.4.4.1 Definition 554
6.16 Vector Status and Control Register	7.4.4.2 Action for UE=1 554
Instructions 501	7.4.4.3 Action for UE=0
	7.4.5 Floating-Point Inexact Exception 560
Chapter 7. Vector-Scalar Extension	7.4.5.1 Definition
Facility 503	7.4.5.2 Action for XE=1 560
7.1 Introduction	7.4.5.3 Action for XE=0 564
7.1.1 Overview of the Vector-Scalar Exten-	7.5 VSX Storage Access Operations . 567
sion	7.5.1 Accessing Aligned Storage Oper-
7.1.1.1 Compatibility with Floating-Point	ands567
and Decimal Floating-Point Operations 503	7.5.2 Accessing Unaligned Storage Oper-
7.1.1.2 Compatibility with Vector Opera-	ands568
tions 503	7.5.3 Storage Access Exceptions 569
7.2 VSX Registers 504	7.6 VSX Instruction Set 570
7.2.1 Vector-Scalar Registers 504	7.6.1 VSX Instruction Set Summary 570
7.2.1.1 Floating-Point Registers 504	7.6.1.1 VSX Storage Access Instructions .
7.2.1.2 Vector Registers 506	570
7.2.1.3 VSX Accumulators 507	7.6.1.2 VSX Binary Floating-Point Sign
7.2.2 Floating-Point Status and Control	Manipulation Instructions 573
Register	7.6.1.3 VSX Binary Floating-Point Arithme-
7.3 VSX Operations 514	tic Instructions 573
7.3.1 VSX Floating-Point Arithmetic Over-	7.6.1.4 VSX Binary Floating-Point Com-
view514	pare Instructions 576
7.3.2 VSX Floating-Point Data 515	7.6.1.5 VSX Binary Floating-Point Round
7.3.2.1 Data Format	to Shorter Precision Instructions 577
7.3.2.1 Value Representation 517	7.6.1.6 VSX Binary Floating-Point Convert
	to Shorter Precision Instructions 577
7.3.2.3 Sign of Result 518	

7.6.1.7 VSX Binary Floating-Point Convert to Longer Precision Instructions	C.2.2 Simple Branch Mnemonics
uct Instructions	C.8.1 Operations on Doublewords 1029 C.8.2 Operations on Words 1030 C.9 Move To/From Special Purpose Register Mnemonics
Instructions	Book II: Power ISA Virtual Environment Architecture
tions	Chapter 1. Storage Model
Appendix A. Suggested Floating-Point Models	1.6 Storage Control Attributes 1043 1.6.1 Write Through Required 1043 1.6.2 Caching Inhibited 1043 1.6.3 Memory Coherence Required 1043 1.6.4 Guarded
Appendix B. Densely Packed Decimal	1.7.1.3 Storage Ordering of I/O Accesses 1048 1.7.2 Atomic Update
Appendix C. Assembler Extended Mnemonics	1.8.1 Concurrent Modification and Execution of Instructions

Chapter 2. Instruction Restart 1055	7.2 Branch History Rolling Buffer Instructions
Chapter 3. Management of Shared	Appendix A. Assembler Extended
Resources 1057	Mnemonics1115
3.1 Program Priority Registers 1057	A.1 Data Cache Block Touch [for Store]
3.2 "or" Instruction	
	Mnemonics
Chapter 4. Storage Control	1115
Instructions 1059	A.3 Or Mnemonics
4.1 Parameters Useful to Application Pro-	A.4 Load And Reserve
grams	Mnemonics
4.2 Data Stream Control Register (DSCR)	A.5 Synchronize Mnemonics 1116
1059	A.6 Wait Mnemonics
4.3 Cache Management Instructions 1061	A.7 Move To/From Time Base Mnemonics
4.3.1 Instruction Cache Instructions . 1062	1116
4.3.2 Data Cache Instructions 1063	A.8 Return From Event-Based Branch
4.3.2.1 Obsolete Data Cache Instructions 1075	Mnemonic
4.3.3 "or" Instruction 1076	Appendix B. Programming Examples
4.4 Copy-Paste Facility 1077	for Sharing Storage1117
4.5 Atomic Memory Operations 1080	B.1 Atomic Update Primitives 1117
4.5.1 Load Atomic	B.2 Lock Acquisition and Release, and
4.6 Synchronization Instructions 1086	Related Techniques
4.6.1 Instruction Synchronize Instruction .	B.2.1 Lock Acquisition and Import Barriers
1086	1119
4.6.2 Load And Reserve and Store Condi-	B.2.1.1 Acquire Lock and Import Shared
tional Instructions 1086	Storage
4.6.2.1 64-Bit Load And Reserve and	B.2.1.2 Obtain Pointer and Import Shared
Store Conditional Instructions 1092	Storage
4.6.2.2 128-bit Load And Reserve and	B.2.2 Lock Release and Export Barriers 1120
Store Conditional Instructions 1094	B.2.2.1 Export Shared Storage and
4.6.3 Memory Barrier Instructions 1096 4.6.4 Wait Instruction 1100	Release Lock
4.0.4 Walt Instruction	B.2.2.2 Export Shared Storage and
Chapter 5. Time Base 1103	Release Lock using lwsync 1120
5.1 Time Base Instructions	B.2.3 Safe Fetch
3.1 Tillie Dase Ilistractions 1104	B.3 List Insertion
Chapter 6. Event-Based Branch	B.4 Notes
Facility	Book III:
6.1 Event-Based Branch Overview 1107	
6.2 Event-Based Branch Registers 11076.2.1 Branch Event Status and Control	Power ISA Operating Environment
Register1107	Architecture
6.2.2 Event-Based Branch Handler Regis-	
ter	Chapter 1. Introduction1125
6.2.3 Event-Based Branch Return Register	1.1 Overview
1109	1.2 Document Conventions 1125
6.3 Event-Based Branch Instructions .1110	1.2.1 Definitions and Notation 1125
	1.2.2 Reserved Fields 1126
Chapter 7. Branch History Rolling	1.2.3 Deviations from the Sequential Exe-
Buffer	cution Model
7.1 Branch History Rolling Buffer Entry	1.2.4 Restricting Out-of-Order Execution .
Format1112	1127

1.3 General Systems Overview 1127	Chapter 5. Fixed-Point Facility1169
1.4 Exceptions	5.1 Fixed-Point Facility Overview 1169
1.5 Synchronization	5.2 Special Purpose Registers 1169
1.5.1 Context Synchronization 1128	5.3 Fixed-Point Facility Registers 1169
1.5.2 Execution Synchronization 1129	5.3.1 Processor Version Register 1169
	5.3.2 Processor Identification Register
Chapter 2. Logical Partitioning	1169
(LPAR) and Thread Control 1131	5.3.3 Process Identification Register 1170
2.1 Overview	5.3.4 Control Register 1170
2.2 Logical Partitioning Control Register	5.3.5 Program Priority Register 1170
(LPCR)	5.3.6 Problem State Priority Boost Regis-
2.3 Hypervisor Real Mode Offset Register	ter
(HRMOR)	5.3.7 Relative Priority Register 1171
2.4 Logical Partition	5.3.8 Hash Key Registers 1171
Identification Register (LPIDR)1136	5.3.9 Software-use SPRs 1171
2.5 Processor Compatibility Register	5.4 Fixed-Point Facility Instructions . 1173
(PCR)	5.4.1 Fixed-Point Load and Store Caching
2.6 Other Hypervisor Resources 1146	Inhibited Instructions
2.7 Sharing Hypervisor and Ultravisor	5.4.2 Fixed-Point Hash Instructions . 1175
Resources	5.4.3 OR Instruction
2.8 Sub-Processors	5.4.4 Move To/From System Register
2.9 Thread Identification Register (TIR) 1147	Instructions
2.10 Hypervisor Interrupt Little-Endian	Chapter 6. Storage Control1189
(HILE) Bit	6.1 Overview
	6.2 Storage Exceptions 1189
Chapter 3. Ultravisor and Secure	6.3 Instruction Fetch 1189
Memory Facility (SMF) 1149	6.3.1 Implicit Branch
	6.3.2 Address Wrapping Combined with
3.1 Overview	Changing MSR Bit SF 1189
3.2 Ultravisor Real Mode Offset Register (URMOR)	6.4 Data Access 1190
3.3 Ultravisor Interrupt Little-Endian (UILE)	6.5 Performing Operations
Bit	Out-of-Order
3.4 Secure Memory Facility Control Regis-	6.6 Invalid Real Address 1190
ter (SMFCTRL)1150	6.7 Storage Addressing 1191
3.4.1 Enabling SMF and Secure Memory	6.7.1 32-Bit Mode
Enforcement	6.7.2 Virtualized Partition Memory (VPM)
Linercomone	Mode
Chapter 4. Branch Facility 1153	6.7.3 Ultravisor Real, Hypervisor Real, and
	Virtual Real Addressing Modes 1192
4.1 Branch Facility Overview	6.7.3.1 Ultravisor/Hypervisor Offset Real
4.2.1 Machine State Register	Mode Address
4.2.2 Processor Stop Status and Control	6.7.3.2 Storage Control Attributes for
Register (PSSCR)1157	Accesses in Ultravisor and Hypervisor
4.3 Branch Facility Instructions 1160	Real Addressing Modes
4.3.1 System Linkage Instructions 1160	6.7.3.2.1 Hypervisor Real Mode Storage
4.3.2 Power-Saving Mode	Control
4.3.2.1 Power-Saving Mode Instruction	6.7.3.3 Virtual Real Mode Addressing
1165	Mechanism
4.3.2.2 Entering and Exiting Power-Sav-	6.7.3.4 Storage Control Attributes for
ing Mode1165	Implicit Storage Accesses
4.4 Event-Based Branch Facility and	6.7.4 Definitions
Instruction1167	Uses
	6.7.5.1 Effective Address Space Structure
	for Radix-using Partitions
	ioi radix doing i dititorio 1130

6.7.6 In-Memory Tables	6.9.1 Cache Management Instructions 1231
6.7.6.2 Process Table	6.9.2 Synchronize Instruction 1231
6.7.7 Address Translation Overview. 1200	6.9.3 Lookaside Buffer
6.7.8 Segment Translation 1203	Management
6.7.8.1 Segment Lookaside Buffer (SLB) 1203	6.9.3.1 Thread-Specific Segment Translations
6.7.8.2 SLB Search	6.9.3.2 SLB Management Instructions
6.7.8.3 Segment Table Description and	1234
Search1204	6.9.3.3 TLB Management Instructions
6.7.8.3.1 Primary Hash for 256MB Seg-	1244
ment	6.10 Translation Table Update Synchroni-
6.7.8.3.2 Primary Hash for 1TB Segment.	zation Requirements 1255
1205	6.10.1 Translation Table Updates 1256
6.7.8.3.3 Secondary Hash for 256MB Seg-	6.10.1.1 Adding a Page Table Entry . 1257
ment	6.10.1.2 Modifying a Translation Table
6.7.8.3.4 Secondary Hash for 1TB Seg-	Entry
ment	
6.7.9 Hashed Page Table Translation 1205	Chapter 7. Interrupts1261
6.7.9.1 Hashed Page Table 1207	7.1 Overview 1261
6.7.9.2 Page Table Search 1208	7.2 Interrupt Registers 1261
6.7.10 Radix Tree Translation 1211	7.2.1 Machine Status Save/Restore Regis-
6.7.10.1 Radix Tree Page Directory Entry	ters1261
1212	7.2.2 Hypervisor Machine Status Save/
6.7.10.2 Radix Tree Page Table Entry1213	Restore Registers 1261
6.7.10.3 Nested Translation 1213	7.2.3 Ultravisor Machine Status Save/
6.7.11 Translation Process 1215	Restore Registers 1261
6.7.11.1 Fully-Qualified Address 1215	7.2.4 Access Segment Descriptor Register
6.7.11.2 Finding the Page Tables 1216	1262
6.7.11.3 Obtaining Host Real Address,	7.2.5 Data Address Register 1262
Radix on Radix	7.2.6 Hypervisor Data Address Register
6.7.11.4 Obtaining Host Real Address,	1262
HPT	7.2.7 Data Storage Interrupt
6.7.12 Reference and Change Recording 1217	Status Register
	7.2.8 Hypervisor Data Storage Interrupt
6.7.13 Storage Protection 1221	Status Register
6.7.13.1 Virtual Page Class Key Protection 1221	7.2.9 Hypervisor Emulation Instruction
6.7.13.2 Basic Storage Protection,	Register
Address Translation Enabled 1225	7.2.10 Hypervisor Maintenance Exception
6.7.13.3 Basic Storage Protection,	Register
Address Translation Disabled 1226	7.2.11 Hypervisor Maintenance Exception
6.7.13.4 Radix Tree Translation Storage	Enable Register
Protection	7.2.12 Facility Status and Control Register
6.7.13.5 Secure Memory Protection . 1227	1264
6.8 Storage Control Attributes 1227	7.2.13 Hypervisor Facility Status and Con-
6.8.1 Guarded Storage 1228	trol Register
6.8.1.1 Out-of-Order Accesses to Guarded	7.3 Interrupt Synchronization 1269
Storage	7.4 Interrupt Classes
6.8.2 Storage Control Bits 1228	7.4.1 Precise Interrupt
6.8.2.1 Storage Control Bit Restrictions	7.4.2 Imprecise Interrupt
1229	7.4.3 Interrupt Processing 1270
6.8.2.2 Altering the Storage Control Bits .	7.4.4 Implicit alteration of HSRR0 and
1229	HSRR1
6.9 Storage Control Instructions 1231	7.5 Interrupt Definitions
•	7.5.1 System Reset Interrupt 1276 7.5.2 Machine Check Interrupt 1278
	7.5.2 Machine Check Interrupt 1276

7.5.3 Data Storage Interrupt (DSI) 1280	Chapter 8. Timer Facilities 131
7.5.4 Data Segment Interrupt 1283	8.1 Overview
7.5.5 Instruction Storage Interrupt (ISI)	8.2 Time Base (TB)
1283	8.2.1 Writing the Time Base 131
7.5.6 Instruction Segment	8.3 Virtual Time Base 131
Interrupt	8.4 Decrementer
7.5.7 External Interrupt	8.4.1 Writing and Reading the Decre-
7.5.7.1 Direct External Interrupt 1285	menter 131
7.5.7.2 Mediated External Interrupt1286	8.5 Hypervisor Decrementer 131
7.5.8 Alignment Interrupt	8.6 Processor Utilization of Resources
7.5.9 Program Interrupt	Register (PURR)
7.5.10 Floating-Point Unavailable	8.7 Scaled Processor Utilization of
Interrupt	Resources Register (SPURR) 131
7.5.11 Decrementer Interrupt 1290	8.8 Instruction Counter
7.5.12 Hypervisor Decrementer	old mondonal double the first to the first term of the first term
Interrupt	Chanter 9 Dynamic Execution
7.5.13 Directed Privileged Doorbell Inter-	Chapter 9. Dynamic Execution
rupt	Control Facility 131
7.5.14 System Call Interrupt 1290	9.1 Overview
7.5.15 Trace Interrupt1291	9.2 Dynamic Execution Control Instruc-
7.5.16 Hypervisor Data Storage Interrupt	tions 131
(HDSI)	9.2.1 Execution Serializing No-op Instruc-
7.5.17 Hypervisor Instruction Storage	tion
Interrupt (HISI)	9.3 Dynamic Execution Control Registers
7.5.18 Hypervisor Emulation Assistance	1317
Interrupt	9.3.1 Dynamic Execution Control Registe
7.5.19 Hypervisor Maintenance Interrupt.	(DEXCR)
1300	9.3.2 Hypervisor Dynamic Execution Con-
7.5.20 Directed Hypervisor Doorbell Inter-	trol Register (HDEXCR) 131
rupt	9.3.3 Ultravisor Dynamic Execution Con-
7.5.21 Hypervisor Virtualization Interrupt.	trol Register (UDEXCR) 131
1301	9.4 Dynamic Execution Control Operation
7.5.22 Performance Monitor	1318
Interrupt	
7.5.23 Vector Unavailable Interrupt1301	Chapter 10. Debug Facilities 132
7.5.24 VSX Unavailable Interrupt 1301	10.1 Overview
7.5.25 Facility Unavailable Interrupt1302	10.2 Come-From Address Register . 132
7.5.26 Hypervisor Facility Unavailable	10.3 Completed Instruction Address
Interrupt1302	Breakpoint132
7.5.27 System Call Vectored Interrupt1303	10.4 Data Address Watchpoint 132
7.5.28 Directed Ultravisor Doorbell Inter-	10.4 Data Address Watchpolitt 132
rupt	Chapter 11 Parformance Maniter
7.6 Partially Executed	Chapter 11. Performance Monitor
Instructions	Facility
7.7 Exception Ordering	11.1 Overview
7.7.1 Unordered Exceptions	11.2 Performance Monitor Operation 132
7.7.2 Ordered Exceptions	11.3 No-op Instructions Reserved for the
7.8 Event-Based Branch Exception Order-	Performance Monitor 132
ing1306	11.4 Performance Monitor Facility Regis-
7.9 Interrupt Priorities1306	ters
7.10 Relationship of Event-Based	11.4.1 Performance Monitor SPR Num-
Branches to Interrupts	bers132
7.10.1 EBB Exception Priority 1309	11.4.2 Performance Monitor Counters
7.10.2 EBB Synchronization 1309	1327
7.10.3 EBB Classes	11.4.2.1 Event Counting and Sampling
	1327
	11.4.3 Threshold Event Counter 132

Appendix B. Illegal Instructions 1367
Appendix C. Reserved Instructions .
1369
Appendix D. Opcode Maps1371
Appendix E. Power ISA Instruction Set Sorted by Opcode 1407
Appendix F. Power ISA Instruction Set Sorted by Version1439
Appendix G. Power ISA Instruction Set Sorted by OpenPOWER Compliancy Subset1471
Appendix H. Power ISA Instruction Set Sorted by Mnemonic1503
Last Page - End of Document1536

Book I:

Power ISA User Instruction Set Architecture

Chapter 1. Introduction

1.1 Overview

This chapter describes computation modes, document conventions, a processor overview, instruction formats, storage addressing, and instruction fetching.

1.2 Instruction Mnemonics and Operands

The description of each instruction includes the mnemonic and a formatted list of operands. Some examples are the following.

stw RS,D(RA) addis RT,RA,SI

Power ISA-compliant Assemblers will support the mnemonics and operand lists exactly as shown. They should also provide certain extended mnemonics, such as the ones described either in Appendix C of Book I or in the instruction description, if extended mnemonics are provided for the instruction. Assemblers will support extended mnemonics having a reduced number of operands using the specified default values for any operands omitted from the base form.

1.3 Document Conventions

1.3.1 Definitions

The following definitions are used throughout this document.

■ program

A sequence of related instructions.

application program

A program that uses only the instructions and resources described in Books I and II.

processor

The hardware component that implements the instruction set, storage model, and other facilities defined in the Power ISA architecture, and executes the instructions specified in a program.

octword, quadword, doubleword, word, halfword, byte, and nibble

256 bits, 128 bits, 64 bits, 32 bits, 16 bits, 8 bits, and 4 bits, respectively.

positive

Means greater than zero.

negative

Means less than zero.

floating-point single format (or simply single format)

Refers to the representation of a single-precision binary floating-point value in a register or storage.

floating-point double format (or simply double format)

Refers to the representation of a double-precision binary floating-point value in a register or storage.

■ system library program

A component of the system software that can be called by an application program using a *Branch* instruction.

■ system service program

A component of the system software that can be called by an application program using a *System Call* or *System Call Vectored* instruction.

system trap handler

A component of the system software that receives control when the conditions specified in a *Trap* instruction are satisfied.

system error handler

A component of the system software that receives control when an error occurs. The system error handler includes a component for each of the various kinds of error. These error-specific components are referred to as the system alignment error handler, the system data storage error handler, etc.

■ latency

Refers to the interval from the time an instruction begins execution until it produces a result that is available for use by a subsequent instruction.

unavailable

Refers to a resource that cannot be used by the program. For example, storage is unavailable if access to it is denied. See Book III.

undefined value

May vary between implementations, and between different executions on the same implementation, and similarly for register contents, storage contents, etc., that are specified as being undefined.

boundedly undefined

The results of executing a given instruction are said to be boundedly undefined if they could have been achieved by executing an arbitrary finite sequence of instructions (none of which yields boundedly undefined results) in the state the processor was in before executing the given instruction. Boundedly undefined results may include the presentation of inconsistent state to the system error handler as described in Section 1.8.1 of Book II. Boundedly undefined results for a given instruction may vary between implementations, and between different executions on the same implementation.

■ "must"

If software violates a rule that is stated using the word "must" (e.g., "this field must be set to 0"), the results are boundedly undefined unless otherwise stated.

sequential execution model

The model of program execution described in Section 2.2, "Instruction Execution Order" on page 33.

1.3.2 Notation

The following notation is used throughout the Power ISA documents.

- All numbers are decimal unless specified in some special way.
 - Obnnnn means a number expressed in binary format
 - 0xnnnn means a number expressed in hexadecimal format.

Underscores may be used between digits.

- RT, RA, R1, ... refer to General Purpose Registers.
- FRT, FRA, FR1, ... refer to Floating-Point Registers.
- FRTp, FRAp, FRBp, ... refer to an even-odd pair of Floating-Point Registers. Values must be even, otherwise the instruction form is invalid.
- VRT, VRA, VR1, ... refer to Vector Registers.
- (x) means the contents of register x, where x is the name of an instruction field. For example, (RA)

means the contents of register RA, and (FRA) means the contents of register FRA, where RA and FRA are instruction fields. Names such as LR and CTR denote registers, not fields, so parentheses are not used with them. Parentheses are also omitted when register x is the register into which the result of an operation is placed.

- (RA|0) means the contents of register RA if the RA field has the value 1-31, or the value 0 if the RA field is 0.
- Bytes in registers, instructions, fields, and bit strings are numbered from left to right, starting with byte 0 (most significant).
 - Bits in registers, instructions, fields, and bit strings are specified as follows. In the last three items (definition of X_p etc.), if X is a field that specifies a GPR, FPR, or VR (e.g., the RS field of an instruction), the definitions apply to the register, not to the field.
 - Bits in instructions, fields, and bit strings are numbered from left to right, starting with bit 0
 - For all registers except the Vector registers, bits in registers that are less than 64 bits start with bit number 64-L, where L is the register length; for the Vector registers, bits in registers that are less than 128 bits start with bit number 128-L.
 - The leftmost bit of a sequence of bits is the most significant bit of the sequence.
 - X_p means bit p of register/instruction/field/ bit_string X.
 - X_{p:q} means bits p through q of register/instruction/field/bit_string X.
 - X_{p,q,...} means bits p, q, ... of register/instruction/field/bit_string X.
 - ¬(RA) means the one's complement of the contents of register RA.
 - A period (.) as the last character of an instruction mnemonic means that the instruction records status information in certain fields of the Condition Register as a side effect of execution.
 - The symbol || is used to describe the concatenation of two values. For example, 010 || 111 is the same as 010111.
 - xⁿ means x raised to the nth power.
 - nx means the replication of x, n times (i.e., x concatenated to itself n-1 times). no and n1 are special cases:
 - no means a field of n bits with each bit equal to
 0. Thus on equivalent to 0b00000.
 - n1 means a field of n bits with each bit equal to
 1. Thus 51 is equivalent to 0b11111.
 - Each bit and field in instructions, and in status and control registers (e.g., XER, FPSCR) and Special

Purpose Registers, is either defined or reserved. Some defined fields contain reserved values. In such cases when this document refers to the specific field, it refers only to the defined values, unless otherwise specified.

- /, //, ///, ... denotes a reserved field, in a register, instruction, field, or bit string.
- ?, ??, ???, ... denotes an implementation-dependent field in a register, instruction, field or bit string.

1.3.3 Reserved Fields, Reserved Values, and Reserved SPRs

Reserved fields in instructions are ignored by the processor.

In some cases a defined field of an instruction has certain values that are reserved. This includes cases in which the field is shown in the instruction layout as containing a particular value; in such cases all other values of the field are reserved. In general, if an instruction is coded such that a defined field contains a reserved value the instruction form is invalid; see Section 1.8.2 on page 25. The only exception to the preceding rule is that it does not apply to Reserved and Illegal classes of instructions (see Section 1.6.3) or to portions of defined fields that are specified, in the instruction description, as being treated as reserved fields.

To maximize compatibility with future architecture extensions, software must ensure that reserved fields in instructions contain zero and that defined fields of instructions do not contain reserved values.

The handling of reserved bits in System Registers (e.g., XER, FPSCR) depends on whether the processor is in problem state. Unless otherwise stated, software is permitted to write any value to such a bit. In problem state, a subsequent reading of the bit returns 0 regardless of the value written; in privileged states, a subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.

In some cases, a defined field of a System Register has certain values that are reserved. Software must not set a defined field of a System Register to a reserved value. References elsewhere in this document to a defined field (in an instruction or System Register) that has reserved values assume the field does not contain a reserved value, unless otherwise stated or obvious from context.

In some cases, a given bit of a System Register is specified to be set to a constant value by a given instruction or event. Unless otherwise stated or obvious from context, software should not depend on this constant value because the bit may be assigned a meaning in a future version of the architecture.

The reserved SPRs include SPRs 808, 809, 810, and 811. *mtspr* and *mfspr* instructions specifying these SPRs are treated as no-ops. Reserved SPRs are provided in the architecture to anticipate the eventual adoption of performance hint functionality that must be controlled by SPRs. Control of these capabilities using reserved SPRs will allow software to use these new capabilities on new implementations that support them while remaining compatible with existing implementations that may not support the new functionality.

Reserved SPRs are not assigned names. There are no individual descriptions of reserved SPRs in this document.

Assembler Note

Assemblers should report uses of reserved values of defined fields of instructions as errors.

Programming Note -

It is the responsibility of software to preserve bits that are now reserved in System Registers, because they may be assigned a meaning in some future version of the architecture.

In order to accomplish this preservation in implementation-independent fashion, software should do the following.

- Initialize each such register supplying zeros for all reserved bits.
- Alter (defined) bit(s) in the register by reading the register, altering only the desired bit(s), and then writing the new value back to the register

The XER and FPSCR are partial exceptions to this recommendation. Software can alter the status bits in these registers, preserving the reserved bits, by executing instructions that have the side effect of altering the status bits. Similarly, software can alter any defined bit in the FPSCR by executing a Floating-Point Status and Control Register instruction. Using such instructions is likely to yield better performance than using the method described in the second item above.

1.3.4 Description of Instruction Operation

Instruction descriptions (including related material such as the introduction to the section describing the instructions) mention that the instruction may cause a system error handler to be invoked, under certain conditions, if and only if the system error handler may treat the case as a programming error. (An instruction may cause a system error handler to be invoked under other conditions as well; see Chapter 7 of Book III).

A formal description is given of the operation of each instruction. In addition, the operation of most instructions is described by a semiformal language at the register transfer level (RTL). This RTL uses the notation given below, in addition to the notation described in Section 1.3.2. Some of this notation is also used in the formal descriptions of instructions. RTL notation not summarized here should be self-explanatory.

The RTL descriptions cover the normal execution of the instruction, except that "standard" setting of status registers, such as the Condition Register, is not shown.

("Non-standard" setting of these registers, such as the setting of the Condition Register by the *Compare* instructions, is shown.) The RTL descriptions do not cover cases in which the system error handler is invoked, or for which the results are boundedly undefined.

The RTL descriptions specify the architectural transformation performed by the execution of an instruction. They do not imply any particular implementation.

Notation	Meaning
←	Assignment
← _{iea}	Assignment of an instruction effective
ica	address. In 32-bit mode the high-order 32
	bits of the 64-bit target address are set to
	0.
7	NOT logical operator
+	Two's complement addition
_	Two's complement subtraction, unary
	minus
×	Multiplication
× _{si}	Signed-integer multiplication
∕`sı X _{ui}	Unsigned-integer multiplication
^ui /	Division
÷	Division, with result truncated to integer
%	Remainder of integer division
√	Square root
=, ≠	Equals, Not Equals relations
-, <i>←</i> <, ≤, >, ≥	Signed comparison relations
<u,>u</u,>	Unsigned comparison relations
?	Unordered comparison relation
&,	AND, OR logical operators
⊕, ≡	Exclusive OR, Equivalence logical opera-
⊕, =	tors $((a\equiv b) = (a\oplus \neg b))$
ABS(x)	Absolute value of x
BCD_TO_D	
2020_2	The low-order 24 bits of x contain six, 4-bit
	BCD fields which are converted to two
	declets; each set of two declets is placed
	into the low-order 20 bits of the result. See
	Section B.1, "BCD-to-DPD Translation".
CEIL(x)	Least integer ≥ x
	Result of converting x from floating-point
(//,	single format to floating-point double for-
	mat, using the model shown on page 153
DPD_TO_B	
	The low-order 20 bits of x contain two
	declets which are converted to six, 4-bit
	BCD fields; each set of six, 4-bit BCD
	fields is placed into the low-order 24 bits of
	the result. See Section B.2, "DPD-to-BCD
	Translation".
EXTS(x)	Result of extending x on the left with sign
- ()	bits
FLOOR(x)	Greatest integer ≤ x
GPR(x)	General Purpose Register x
	Length of x, in bits.

MASK(x, y) Mask having 1s in positions x through y (wrapping if x > y) and 0s elsewhere

MEM(x, y)Contents of a sequence of y bytes of storage. The sequence depends on the byte ordering used for storage access, as follows.

Big-Endian byte ordering:

The sequence starts with the byte at address x and ends with the byte at address x+y-1.

Little-Endian byte ordering:

The sequence starts with the byte at address x+y-1 and ends with the byte at address x.

 $MEM_{metadata}(x,y)$

Metadata associated with MEM(x,y).

 $ROTL_{64}(x, y)$

Result of rotating the 64-bit value x left y positions

 $ROTL_{32}(x, y)$

Result of rotating the 64-bit value x||x left y positions, where x is 32 bits long

SINGLE(x) Result of converting x from floating-point double format to floating-point single format, using the model shown on page 158

SPR(x) Special Purpose Register x **TRAP** Invoke the system trap handler x.bit[y] Return the contents of bit y of x.

x.nibble[y] Return the contents of 4-bit nibble element y of x.

x.byte[y] Return the contents of 8-bit byte element y of x.

x.hword[y] Return the contents of 16-bit halfword element y of x.

Return the contents of 32-bit word element x.word[y] y of x.

x.dword[y] Return the contents of 64-bit doubleword element v of x.

x.qword[y] Return the contents of 128-bit quadword element y of x.

Result of rotating x left by y bits. X <<< V $b \leftarrow LENGTH(x)$

result $\leftarrow x_{v:b-1} || x_{0:y-1}$

Result of rotating x right by y bits. $b \leftarrow LENGTH(x)$

result $\leftarrow x_{b-y:b-1} || x_{0:b-1-y}$

characterization

Reference to the setting of status bits, in a standard way that is explained in the text

undefined An undefined value.

CIA Current Instruction Address, which is the 64-bit address of the instruction being described by a sequence of RTL. Used by relative branches to set the Next Instruc-

tion Address (NIA), and by Branch instructions with LK=1 to set the Link Register. Does not correspond to any architected register. The CIA is sometimes referred to

as the Program Counter (PC).

NIA

Next Instruction Address, which is the 64-bit address of the next instruction to be executed. For a successful branch, the next instruction address is the branch target address: in RTL, this is indicated by assigning a value to NIA. For other instructions that cause non-sequential instruction fetching (see Book III), the RTL is similar. For instructions that do not branch, and do not otherwise cause instruction fetching to be non-sequential, the next instruction address is CIA+4. Does not correspond to any architected register.

if... then... else...

Conditional execution, indenting shows range; else is optional.

do Do loop, indenting shows range. "To" and/ or "by" clauses specify incrementing an iteration variable, and a "while" clause gives termination conditions.

leave Leave innermost do loop, or do loop described in leave statement.

For loop, indenting shows range. Clause for after "for" specifies the entities for which to execute the body of the loop.

switch/case/default

switch/case/default statement, indenting shows range. The clause after "switch" specifies the expression to evaluate. The clause after "case" specifies individual values for the expression, followed by a colon, followed by the actions that are taken if the evaluated expression has any of the specified values. "default" is optional. If present, it must follow all the "case" clauses. The clause after "default" starts with a colon, and specifies the actions that are taken if the evaluated expression does not have any of the values specified in the preceding case statements.

The precedence rules for RTL operators are summarized in Table 1. Operators higher in the table are applied before those lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, – associates from left to right, so a-b-c = (a-b)-c.) Parentheses are used to override the evaluation order implied by the table or to increase clarity; parenthesized expressions are evaluated before serving as operands.

Table 1: Operator precedence	
Operators	Associativity
subscript, function evaluation	left to right
pre-superscript (replication), post-superscript (exponentiation)	right to left
unary -, ¬	right to left
×, ÷	left to right
+, -,	left to right
	left to right
=, ≠, <, ≤, >, ≥,< ^u , > ^u ,?	left to right
&, ⊕, ≡	left to right
	left to right
: (range)	none
←,← _{iea}	none

1.3.5 Phased-Out Facilities

Phased-Out Facilities

These are facilities and instructions that, in some future version of the architecture, will be dropped out of the architecture. System developers should develop a migration plan to eliminate use of them in new systems. These facilities are marked with a [Phased-Out] marker.

Phased-Out facilities and instructions must be implemented.

Programming Note -

Warning: Instructions and facilities being phased out of the architecture are likely to perform poorly on future implementations. New programs should not use them.

1.4 Processor Overview

The basic classes of instructions are as follows:

- branch instructions (Chapter 2)
- GPR-based scalar fixed-point instructions (Chapter 3)
- FPR-based scalar floating-point instructions (Chapter 4)
- FPR-based scalar decimal floating-point instructions (Chapter 5)
- VR-based vector fixed-point and floating-point instructions (Chapter 6)
- VSR-based scalar and vector floating-point instructions (Chapter 7)

Scalar fixed-point instructions operate on byte, halfword, word, doubleword, and quadword operands, where each operand is contained in a GPR (or a pair of GPRs for quadword operands). Vector fixed-point instructions operate on vectors of nibble, byte, halfword, word, doubleword, and quadword operands, where each vector is contained in a VR. Scalar binary floating-point instructions operate on single-precision, double-precision, and quad-precision floating-point operands, where each operand is contained in an FPR or VSR. Scalar decimal floating-point instructions operate on short, long, and extended decimal floating-point operands, where each operand is contained in an FPR (or a pair of FPRs for quadword operands).

Vector floating-point instructions operate on vectors of single-precision and double-precision floating-point operands, where each vector is contained in a VR or VSR.

The Power ISA uses instructions that are four or eight bytes long and are word-aligned. It provides for byte, halfword, word, doubleword, and quadword operand loads and stores between storage and a set of 32 General Purpose Registers (GPRs). It provides for byte, halfword, word, doubleword, quadword, and octword operand loads and stores between storage and a set of 64 Vector-Scalar Registers (VSRs).

Signed integers are represented in two's complement form.

There are no computational instructions that modify storage; instructions that reference storage may reformat the data (e.g. load halfword algebraic). To use a storage operand in a computation and then modify the same or another storage location, the contents of the storage operand must be loaded into a register, modified, and then stored back to the target location. Figure 1 is a logical representation of instruction processing. Figure 2 shows the registers that are defined in Book I. (A few additional registers that are available to application programs are defined in other Books, and are not shown in the figure.)




Figure 1. Logical processing model




Figure 2. Registers that are defined in Book I

1.5 Computation modes

Processors provide two execution modes, 64-bit mode and 32-bit mode. In both of these modes, instructions that set a 64-bit register affect all 64 bits. The computational mode controls how the effective address is interpreted, how Condition Register bits and XER bits are set, how the Link Register is set by *Branch* instructions

in which LK=1, and how the Count Register is tested by *Branch Conditional* instructions. Nearly all instructions are available in both modes (the only exceptions are a few instructions that are defined in Book III). In both modes, effective address computations use all 64 bits of the relevant registers (General Purpose Registers,

Link Register, Count Register, etc.) and produce a 64-bit result. However, in 32-bit mode the high-order 32 bits of the computed effective address are ignored for the purpose of addressing storage; see Section 1.10.3 for additional details.

Programming Note –

Although instructions that set a 64-bit register affect all 64 bits in both 32-bit and 64-bit modes, operating systems often do not preserve the upper 32-bits of all registers across context switches done in 32-bit mode. For this reason, application programs operating in 32-bit mode should not assume that the upper 32 bits of the GPRs are preserved from instruction to instruction unless the operating system is known to preserve these bits.

1.6 Instruction Formats

Instructions are encoded in either four or eight bytes and are word-aligned. When referring specifically to only one of these two types of instructions, the term "word instruction" is used to refer to instructions that are encoded in four bytes, and the term "prefixed instruction" is used to refer to instructions that are encoded in eight bytes using a prefix.

Bits 0:5 always specify the primary opcode (PO, below). Many instructions also have an extended opcode (XO, below). Some instructions also have a third, expanded opcode (EO, below). The remaining bits of the instruction contain one or more fields as shown below for the different instruction formats.

Since all instructions are word-aligned, whenever instruction addresses are presented to the processor (as in *Branch* instructions) the low-order two bits are ignored. Similarly, whenever the processor develops an instruction address the low-order two bits are zero.

Prefixed instructions consist of a four-byte prefix followed by a four-byte suffix. As such, the address of a prefixed instruction is the address of its prefix. For some prefixed instructions, the four-byte suffix is a defined word instruction, and the prefix modifies or extends the word instruction's behavior. For other prefixed instructions, while the suffix may or may not correspond to (i.e., have the same 32-bit binary value as) a defined word instruction, the prefix causes the suffix to be decoded using a different opcode space from that used by defined word instructions.

Prefixed instructions do not cross 64-byte instruction address boundaries. When a prefixed instruction crosses a 64-byte boundary, the system alignment error handler is invoked.

Programming Note -

The instruction address boundary error can only occur with prefixed instructions. Word instructions are word-aligned (four-byte), and thus cannot cross 64-byte boundaries.

The format diagrams given below show horizontally all valid combinations of instruction fields. See Section 1.6.3, "Instruction Prefix Formats" for definitions of instruction fields defined in the prefix.

Split Field Notation

In some cases an instruction field occupies more than one contiguous sequence of bits, or occupies one contiguous sequence of bits that are used in permuted order. Such a field is called a *split field*. In the format diagrams given below and in the individual instruction layouts, the name of a split field is shown in small letters, once for each of the contiguous sequences. In the RTL description of an instruction having a split field, and in certain other places where individual bits of a split field are identified, the name of the field in small letters represents the concatenation of the sequences from left to right. In all other places, the name of the field is capitalized and represents the concatenation of the sequences in some order, which need not be left to right, as described for each affected instruction.

1.6.1 Word Instruction Formats

1.6.1.1 A-FORM

0	6	11	16	21	26	31
РО	FRT	///	FRB	///	XO	Rc
РО	FRT	FRA	///	FRC	ХО	Rc
PO	FRT	FRA	FRB	///	XO	Rc
PO	FRT	FRA	FRB	FRC	ХО	Rc
PO	RT	RA	RB	BC	ХО	/

Figure 3. A instruction format

1.6.1.2 B-FORM

0	6	11	16	3031
PO	ВО	BI	BD	AA LK

Figure 4. B instruction format

1.6.1.3 D-FORM

0	6	11	16 31
PO	BF /	RA	SI
PO	BF /	RA	UI
PO	FRS	RA	D
PO	FRT	RA	D
PO	RS	RA	D
PO	RS	RA	UI
PO	RT	RA	D
PO	RT	RA	SI
PO	TO	RA	SI

Figure 5. D instruction format

1.6.1.4 DQ-FORM

0	6	11	16	2829 31
PO	RTp	RA	DQ	PT
PO	S	RA	DQ	SX XO
PO	Т	RA	DQ	TX XO

Figure 6. DQ instruction format

1.6.1.5 DS-FORM

0	6	11	16	3031
PO	FRSp	RA	DS	XO
PO	FRTp	RA	DS	ХО
РО	RS	RA	DS	ХО
PO	RSp	RA	DS	ХО
PO	RT	RA	DS	ХО
РО	VRS	RA	DS	ХО
PO	VRT	RA	DS	ХО

Figure 7. DS instruction format

1.6.1.6 DX-FORM

	0	6	11	16	26	31
ſ	PO	RT	d1	d0	XO	d2

Figure 8. DX instruction format

1.6.1.7 I-FORM

0	6		3031
PO		LI	AA LK

Figure 9. I instruction format

1.6.1.8 M-FORM

(0	6	11	16	21	26	31
ſ	PO	RS	RA	RB	MB	ME	Rc
	РО	RS	RA	SH	MB	ME	Rc

Figure 10. M instruction format

1.6.1.9 MD-FORM

(0	6	11	16	21	27	3031
ſ	PO	RS	RA	sh	mb	ХО	sh Rc
	РО	RS	RA	sh	me	ХО	sh Rc

Figure 11. MD instruction format

1.6.1.10 MDS-FORM

0	6	11	16	21 25	27 31
PO	RS	RA	RB	mb	XO Rc
PO	RS	RA	RB	me	XO Rc

Figure 12. MDS instruction format

1.6.1.11 SC-FORM

0	6	11	16	20	27	3031
PO	///	///	///	LEV	///	0 1
PO	///	///	///	LEV	///	1 /

Figure 13. SC instruction format

1.6.1.12 **VA-FORM**

0	6	11	16	2122	26 31
PO	RT	RA	RB	RC	XO
PO	VRT	VRA	VRB	/ SHB	XO
PO	VRT	VRA	VRB	VRC	XO

Figure 14. VA instruction format

1.6.1.13 VC-FORM

0	6	11	16	2122		31
PO	VRT	VRA	VRB	Rc	XO	

Figure 15. VC instruction format

1.6.1.14 VX-FORM

0 6		11121314	16	212223	31
PO	///	///	VRB	XO	
PO	BF //	VRA	VRB	XO	
PO	RT	EO	VRB	XO	
PO	VRT	///	///	XO	
PO	VRT	///	VRB	XO	
PO	VRT	/// UIM	VRB	XO	
PO	VRT	// UIM	VRB	XO	
PO	VRT	/ UIM	VRB	XO	
PO	VRT	EO	VRB	1 / XO	
PO	VRT	EO	VRB	1 PS XO	
PO	VRT	EO	VRB	ХО	
PO	VRT	RA	VRB	XO	
PO	VRT	SIM	///	XO	
PO	VRT	UIM	VRB	XO	
PO	VRT	VRA	///	XO	
PO	VRT	VRA	VRB	1 / XO	
PO	VRT	VRA	VRB	1 PS XO	
PO	VRT	VRA	VRB	XO	

Figure 16. VX instruction format

1.6.1.15 X-FORM

0	6 7 8	9 1	0111213	31415	1617181920	2122232425262728293	3031
PO	//	//	///	/	///	XO	/
PO	//	//	///	/	///	XO	1
PO	//	///		/	RB	ХО	/
PO	//	///		4	///	XO	/
PO	//	///		4	///	XO	1
PO	//	///		4	RB	XO	/
PO	///	L		/	///	XO	/
PO	///	L		/	RB	XO	/
PO	///	1	R/	4	RB	XO	/
PO	///	L	. R/	4	RB	XO	Rc
PO	//	L	///	SC	///	XO	/
PO	//	L	R/	4	RB	XO	/
PO	///	WC	///	PL	///	XO	/
PO	//	ΙH	///	/	///	XO	/
PO	/ (СТ	R/	4	RB	XO	/
PO	AS	//	E)	///	XO	/
PO	AT	//	E)	///	XO	/
PO	BF	//	///	/	///	XO	/
РО	BF	//	///	/	FRB	ХО	/
PO	BF	//	///	W	U /	ХО	Rc
РО	BF	//	BFA	//	///	ХО	/

Figure 17. X instruction format

РО	BF	//	FR		FR		ХО	28293
PO	BF	//	FR		FR		хо	
PO	BF	//	FR		FR		хо	
PO	BF	//	R		R	-	хо	
PO	BF	//	UI		FR		хо	
PO	BF	//	UI		FR		хо	
PO	BF	//	VR		VR	-	ХО	
PO	BF	//1	R		R		ХО	
PO	BF	/ I	R		R		ХО	
PO	BF	ĽĽ	DCM)		VR		хо	
PO	B ¹				//		XO	
PO			R/					
	D				R		XO	
PO	FR		R/		R		XO	
PO	FRS	-	R/		R		XO	
PO	FR		//.		FR		XO	
PO	FR		//.		FR	•	ХО	
PO	FR		E		//		ХО	
PO	FR		E		//	/	ХО	
PO	FR		E		///	RM	ХО	
РО	FR	T	E)	//	DRM	XO	
PO	FR	T	E)	FR	B	XO	
PO	FR	T	FR	Α	FR	B	XO	
PO	FR	Т	FR	A	FR	B	XO	
РО	FR	Т	R	Ą	R	В	XO	
PO	FR	Т	S /	///	FR	В	XO	
PO	FR	T	SP	///	FR	В	ХО	
РО	FR	Гр	//.	/	FR	В	XO	
РО	FR	Гр	//.	/	FR	Вр	ХО	
РО	FR	Гр	FR	A	FR	Вр	XO	
РО	FR	Гр	FR	Ар	FR	Вр	ХО	
РО	FR	Гр	R	Ą	R	В	XO	
РО	FR	Гр	S /	'//	FR	Вр	ХО	
РО	FR	Гр	SP	///	FR	Вр	ХО	
РО	RS	3	//.	/	R	В	ХО	
РО	RS	3	///	L	//	/	ХО	
РО	RS	3	/ RIC	PR R	R	В	ХО	
РО	RS	3	BFA	//	//	/	ХО	
РО	RS	3	R	Ą	//	/	ХО	
РО	RS	3	R	Ą	//	/	ХО	
РО	RS	3	R	Ą	//		XO	
РО	RS	3	R	Ą	F	С	ХО	
РО	RS	3	R	Ą	N	В	ХО	
РО	RS	3	R	Ą	SI	Η	ХО	
РО	RS	_	R	^	R	_	 ХО	

Figure 17. X instruction format

0	6 7 8 9 10	1112131415	1617181920	2122232425262728293	3031
PO	RS	RA	RB	XO	1
PO	RS	RA	RB	XO	Rc
PO	RSp	RA	RB	XO	1
PO	RT	///	///	XO	/
PO	RT	///	RB	XO	/
PO	RT	///	RB	XO	1
PO	RT	/// L	///	XO	/
PO	RT	RA	FC	XO	/
PO	RT	RA	NB	XO	/
PO	RT	RA	RB	XO	/
PO	RT	RA	RB	XO	EH
PO	RTp	RA	RB	XO	EH
PO	S	RA	///	XO	SX
PO	S	RA	RB	XO	SX
PO	Т	EO I	MM8	XO	ΤX
PO	Т	ŔA	///	XO	ТХ
PO	Т	RA	RB	XO	ΤX
PO	TH	RA	RB	XO	/
PO	ТО	RA	SI	ХО	1
PO	ТО	RA	RB	ХО	/
PO	ТО	RA	RB	ХО	1
PO	VRS	RA	RB	XO	/
PO	VRT	EO	VRB	XO	/
PO	VRT	EO	VRB	ХО	RO
PO	VRT	RA	RB	XO	/
PO	VRT	VRA	VRB	XO	/
PO	VRT	VRA	VRB	XO	RO

Figure 17. X instruction format

1.6.1.16 XFL-FORM

0	6 7		151	16	21	31
PO	L	FLM	W	FRB	XO	Rc

Figure 18. XFL instruction format

1.6.1.17 XFX-FORM

0	6	1112	2 1516	20	21	31
PO	///	/	/// 1 ///		ХО	/
PO	RS	0	FXM	/	ХО	/
PO	RS	1	FXM	/	ХО	/
PO	RS		spr		ХО	/
PO	RT	0	///	/	XO	/
PO	RT	1	FXM	/	XO	/
PO	RT		BHRBE		ХО	/
PO	RT		spr		ХО	/
PO	RT		tbr		ХО	/

Figure 19. XFX instruction format

1.6.1.18 XL-FORM

0	6 9	11 14	16 1920	21 3
PO	///	///	///	XO /
PO	///	///	/// S	XO /
PO	BF //	BFA //	///	XO /
PO	ВО	BI	/// BH	XO L
PO	BT	BA	BB	XO /

Figure 20. XL instruction format

1.6.1.19 XO-FORM

0	6 9 10	1112131415	1617181920	21	22232425262728293	031
PO	RT	RA	///	0E	XO	Rc
PO	RT	RA	RB	/	XO	/
PO	RT	RA	RB	/	XO	Rc
PO	RT	RA	RB	0E	XO	Rc

Figure 21. XO instruction format

1.6.1.20 XS-FORM

0	6	11	16	21	3031
PO	RS	RA	sh	XO	sh Rc

Figure 22. XS instruction format

1.6.1.21 XX2-FORM

0	6	9 10	0111213141516			21	21 2526 29				
PO	BF	//	///	/	В		В	X /			
PO	BF		DCMX	(В		XO	В	X /		
PO	RT		EC)	В		XO				
PO	Т		///		///		В		ХО	В	X TX
PO	Т		///	UIM	В		ХО	В	X TX		
PO	Т		/ U	IM	В		ХО	В	X TX		
PO	Т		dx		В	ХО	dc XO) dm B	ХТХ		
PO	Т		EC)	В		ХО	В	X TX		

Figure 23. XX2 instruction format

1.6.1.22 XX3-FORM

0	6	9	11	16	21	22	24	29	30	31
PO	AT	//	Α	В		XO			ВХ	/
PO	AT	//	Ар	В		XO			ВХ	/
PO	BF	//	Α	В		XO			ВХ	/
PO	Т		Α	В	0	DM	ХО	AX	ВХ	ТХ
PO	Т		Α	В	0	SHW	ХО	AX	ВХ	ТХ
PO	Т		Α	В	Rc		XO	AX	ВХ	ТХ
PO	Т		Α	В		ХО		AX	ВХ	ΤX

Figure 24. XX3 instruction format

1.6.1.23 XX4-FORM

0	6	11	16	21	262728293031
PO	Т	Α	В	С	XO CX AX BX TX

Figure 25. XX4 instruction format

1.6.1.24 Z22-FORM

0	6	9	11 15	16	22	31
PO	BF	//	FRA	DCM	XO	/
PO	BF	//	FRA	DGM	XO	/
PO	BF	//	FRAp	DCM	XO	/
PO	BF	//	FRAp	DGM	XO	/
PO	FR	Т	FRA	SH	XO	Rc
PO	FRT	Гр	FRAp	SH	XO	Rc

Figure 26. Z22 instruction format

1.6.1.25 Z23-FORM

0	6	11	15	16	21	23	31
PO	FRT	///	R	FRB	RMC	ХО	Rc
PO	FRT	FRA		FRB	RMC	ХО	Rc
PO	FRT	TE		FRB	RMC	ХО	Rc
PO	FRTp	///	R	FRBp	RMC	ХО	Rc
PO	FRTp	FRA		FRBp	RMC	XO	Rc
PO	FRTp	FRAp	1	FRBp	RMC	ХО	Rc
PO	FRTp	TE		FRBp	RMC	ХО	Rc
PO	VRT	///	R	VRB	RMC	XO	/
PO	VRT	///	R	VRB	RMC	ХО	EX

Figure 27. Z23 instruction format

1.6.2 Word Instruction Fields

AA (30)

Absolute Address.

- O The immediate field represents an address relative to the current instruction address. For I-form branches the effective address of the branch target is the sum of the LI field sign-extended to 64 bits and the address of the branch instruction. For B-form branches the effective address of the branch target is the sum of the BD field sign-extended to 64 bits and the address of the branch instruction.
- 1 The immediate field represents an absolute address. For I-form branches the effective address of the branch target is the LI field sign-extended to 64 bits. For B-form branches the effective address of the branch target is the BD field sign-extended to 64 bits.

Formats: B, I

AX,A (29,11:15)

Fields that are concatenated to specify a VSR to be used as a source.

Formats: XX3, XX4

BA (11:15)

Field used to specify a bit in the CR to be used as a source.

Formats: XL

BB (16:20)

Field used to specify a bit in the CR to be used as a source.

Formats: XL

BC (21:25)

Field used to specify a bit in the CR to be used as a source.

Formats: A

BD (16:29)

Immediate field used to specify a 14-bit signed two's complement branch displacement which is concatenated on the right with 0b00 and sign-extended to 64 bits.

Formats: B

BF (6:8)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a target.

Formats: D, X, XL, XX2, XX3, Z22

BFA (11:13)

Field used to specify one of the CR fields or one of the FPSCR fields to be used as a source.

Formats: X, XL

BH (19:20)

Field used to specify a hint in the *Branch Conditional to Link Register* and *Branch Conditional to Count Register* instructions. The encoding is described in Section 2.4, "Branch Instructions".

Formats: XL

BHRBE (11:20)

Field used to identify the BHRB entry to be used as a source by the *Move From Branch History Rolling Buffer* instruction.

Formats: X

BI (11:15)

Field used to specify a bit in the CR to be tested by a *Branch Conditional* instruction.

Formats: B, XL

BO (6:10)

Field used to specify options for the *Branch Conditional* instructions. The encoding is described in Section 2.4, "Branch Instructions".

Formats: B, XL, X, XL

BT (6:10)

Field used to specify a bit in the CR or in the FPSCR to be used as a target.

Formats: XL

BX,B (30,16:20)

Fields that are concatenated to specify a VSR to be used as a source.

Formats: XX2, XX3, XX4

CT (7:10)

Field used in X-form instructions to specify a cache target (see Section 4.3.2 of Book II).

Formats: X

CX,C (28,21:25)

Fields that are concatenated to specify a VSR to be used as a source.

Formats: XX4

D (16:31)

Immediate field used to specify a 16-bit signed two's complement integer which is sign-extended to 64 bits.

Formats: D

d0,d1,d2 (16:25,11:15,31)

Immediate fields that are concatenated to specify a 16-bit signed two's complement integer which is sign-extended to 64 bits.

Formats: DX

dc,dm,dx (25,29,11:15)

Immediate fields that are concatenated to specify Data Class Mask.

Formats: XX2

DCM (16:21)

Immediate field used to specify Data Class Mask.

Formats: Z22

DCMX (9:15)

Immediate field used to specify Data Class Mask.

Formats: X, XX2

DGM (16:21)

Immediate field used as the Data Group Mask.

Formats: Z22

DM (22:23)

Immediate field used by **xxpermdi** instruction as doubleword permute control.

Formats: XX3

DRM (18:20)

Immediate operand field used to specify new decimal floating-point rounding mode.

Formats: X

DQ (16:27)

Immediate field used to specify a 12-bit signed two's complement integer which is concatenated on the right with 0b0000 and sign-extended to 64 bits.

Formats: DQ

DS (16:29)

Immediate field used to specify a 14-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits.

Formats: DS

DX,D (31,6:10)

Immediate fields that are concatenated to specify a 6-bit unsigned integer which is concatenated on the right with 0b000 and concatenated on the left with 0b111_1111 and sign extended to 64 bits. This 64-bit value is used as a byte offset by the *Hash* instructions.

Formats: X

EH (31)

Field used to specify a hint in the *Load And Reserve* instructions. The meaning is described in Section 4.6.2, "Load And Reserve and Store Conditional Instructions". in Book II.

Formats: X

EO (11:12)

Expanded opcode field

Formats: X

EO (11:15)

Expanded opcode field

Formats: VX, X, XX2

EX (31)

Field used to specify Inexact form of round to quad-precision integer.

Formats: X

FC (16:20)

Field used to specify the function code in *Load/ Store Atomic* instructions.

Formats: X

FLM (7:14)

Field mask used to identify the FPSCR fields that are to be updated by the *mtfsf* instruction.

Formats: XFL

FRA (11:15)

Field used to specify a FPR to be used as a source.

Formats: A, X, Z22, Z23

FRAp (11:15)

Field used to specify an even/odd pair of FPRs to be concatenated and used as a source.

Formats: X, Z22, Z23

FRB (16:20)

Field used to specify an FPR to be used as a source.

Formats: A, X, XFL, Z23

FRBp (16:20)

Field used to specify an even/odd pair of FPRs to be concatenated and used as a source.

Formats: X, Z23

FRC (21:25)

Field used to specify an FPR to be used as a source.

Formats: A

FRS (6:10)

Field used to specify an FPR to be used as a source.

Formats: D, X

FRSp (6:10)

Field used to specify an even/odd pair of FPRs to be concatenated and used as a source.

Formats: DS, X

FRT (6:10)

Field used to specify an FPR to be used as a target

Formats: A, D, X, Z22, Z23

FRTp (6:10)

Field used to specify an even/odd pair of FPRs to be concatenated and used as a target.

Formats: DS, X, Z22, Z23

FXM (12:19)

Field mask used to identify the CR fields that are to be written by the *mtcrf* and *mtocrf* instructions, or read by the *mfocrf* instruction.

Formats: XFX

IB (16:20)

Immediate field used to specify a 5-bit signed integer.

Formats: MDS

IH (8:10)

Field used to specify a hint in the *SLB Invalidate All* instruction. The meaning is described in Section 6.9.3.2, "SLB Management Instructions", in Book III.

Formats: X

IMM8 (13:20)

Immediate field used to specify an 8-bit integer.

Formats: X

IS (6:10)

Immediate field used to specify a 5-bit signed integer.

Formats: MDS

L (6)

Field used to specify whether the *mtfsf* instruction updates the entire FPSCR.

Formats: XFL

L (8:10)

Field used by the *Data Cache Block Flush* instruction (see Section 4.3.2 of Book II) and also by the *Synchronize* instruction (see Section 4.6.3 of Book II).

Formats: X

L (10)

Field used to specify whether a fixed-point Compare instruction is to compare 64-bit numbers or 32-bit numbers.

Field used by the *Compare Range Byte* instruction to indicate whether to compare against 1 or 2 ranges of bytes.

Field used by the *Paste* instruction to indicate whether to zero the metadata.

Formats: D. X

L (15)

Field used by the *Move To Machine State Register* instruction (see Book III).

Field used by the SLB Invalidate All Global instruction to specify whether the invalidation is for a process or for a partition (see Section 6.9.3.2 of Book III).

Field used by the *SLB Move From Entry VSID* and *SLB Move From Entry ESID* instructions for implementation-specific purposes.

Formats: X

L (14:15)

Field used by the *Deliver A Random Number* instruction (see Section 3.3.9, "Fixed-Point Arithmetic Instructions") to choose the random number format.

Formats: X

LEV (20:26)

Field used by the System Call instructions.

Formats: SC

LI (6:29)

Immediate field used to specify a 24-bit signed two's complement integer which is concatenated on the right with 0b00 and sign-extended to 64 bits.

Formats: I

LK (31)

LINK bit.

0 Do not set the Link Register.

1 Set the Link Register. The address of the instruction following the *Branch* instruction is placed into the Link Register.

Formats: B, I, XL

MB (21:25)

Field used in M-form instructions to specify the first 1-bit of a 64-bit mask, as described in Section 3.3.14, "Fixed-Point Rotate and Shift Instructions" on page 107.

Formats: M

mb (21:26)

Field used in MD-form and MDS-form instructions to specify the first 1-bit of a 64-bit mask, as described in Section 3.3.14, "Fixed-Point Rotate and Shift Instructions" on page 107.

Formats: MD, MDS

me (21:26)

Field used in MD-form and MDS-form instructions to specify the last 1-bit of a 64-bit mask, as described in Section 3.3.14, "Fixed-Point Rotate and Shift Instructions" on page 107.

Formats: MD, MDS

ME (26:30)

Field used in M-form instructions to specify the last 1-bit of a 64-bit mask, as described in Section 3.3.14, "Fixed-Point Rotate and Shift Instructions" on page 107.

Formats: M

NB (16:20)

Field used to specify the number of bytes to move in an immediate *Move Assist* instruction.

Formats: X

OE (21)

Field used by XO-form instructions to enable setting OV and SO in the XER.

Formats: XO

PL (14:15)

Field used by the *wait* instruction to specify pause length.

Formats: X

PO (0:5)

Primary opcode.

Formats: all

PRS (14)

Field used to specify whether to invalidate process- or partition-scoped entries for *tlbie*[*I*].

Formats: X

PS (22)

Field used to specify preferred sign for BCD opera-

Formats: VX

PT (28:31)

Immediate field used to specify a 4-bit unsigned

Formats: DQ

R (15)

Immediate field that specifies whether the RMC is specifying the primary or secondary encoding

Field used to specify whether to invalidate Radix Tree or HPT entries for *tlbie[I*].

Formats: X, Z23

RA (11:15)

Field used to specify a GPR to be used as a source or as a target.

Formats: A, D, DQ, DQE, DS, M, MD, MDS, TX, VA, VX, X, XO, XS

RB (16:20)

Field used to specify a GPR to be used as a source.

Formats: A, M, MDS, VA, X, XO

Rc (21)

RECORD bit.

- 0 Do not alter the Condition Register.
- Set Condition Register Field 6 as described in Section 2.3.1, "Condition Register" on page 34.

Formats: VC, XX3

RC (21:25)

Field used to specify a GPR to be used as a source.

Formats: VA

Rc (31)

RECORD bit.

- 0 Do not alter the Condition Register.
- 1 Set Condition Register Field 0 or Field 1 as described in Section 2.3.1, "Condition Register" on page 34.

Formats: A, M, MD, MDS, X, XFL, XO, XS, Z22, Z23

RIC (12:13)

Field used to specify what types of entries to invalidate for *tlbie[I]*.

Formats: X

RM (19:20)

Immediate operand field used to specify new binary floating-point rounding mode.

Formats: X

RMC (21:22)

Immediate field used for DFP rounding mode control.

Formats: Z23

RO (31)

Round to Odd override

Formats: X

RS (6:10)

Field used to specify a GPR to be used as a source

Formats: D, DS, M, MD, MDS, X, XFX, XS

RSp (6:10)

Field used to specify an even/odd pair of GPRs to be concatenated and used as a source.

Formats: DS, X

RT (6:10)

Field used to specify a GPR to be used as a target.

Formats: A, D, DQE, DS, DX, VA, VX, X, XFX, XO, XX2

RTp (6:10)

Field used to specify an even/odd pair of GPRs to be concatenated and used as a target.

Formats: DQ, X

S (11)

Immediate field that specifies signed versus unsigned conversion.

Formats: X

S (20)

Immediate field that specifies whether or not the **rfebb** instruction re-enables event-based branches.

Formats: XL

SC (14:15)

Field used by the *Synchronize* instruction to specify the kind(s) of stores that are ordered.

Formats: X

SH (16:20)

Field used to specify a shift amount.

Formats: M, X

SH (16:21)

Field used to specify a shift amount.

Formats: Z22

sh (30,16:20)

Fields that are concatenated to specify a shift amount.

Formats: MD, XS

SHB (22:25)

Field used to specify a shift amount in bytes.

Formats: VA

SHW (22:23)

Field used to specify a shift amount in words.

Formats: XX3

SI (16:20)

Immediate field used to specify a 5-bit signed inte-

ger.

Formats: X

SI (16:31)

Immediate field used to specify a 16-bit signed integer.

Formats: D

SIM (11:15)

Immediate field used to specify a 5-bit signed integer.

Formats: VX

SP (11:12)

Immediate field that specifies signed versus unsigned conversion.

Formats: X

SPR (11:20)

Field used to specify a Special Purpose Register for the *mtspr* and *mfspr* instructions.

Formats: X

SR (12:15)

Field used by the Segment Register Manipulation instructions (see Book III).

Formats: X

SX,S (28,6:10)

Fields SX and S are concatenated to specify a VSR to be used as a source.

Formats: DQ

SX,S (31,6:10)

Fields SX and S are concatenated to specify a VSR to be used as a source.

Formats: X

TBR (11:20)

Field used by the *Move From Time Base* instruction (see Section 5.1 of Book II).

Formats: X

TE (11:15)

Immediate field that specifies a DFP exponent.

Formats: Z23

TH (6:10)

Field used by the data stream variant of the *dcbt* and *dcbtst* instructions (see Section 4.3.2 of Book II).

Formats: X

TO (6:10)

Field used to specify the conditions on which to trap. The encoding is described in Section 3.3.10.1, "Character-Type Compare Instructions" on page 94.

Formats: TX, X

TX,T (28,6:10)

Fields that are concatenated to specify a VSR to be used as either a target.

Formats: DQ

TX,T (31,6:10)

Fields that are concatenated to specify a VSR to be used as either a target or a source.

Formats: X, XX2, XX3, XX4

U (16:19)

Immediate field used as the data to be placed into a field in the FPSCR.

Formats: X

UI (16:20)

Immediate field used to specify a 5-bit unsigned integer.

Formats: TX

UI (16:31)

Immediate field used to specify a 16-bit unsigned integer.

Formats: D

UIM (11:15)

Immediate field used to specify a 5-bit unsigned integer.

Formats: VX, X

UIM (12:15)

Immediate field used to specify a 4-bit unsigned integer.

Formats: VX, XX2

UIM (13:15)

Immediate field used to specify a 3-bit unsigned integer.

Formats: VX

UIM (14:15)

Immediate field used to specify a 2-bit unsigned integer.

Formats: VX, XX2

VRA (11:15)

Field used to specify a VR to be used as a source.

Formats: VA, VC, VX

VRB (16:20)

Field used to specify a VR to be used as a source.

Formats: VA, VC, VX

VRC (21:25)

Field used to specify a VR to be used as a source.

Formats: VA

VRS (6:10)

Field used to specify a VR to be used as a source.

Formats: DS, X

VRT (6:10)

Field used to specify a VR to be used as a target.

Formats: DS, VA, VC, VX, X

W (15)

Field used by the *mtfsfi* and *mtfsf* instructions to specify the target word in the FPSCR.

Formats: X, XFL

WC (9:10)

Field used to specify the condition or conditions that cause instruction execution to resume after executing a *wait* instruction (see Section 4.6.4 of Book II).

Formats: X

i dimato. 7

XBI (21:24)
Field used to specify a bit in the XER.

Formats: MDS, MDS, TX

XO (21,23:31)

Extended opcode field.

Formats: VX

XO (21:24,26:28)

Extended opcode field.

Formats: XX2

XO (21:24:28)

Extended opcode field.

Formats: XX3

XO (21:28)

Extended opcode field.

Formats: XX3

XO (21:29)

Extended opcode field.

Formats: XS, XX2

XO (21:30)

Extended opcode field.

Formats: X, XFL, XFX, XL

XO (21:31)

Extended opcode field.

Formats: VX

XO (22:30)

Extended opcode field.

Formats: XO, XX3, Z22

XO (22:31)

Extended opcode field.

Formats: VC

XO (23:30)

Extended opcode field.

Formats: X, Z23

XO (25:30)

Extended opcode field.

Formats: TX

XO (26:27)

Extended opcode field.

Formats: XX4

XO (26:30)

Extended opcode field.

Formats: A, DX

XO (26:31)

Extended opcode field.

Formats: VA

XO (27:29)

Extended opcode field.

Formats: MD

XO (27:30)

Extended opcode field.

Formats: MDS

XO (29:31)

Extended opcode field.

Formats: DQ

XO (30)

Extended opcode field.

Formats: SC

XO (30:31)

Extended opcode field.

Formats: DQE, DS, SC

1.6.3 Instruction Prefix Formats

Prefixed instructions consist of a 4-byte prefix followed by a 4-byte suffix. The prefix formats are specified below. The suffix formats share the same formats as word instructions, as specified in Section 1.6.1 on page 12.

Bits 0:5 of all prefixes are assigned the primary opcode value 0b000001. 0b000001 is not available for use as a primary opcode for either word instructions or suffixes of prefixed instructions.

Prefix bits 6:7 are used to identify one of four prefix format types. When bit 6 is set to 0 (prefix types 00 and 01), the suffix is not a defined word instruction (i.e., requires the prefix to identify the alternate opcode space the suffix is assigned to as well as additional or extended operand and/or control fields); when bit 6 is set to 1 (prefix types 10 and 11), the prefix is modifying the behavior of a defined word instruction in the suffix.

1.6.3.1 Type 00 Prefix – Eight-Byte Load/Store Instructions

1	0	ST	//	R	//	Sub-Type Specific	
0	6	8	9	11	12	14	31

The Type 00 prefix format provides a one-bit subtype (ST) field to specify the subformat employed by the prefix. The subformats are defined as follows.

ST=0: Eight-Byte Load/Store Form (8LS)

1	0	0	//	R	//	IE
0	6	8	9	11	12	14 31

ST=1: Reserved

1.6.3.2 Type 01 Prefix – Eight-Byte Register-to-Register Instructions

1	1	ST	Sub-type Specific	
0	6	8	12	31

The Type 01 prefix format provides a four-bit subtype (ST) field to specify the subformat employed by the prefix. The subformats are defined as follows.

ST=0b0000: Eight-Byte Register-to-Register Form (8RR)

	1	1	0	//		///	
0		6	8	12	14		31
	1	1	0	//		///	UIM
0		6	8	12	14		29 31
	1	1	0	//	///		IMM
0		6	8	12	14	24	31
	1	1	0	//	//	imm0	
0		6	8	12	14 16		31

ST=0b0001-0b1111: Reserved

1.6.3.3 Type 10 - Modified Load/Store Instructions

Ī	1	2	ST	//	R	//	Sub-Type Specific	
	0	6	8	9	11	12	14	31

The Type 10 prefix format provides a one-bit subtype (ST) field to specify the subformat employed by the prefix. The subformats are defined as follows.

ST=0: Modified Load/Store Form (MLS)

I	1	2	0	//	R	//	IE	٦
	0	6	8	9	11	12	14 3	31

ST=1: Reserved

1.6.3.4 Type 11 - Modified Register-to-Register Instructions

1	3	ST	Sub-type Specific	
0	6	8	12	31

The Type 11 prefix format provides a four-bit subtype (ST) field to specify the subformat employed by the prefix. The subformats are defined as follows.

ST=0b0000: Modified Register to Register Form (MRR)



 pnop (See Section 3.3.20, "Prefixed No-Operation Instruction" on page 133)

ST=0b0001-0b1000: Reserved

ST=0b1001: Modified Masked Immediate Register to Register Form (MMIRR)

	1	3		9	//	/	/	,	//	XMSK	ΥM	SK
0		6	8		12	14	15	16		24	28	31
	1	3		9	//	/	/	,	//	XMSK	YMSK	//
0		6	8		12	14	15	16		24	28	30 31
	1	3		9	//	/	/	PM	ISK	XMSK	ΥM	SK
0		6	8		12	14	15	16		24	28	31
	1	3		9	//	/	/	PMSK	//	XMSK	ΥM	SK
0		6	8		12	14	15	16	20	24	28	31
	1	3		9	//	/	/	PMSK	//	XMSK	ΥM	SK
0		6	8		12	14	15	16 18		24	28	31

ST=0b1010-0b1111: Reserved

1.6.4 Instruction Prefix Fields

IE (14:31)

18-bit immediate field that is concatenated with the D field in the suffix to extend the displacement value at the high-order end. This field is reserved when this prefix precedes instructions of other formats.

Alternate field names: d0, si0, imm18

Formats: 8LS, MLS

imm0 (16:31)

16-bit immediate field that is concatenated with the 16-bit immediate field in the suffix to create a 32-bit value.

Formats: 8RR

IMM (24:31)

8-bit immediate field used as control operand.

Formats: 8RR

PMSK (16:23)

Immediate field used to specify product mask for VSX Vector GER instructions.

Formats: MMIRR

PMSK (16:19)

Immediate field used to specify product mask for VSX Vector GER instructions.

Formats: MMIRR

PMSK (16:17)

Immediate field used to specify product mask for VSX Vector GER instructions.

Formats: MMIRR

R (11)

Field used to specify whether the effective address of the storage operand is computed relative to the address of the instruction (CI A).

0b0 Effective address is not computed

relative to CLA

0b1 Effective address is computed rela-

tive to CIA

Formats: 8LS, MLS

UIM (29:31)

3-bit immediate field used as control operand.

Formats: 8RR

XMSK (24:27)

Field used to specify ACC row mask for VSX Vector GER instructions.

Formats: MMIRR

YMSK (28:31)

Field used to specify ACC column mask for VSX Vector GER instructions.

Formats: MMIRR

YMSK (28:29)

Field used to specify ACC column mask for VSX Vector GER instructions.

Formats: MMIRR

1.7 Classes of Instructions

An instruction falls into exactly one of the following three classes:

Defined

Illegal

Reserved

The class is determined by examining the opcode, and the extended opcode if any. If the opcode, or combination of opcode and extended opcode, is not that of a defined instruction or a reserved instruction, the instruction is illegal.

1.7.1 Defined Instruction Class

This class of instructions contains all the instructions defined in this document.

A defined instruction can have preferred and/or invalid forms, as described in Section 1.8.1, "Preferred Instruction Forms" and Section 1.8.2, "Invalid Instruction Forms".

1.7.2 Illegal Instruction Class

This class of instructions contains the set of instructions described in Appendix B of Book Appendices. Illegal instructions are available for future extensions of the Power ISA; that is, some future version of the Power ISA may define any of these instructions to perform new functions.

Any attempt to execute an illegal instruction will cause the system illegal instruction error handler to be invoked and will have no other effect.

An instruction consisting entirely of binary 0s is guaranteed always to be an illegal instruction. This increases the probability that an attempt to execute data or uninitialized storage will result in the invocation of the system illegal instruction error handler.

1.7.3 Reserved Instruction Class

This class of instructions contains the set of instructions described in Appendix C of Book Appendices.

Reserved instructions are allocated to specific purposes that are outside the scope of the Power ISA.

Any attempt to execute a reserved instruction will:

- perform the actions described by the implementation if the instruction is implemented; or
- cause the system illegal instruction error handler to be invoked if the instruction is not implemented.

1.8 Forms of Defined Instructions

1.8.1 Preferred Instruction Forms

Some of the defined instructions have preferred forms. For such an instruction, the preferred form will execute in an efficient manner, but any other form may take significantly longer to execute than the preferred form.

Instructions having preferred forms are:

- the Condition Register Logical instructions
- the Load Quadword instruction
- the Move Assist instructions
- the Or Immediate instruction (preferred form of no-op)
- the Move To Condition Register Fields instruction

1.8.2 Invalid Instruction Forms

Some of the defined instructions can be coded in a form that is invalid. An instruction form is invalid if one or more fields of the instruction, excluding the opcode field(s), are coded incorrectly in a manner that can be deduced by examining only the instruction encoding.

In general, any attempt to execute an invalid form of an instruction will either cause the system illegal instruction error handler to be invoked or yield boundedly undefined results. Exceptions to this rule are stated in the instruction descriptions.

Some instruction forms are invalid because the instruction contains a reserved value in a defined field (see Section 1.3.3 on page 5). Instruction forms that are invalid for any other reason are identified in the instruction descriptions.

References to instructions elsewhere in this document assume the instruction form is not invalid, unless otherwise stated or obvious from context.

Assembler Note -

Assemblers should report uses of invalid instruction forms as errors.

1.8.3 Reserved-no-op Instructions

Reserved-no-op instructions include the following extended opcodes under primary opcode 31: 530, 562, 594 and 626.

Reserved-no-op instructions are provided in the architecture to anticipate the eventual adoption of performance hint instructions to the architecture. For these instructions, which cause no visible change to architected state, employing a reserved-no-op opcode will allow software to use this new capability on new implementations that support it while remaining compatible with existing implementations that may not support the new function.

When a reserved-no-op instruction is executed, no operation is performed.

Reserved-no-op instructions are not assigned instruction names or mnemonics. There are no individual descriptions of reserved-no-op instructions in this document.

1.9 Exceptions

There are two kinds of exception, those caused directly by the execution of an instruction and those caused by an asynchronous event. In either case, the exception may cause one of several components of the system software to be invoked.

The exceptions that can be caused directly by the execution of an instruction include the following:

 an attempt to execute an illegal instruction, or an attempt by an application program to execute a "privileged" instruction (see Book III) (system illegal instruction error handler or system privileged instruction error handler)

- the execution of a defined instruction using an invalid form (system illegal instruction error handler or system privileged instruction error handler)
- an attempt to execute an instruction that is not provided by the implementation (system illegal instruction error handler)
- an attempt to execute a prefixed instruction that crosses a 64-byte address boundary. (system alignment error handler)
- an attempt to access a storage location that is unavailable (system instruction storage error handler or system data storage error handler)
- an attempt to access storage with an effective address alignment that is invalid for the instruction (system alignment error handler)
- the execution of a System Call or System Call Vectored instruction (system service program)
- the execution of a *Trap* instruction that traps (system trap handler)
- the execution of a floating-point instruction that causes a floating-point enabled exception to exist (system floating-point enabled exception error handler)

The exceptions that can be caused by an asynchronous event are described in Book III.

The invocation of the system error handler is precise, except that if one of the imprecise modes for invoking the system floating-point enabled exception error handler is in effect (see page 145), then the invocation of the system floating-point enabled exception error handler may also be imprecise. When the system error handler is invoked imprecisely, the excepting instruction does not appear to complete before the next instruction starts (because one of the effects of the excepting instruction, namely the invocation of the system error handler, has not yet occurred).

Additional information about exception handling can be found in Book III.

1.10 Storage Addressing

A program references storage using the effective address computed by the processor when it executes a *Storage Access* or *Branch* instruction (or certain other instructions described in Book II and Book III), or when it fetches the next sequential instruction.

Bytes in storage are numbered consecutively starting with 0. Each number is the address of the corresponding byte.

The byte ordering (Big-Endian or Little-Endian) for a storage access is specified by the operating system. This byte ordering is also referred to as the Endian mode and it applies to both data accesses and instruc-

tion fetches. The Endian mode is specified by the LE mode bit (see Section 4.2.1 of Book III), which applies to all of storage.

1.10.1 Storage Operands

A storage operand may be a byte, a halfword, a word, a doubleword, a quadword, an octword, or, for the Load/ Store Multiple, Move Assist, and Load/Store VSX Vector with Length [Left-justified] instructions, a sequence of bytes (Move Assist and Load/Store VSX Vector with Length [Left-justified]) or words (Load/Store Multiple). The address of a storage operand is the address of its first byte (i.e., of its lowest-numbered byte). An instruction for which the storage operand is a byte is said to cause a byte access, and similarly for halfword, word, doubleword, quadword, and octword.

The length of the storage operand is the number of bytes (of the storage operand) that the instruction would access in the absence of invocations of the system error handler. The length is generally implied by the name of the instruction (equivalently, by the opcode, and extended opcode if any). For example, the length of the storage operand of a Load Word and Zero, Load Floating-Point Single, and Load Vector Element Word instruction is four bytes (one word), the length of a Store Quadword, Store Floating-Point Double Pair, and Store VSX Vector Word*4 instruction is 16 bytes (one quadword), and the length of a Load VSX Vector Paired instruction is 32 bytes (one octword). The only exceptions are the Load/Store Multiple, Move Assist, and Load/Store VSX Vector with Length [Left-justified] instructions, for which the length of the storage operand is implied by the identity of the specified source or target register (Load/Store Multiple), or by an immediate field in the instruction or the contents of a field in the XER (Move Assist), or by the contents of a byte in a GPR (Load/Store VSX Vector with Length [Left-justified]), as well as by the name of the instruction. For example, the length of the storage operand of a Load Multiple Word instruction for which the specified target register is GPR 20 is 48 bytes ((32-20)x4), and the length of the storage operand of a Load String Word Immediate instruction for which the immediate field contains the number 20 is 20 bytes.

For most Load and Store instructions, the storage operand is said to be aligned if the address of the storage operand is an integral multiple of the storage operand length; otherwise it is said to be unaligned. See the following table. The only Load and Store instructions to which this general rule does not apply are the Load/Store Multiple and Move Assist instructions, and Load/Store VSX Vector with Length [Left-justified] instructions for which the specified length is not an integral power of 2. The storage operand of Load/Store Multiple Word is said to be aligned if the address of the storage operand is an integral multiple of four; otherwise the storage operand of a Move Assist instruction, or of a Load/

Store VSX Vector with Length [Left-justified] instruction for which the specified length is not an integral power of 2, is neither said to be aligned nor said to be unaligned. Its alignment properties are described, when necessary, using terms such as "word-aligned", which are defined below.)

Operand	Length	Addr _{58:63} if aligned		
Byte	8 bits	XXXXXX		
Halfword	2 bytes	0xxxxx		
Word	4 bytes	xxxx00		
Doubleword	8 bytes	xxx000		
Quadword	16 bytes	xx0000		
Octword	32 bytes	x00000		

Note: An "x" in an address bit position indicates that the bit can be 0 or 1 independent of the contents of other bits in the address.

The concept of alignment is also applied more generally, to any datum in storage.

- A datum having length that is an integral power of 2 is said to be aligned if its address is an integral multiple of its length.
- A datum of any length is said to be half-word-aligned (or aligned at a halfword boundary) if its address is an integral multiple of 2, word-aligned (or aligned at a word boundary) if its address is an integral multiple of 4, etc. (All data in storage is byte-aligned.)

The concept of alignment can also be applied to data in registers, with the "address" of the datum interpreted as the byte number of the datum in the register. E.g., a word element (4 bytes) in a Vector Register is said to be aligned if its byte number is an integral multiple of 4.

Programming Note-

The technical literature sometimes uses the term "naturally aligned" to mean "aligned."

Versions of the architecture that precede Version 2.07 also used "naturally aligned" as defined above. The term was dropped from the architecture in Version 2.07 because it seemed to mean different things to different readers and is not needed.

Some instructions require their storage operands to have certain alignments. In addition, alignment may affect performance. In general, the best performance is obtained when storage operands are aligned.

When a datum of length N bytes starting at effective address EA is copied between storage and a register that is R bytes long (i.e., the register contains bytes numbered from 0, most significant, through R-1, least significant), the bytes of the datum are placed into the register or into storage in a manner that depends on the byte ordering for the storage access as shown in

Figure 28, unless otherwise specified in the instruction description.

Big-Endian Byte Ordering						
Load	Store					
do i = 0 to N-1:	do i = 0 to N-1:					
$RT_{(R-N)+i} \leftarrow MEM(EA+i, 1)$	$MEM(EA+i,1) \leftarrow (RS)_{(R-N)+i}$					
Little-Endian Byte Ordering						
Load Store						
do i = 0 to N-1:	do i = 0 to N-1:					
$RT_{(R-1)-i} \leftarrow MEM(EA+i, 1)$	$MEM(EA+i,1) \leftarrow (RS)_{(R-1)-i}$					
Notes: 1. In this table, subscripts r	efer to bytes in a register.					

Figure 28. Storage data and byte ordering

Figure 29 shows an example of a C language structure **s** containing an assortment of scalars and one character string. The value assumed to be in each structure element is shown in hex in the C comments; these values are used below to show how the bytes making up each structure element are mapped into storage. It is assumed that structure s is compiled for 32-bit mode or for a 32-bit implementation. (This affects the length of the pointer to c.)

C structure mapping rules permit the use of padding (skipped bytes) in order to align the scalars on desirable boundaries. Figures 30 and 31 show each scalar as aligned. This alignment introduces padding of four bytes between **a** and **b**, one byte between **d** and **e**, and two bytes between **e** and **f**. The same amount of padding is present for both Big-Endian and Little-Endian mappings.

The Big-Endian mapping of structure **s** is shown in Figure 30. Addresses are shown in hex at the left of each doubleword, and in small figures below each byte. The contents of each byte, as indicated in the C example in Figure 29, are shown in hex (as characters for the elements of the string).

The Little-Endian mapping of structure s is shown in Figure 31. Doublewords are shown laid out from right to left, which is the common way of showing storage maps for processors that implement only Little-Endian byte ordering.

September 14, 2021 Power ISA™ Version 3.1B

```
struct { int
                                             /* 0x1112_1314

/* 0x2122_2324_2526_2728

/* 0x3132_3334

/* 'A', 'B', 'C', 'D', 'E', 'F', 'G'

/* 0x5152

/* 0x6162_6364
                                                                                                                          word
          doubl e
                                                                                                                          doubl eword
         char *
                            c;
d[7];
                                                                                                                          word
                                                                                                                          array of bytes
hal fword
          short
         int
} s;
```

Figure 29. C structure 's', showing values of elements

00	11	12	13	14				
	00	01	02	03	04	05	06	07
80	21	22	23	24	25	26	27	28
	08	09	0A	0B	0C	0D	0E	0F
10	31	32	33	34	' A'	' B'	' C'	' D'
	10	11	12	13	14	15	16	17
18	' E'	' F'	' G'		51	52		
	18	19	1A	1B	1C	1D	1E	1F
20	61	62	63	64				
	20	21	22	23	24	25	26	27

Figure 30. Big-Endian mapping of structure 's'

				11	12	13	14	00
07	06	05	04	03	02	01	00	
21	22	23	24	25	26	27	28	80
0F	0E	0D	0C	0B	0A	09	08	
' D'	' C'	' B'	' A'	31	32	33	34	10
17	16	15	14	13	12	11	10	
		51	52		' G'	' F'	' E'	18
1F	1E	1D	1C	1B	1A	19	18	
				61	62	63	64	20
27	26	25	24	23	22	21	20	

Figure 31. Little-Endian mapping of structure 's'

1.10.2 Instruction Fetches

Instructions are encoded in either four or eight bytes and are word-aligned. For purposes of byte ordering, prefixed instructions are treated as if they are two independent four-byte instructions, with the prefix preceding the suffix in storage regardless of the Endian mode.

When an instruction starting at effective address EA is fetched from storage, the relative order of the bytes within each word of the instruction image depends on the byte ordering for the storage access as shown in Figure 32.

Big-Endian Byte Ordering					
for i =0 to 3: inst _i ← MEM(EA+i,1)					
Little-Endian Byte Ordering					
for i =0 to 3: inst _{3-i} ← MEM(EA+i,1)					
Notes					
In this table, subscripts refer to bytes within the instruction.					

Figure 32. Instructions and byte ordering

Figure 33 shows an example of a small assembly language program **p**. In the program, prefixed instruction 1 is doubleword-aligned and prefixed instruction 2 is word-aligned.

```
I oop:
       cmpl wi
                         r5, 0
       beq
                         done
       I wzux
                         r4, r5, r6
       add
                         r7, r7, r4
       fixed instruction 1>
                         r5, r5, 4
       subi
       fi xed instruction 2>
                         I oop
                         r7, total
done: stw
```

Figure 33. Assembly language program 'p'

The Big-Endian mapping of program **p** is shown in Figure 34 (assuming the program starts at address 0).

00	loop: cmplwi r5,0					beq	done	
	00	01	02	03	04	05	06	07
80	Ιw	zux r	4, r5, r	⁻ 6		add r7	, r7, r7	7
	08	09	0A	0B	0C	0D	0E	0F
10	<inst 1="" prefix=""></inst>				<inst 1="" suffix=""></inst>			
	10	11	12	13	14	15	16	17
18	subi r5, r5, 4			<pre><inst 2="" prefix=""></inst></pre>				
	18	19	1A	1B	1C	1D	1E	1F
20	<pre><inst 2="" suffix=""></inst></pre>					b I	оор	
	20	21	22	23	24	25	26	27
28	done	: stw	r7, t	otal				
	28	29	2A	2B	2C	2D	2E	2F

Figure 34. Big-Endian mapping of program 'p'

The Little-Endian mapping of program ${\bf p}$ is shown in Figure 35.

	beq	done		loc	op: cm	plwi r	5, 0	00
00	01	02	03	04	05	06	07	
ć	add r7	, r7, r4	1	I	wzux r	4, r5, r	⁻ 6	80
80	09	0A	0B	0C	0D	0E	0F	
<i< td=""><td>nst 1</td><td>suffi</td><td>X></td><td><i< td=""><td>nst 1</td><td>prefi</td><td>Χ></td><td>10</td></i<></td></i<>	nst 1	suffi	X>	<i< td=""><td>nst 1</td><td>prefi</td><td>Χ></td><td>10</td></i<>	nst 1	prefi	Χ>	10
10	11	12	13	14	15	16	17	
<i< td=""><td>nst 2</td><td>prefi</td><td>X></td><td>9</td><td>subi r</td><td>5, r5, r</td><td>4</td><td>18</td></i<>	nst 2	prefi	X>	9	subi r	5, r5, r	4	18
18	19	1A	1B	1C	1D	1E	1F	
	b I	оор		<i< td=""><td>nst 2</td><td>suffi</td><td>X></td><td>20</td></i<>	nst 2	suffi	X>	20
20	21	22	23	24	25	26	27	
				done	e: stw	r7, t	otal	28
28	29	2A	2B	2C	2D	2E	2F	
	08	00 01 add r7 08 09 <inst 1="" 10="" 11="" 18="" 19="" 2="" 20="" 21<="" <inst="" b="" i="" td=""><td>add r7, r7, r4 08 09 0A <inst 1="" 10="" 11="" 12="" 18="" 19="" 1a="" 2="" 20="" 21="" 22<="" <inst="" b="" loop="" prefi="" suffi="" td=""><td>00 01 02 03 add r7, r7, r4 08 09 0A 0B <inst 1="" suffix=""> 10 11 12 13 <inst 2="" prefix=""> 18 19 1A 1B b loop 20 21 22 23</inst></inst></td><td>00 01 02 03 04 add r7, r7, r4 I</td><td>00 01 02 03 04 05 add r7, r7, r4 I wzux r 08 09 0A 0B 0C 0D <i 1="" nst="" suffi="" x=""> <i 1<="" nst="" td=""> 13 14 15 <i 2="" nst="" prefi="" x=""> subi r 18 19 1A 1B 1C 1D b l oop <i 2<="" nst="" td=""> 20 21 22 23 24 25 done: stw</i></i></i></i></td><td>00 01 02 03 04 05 06 add r7, r7, r4 I wzux r4, r5, r I wzux r4, r5, r 08 09 0A 0B 0C 0D 0E <i 1="" nst="" suffi="" x=""> <i 1="" nst="" prefi<="" td=""> 10 11 12 13 14 15 16 <i 2="" nst="" prefi="" x=""> subi r5, r5, r 18 19 1A 1B 1C 1D 1E b l oop <i 2="" nst="" suffi<="" td=""> 20 21 22 23 24 25 26 done: stw r7, t t</i></i></i></i></td><td>00 01 02 03 04 05 06 07 add r7, r7, r4 I wzux r4, r5, r6 08 09 0A 0B 0C 0D 0E 0F <inst 1="" prefix=""> 10 11 12 13 14 15 16 17 <inst 2="" prefix=""> subi r5, r5, r4 18 19 1A 1B 1C 1D 1E 1F b l oop <inst 2="" suffix=""> 20 21 22 23 24 25 26 27 done: stw r7, total</inst></inst></inst></td></inst></td></inst>	add r7, r7, r4 08 09 0A <inst 1="" 10="" 11="" 12="" 18="" 19="" 1a="" 2="" 20="" 21="" 22<="" <inst="" b="" loop="" prefi="" suffi="" td=""><td>00 01 02 03 add r7, r7, r4 08 09 0A 0B <inst 1="" suffix=""> 10 11 12 13 <inst 2="" prefix=""> 18 19 1A 1B b loop 20 21 22 23</inst></inst></td><td>00 01 02 03 04 add r7, r7, r4 I</td><td>00 01 02 03 04 05 add r7, r7, r4 I wzux r 08 09 0A 0B 0C 0D <i 1="" nst="" suffi="" x=""> <i 1<="" nst="" td=""> 13 14 15 <i 2="" nst="" prefi="" x=""> subi r 18 19 1A 1B 1C 1D b l oop <i 2<="" nst="" td=""> 20 21 22 23 24 25 done: stw</i></i></i></i></td><td>00 01 02 03 04 05 06 add r7, r7, r4 I wzux r4, r5, r I wzux r4, r5, r 08 09 0A 0B 0C 0D 0E <i 1="" nst="" suffi="" x=""> <i 1="" nst="" prefi<="" td=""> 10 11 12 13 14 15 16 <i 2="" nst="" prefi="" x=""> subi r5, r5, r 18 19 1A 1B 1C 1D 1E b l oop <i 2="" nst="" suffi<="" td=""> 20 21 22 23 24 25 26 done: stw r7, t t</i></i></i></i></td><td>00 01 02 03 04 05 06 07 add r7, r7, r4 I wzux r4, r5, r6 08 09 0A 0B 0C 0D 0E 0F <inst 1="" prefix=""> 10 11 12 13 14 15 16 17 <inst 2="" prefix=""> subi r5, r5, r4 18 19 1A 1B 1C 1D 1E 1F b l oop <inst 2="" suffix=""> 20 21 22 23 24 25 26 27 done: stw r7, total</inst></inst></inst></td></inst>	00 01 02 03 add r7, r7, r4 08 09 0A 0B <inst 1="" suffix=""> 10 11 12 13 <inst 2="" prefix=""> 18 19 1A 1B b loop 20 21 22 23</inst></inst>	00 01 02 03 04 add r7, r7, r4 I	00 01 02 03 04 05 add r7, r7, r4 I wzux r 08 09 0A 0B 0C 0D <i 1="" nst="" suffi="" x=""> <i 1<="" nst="" td=""> 13 14 15 <i 2="" nst="" prefi="" x=""> subi r 18 19 1A 1B 1C 1D b l oop <i 2<="" nst="" td=""> 20 21 22 23 24 25 done: stw</i></i></i></i>	00 01 02 03 04 05 06 add r7, r7, r4 I wzux r4, r5, r I wzux r4, r5, r 08 09 0A 0B 0C 0D 0E <i 1="" nst="" suffi="" x=""> <i 1="" nst="" prefi<="" td=""> 10 11 12 13 14 15 16 <i 2="" nst="" prefi="" x=""> subi r5, r5, r 18 19 1A 1B 1C 1D 1E b l oop <i 2="" nst="" suffi<="" td=""> 20 21 22 23 24 25 26 done: stw r7, t t</i></i></i></i>	00 01 02 03 04 05 06 07 add r7, r7, r4 I wzux r4, r5, r6 08 09 0A 0B 0C 0D 0E 0F <inst 1="" prefix=""> 10 11 12 13 14 15 16 17 <inst 2="" prefix=""> subi r5, r5, r4 18 19 1A 1B 1C 1D 1E 1F b l oop <inst 2="" suffix=""> 20 21 22 23 24 25 26 27 done: stw r7, total</inst></inst></inst>

Figure 35. Little-Endian mapping of program 'p'

Programming Note

The terms *Big-Endian* and *Little-Endian* come from Part I, Chapter 4, of Jonathan Swift's *Gulliver's Travels*. Here is the complete passage, from the edition printed in 1734 by George Faulkner in Dublin.

... our Histories of six Thousand Moons make no Mention of any other Regions, than the two great Empires of *Lilliput* and *Blefuscu*. Which two mighty Powers have, as I was going to tell you, been engaged in a most obstinate War for six and thirty Moons past. It began upon the following Occasion. It is allowed on all Hands, that the primitive Way of breaking Eggs before we eat them, was upon the larger End: But his present Majesty's Grand-father, while he was a Boy, going to eat an Egg, and breaking it according to the ancient Practice, happened to cut one of his Fingers. Whereupon the Emperor his Father, published an Edict, commanding all his Subjects, upon great Penalties, to break the smaller End of their Eggs. The People so highly resented this Law, that our Histories tell us, there have been six Rebellions raised on that Account; wherein one Emperor lost his Life, and another his Crown. These civil Commotions were constantly fomented by the Monarchs of Blefuscu; and when they were quelled, the Exiles always fled for Refuge to that Empire. It is computed that eleven Thousand Persons have, at several Times, suffered Death, rather than submit to break their Eggs at the smaller End. Many hundred large Volumes have been published upon this Controversy: But the Books of the Big-Endians have been long

forbidden, and the whole Party rendered incapable by Law of holding Employments. During the Course of these Troubles, the Emperors of Blefuscu did frequently expostulate by their Ambassadors, accusing us of making a Schism in Religion, by offending against a fundamental Doctrine of our great Prophet Lustrog, in the fifty-fourth Chapter of the Brundrecal, (which is their Alcoran.) This, however, is thought to be a mere Strain upon the text: For the Words are these; That all true Believers shall break their Eggs at the convenient End: and which is the convenient End, seems, in my humble Opinion, to be left to every Man's Conscience, or at least in the Power of the chief Magistrate to determine. Now the Big-Endian Exiles have found so much Credit in the Emperor of Blefuscu's Court; and so much private Assistance and Encouragement from their Party here at home, that a bloody War has been carried on between the two Empires for six and thirty Moons with various Success; during which Time we have lost Forty Capital Ships, and a much greater Number of smaller Vessels, together with thirty thousand of our best Seamen and Soldiers; and the Damage received by the Enemy is reckoned to be somewhat greater than ours. However, they have now equipped a numerous Fleet, and are just preparing to make a Descent upon us: and his Imperial Majesty, placing great Confidence in your Valour and Strength, hath commanded me to lay this Account of his Affairs before you.

1.10.3 Effective Address Calculation

An effective address is computed by the processor when executing a *Storage Access* or *Branch* instruction (or certain other instructions described in Book II and Book III) when fetching the next sequential instruction, or when invoking a system error handler. The following provides an overview of this process. More detail is provided in the individual instruction descriptions.

Effective address calculations, for both data and instruction accesses, use 64-bit two's complement addition. All 64 bits of each address component participate in the calculation regardless of mode (32-bit or 64-bit). In this computation one operand is an address (which is by definition an unsigned number) and the second is a signed offset. Carries out of the most significant bit are ignored.

In 64-bit mode, the entire 64-bit result comprises the 64-bit effective address. The effective address arithmetic wraps around from the maximum address, 2^{64} – 1, to address 0, except that if the current instruction is a word instruction at effective address 2^{64} -4 or a prefixed instruction at effective address 2^{64} -8, the effective address of the next sequential instruction is undefined, and if the current instruction is a prefixed instruction at effective address 2^{64} -4, the effective address of the suffix is undefined.

In 32-bit mode, the low-order 32 bits of the 64-bit result, preceded by 32 0 bits, comprise the 64-bit effective address for the purpose of addressing storage, except that if the current instruction is a word instruction at effective address 2^{32} -4 or a prefixed instruction at effective address 2^{32} -8, the 64-bit effective address of the next sequential instruction is undefined, and if the current instruction is a prefixed instruction at effective address 2^{32} -4, the effective address of the suffix is undefined. Thus, as used to address storage, the effective address arithmetic appears to wrap around from

the maximum address 2^{32} -1, to address 0, except when the resulting 64-bit effective address is undefined as just described. When an effective address is placed into a register by an instruction or event, the value placed into the register is as follows.

- Register RA when set by Load with Update and Store with Update instructions: the entire 64-bit result.
- All other cases (e.g., the Link Register when set by *Branch* instructions having LK=1, Special Purpose Registers when set to an effective address by invocation of a system error handler): the low-order 32 bits of the 64-bit result preceded by 32 0 bits, except that if the intended effective address is that of the NIA of either a word instruction at effective address 2³²-4, or a prefixed instruction at effective address 2³²-8, the value placed into the register is undefined.

RA is a field in the instruction which specifies an address component in the computation of an effective address. A zero in the RA field indicates the absence of the corresponding address component. A value of zero is substituted for the absent component of the effective address computation. This substitution is shown in the instruction descriptions as (RA|0).

Effective addresses are computed as follows. In the descriptions below, it should be understood that "the contents of a GPR" refers to the entire 64-bit contents, independent of mode, but that in 32-bit mode only bits 32:63 of the 64-bit result of the computation are used to address storage.

With X-form instructions, in computing the effective address of a data element, the contents of the GPR designated by RB (or the value zero for *Idat*, , *Iswi*, *Iwat*, *IxvI*, *IxvII*, *stdat*, , *stswi*, *stwat*, *stxvI*, and *stxvII*) are added to the contents of the GPR designated by RA or to zero if RA=0 or RA is not used in forming the EA.

With X-form instructions that are preceded by an MLS-form or MMLS-form prefix with the R bit set to 1 (see Section 1.6.2 of Book I), in computing the effective address of the data element, the contents of the GPR designated by RB are added to the CIA and RA is not used in forming the EA.

■ With D-form instructions, the 16-bit D field is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.

With prefixed instructions having a D-form suffix and an MLS-form or 8LS-form prefix, the 16-bit D field is concatenated on the left with the 18-bit IE field in the prefix, and the concatenation is sign-extended to form a 64-bit address compo-

nent. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0 if the R bit in the prefix is set to 0, or is added to the CIA if the R bit in the prefix is set to 1.

With prefixed instructions having a D-form suffix and an MMLS-form or 8MLS-form prefix, the 16-bit D field is concatenated on the left with the 12-bit IE field in the prefix, and the concatenation is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0 if the R bit in the prefix is set to 0, or is added to the CIA if the R bit in the prefix is set to 1.

■ With DS-form instructions, the 14-bit DS field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.

With prefixed instructions having a DS-form suffix and an MLS-form or 8LS-form prefix, the 14-bit D field is concatenated on the right with 0b00 and is concatenated on the left with the 18-bit IE field in the prefix, and the concatenation is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0 if the R bit in the prefix is set to 0, or is added to the CIA if the R bit in the prefix is set to 1.

With prefixed instructions having a DS-form suffix and an MMLS-form or 8MLS-form prefix, the 14-bit D field is concatenated on the right with 0b00 and is concatenated on the left with the 12-bit IE field in the prefix, and the concatenation is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0 if the R bit in the prefix is set to 0, or is added to the CIA if the R bit in the prefix is set to 1.

■ With DQ-form instructions, the 12-bit DQ field is concatenated on the right with 0b0000 and sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0.

With prefixed instructions having a DQ-form suffix and an MLS-form or 8LS-form prefix, the 12-bit DQ field is concatenated on the right with 0b0000 and is concatenated on the left with the 18-bit IE field in the prefix, and the concatenation is sign-extended to form a 64-bit address component. In computing

the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0 if the R bit in the prefix is set to 0, or is added to the CIA if the R bit in the prefix is set to 1.

With prefixed instructions having a DQ-form suffix and an MMLS-form or 8MLS-form prefix, the 12-bit DQ field is concatenated on the right with 0b0000 and is concatenated on the left with the 12-bit IE field in the prefix, and the concatenation is sign-extended to form a 64-bit address component. In computing the effective address of a data element, this address component is added to the contents of the GPR designated by RA or to zero if RA=0 if the R bit in the prefix is set to 0, or is added to the CIA if the R bit in the prefix is set to 1.

- With I-form Branch instructions, the 24-bit LI field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. If AA=0, this address component is added to the address of the Branch instruction to form the effective address of the target instruction. If AA=1, this address component is the effective address of the target instruction.
- With B-form Branch instructions, the 14-bit BD field is concatenated on the right with 0b00 and sign-extended to form a 64-bit address component. If AA=0, this address component is added to the address of the Branch instruction to form the effective address of the target instruction. If AA=1, this address component is the effective address of the target instruction.
- With XL-form Branch instructions, bits 0:61 of the Link Register or the Count Register are concatenated on the right with 0b00 to form the effective address of the target instruction.
- With sequential instruction fetching, if the current instruction is a word instruction, the value 4 is added to the address of the current instruction to form the effective address of the next instruction, and if the current instruction is a prefixed instruction, the value 8 is added to the address of the current instruction to form the effective address of the next instruction, except that if the current instruction is at the maximum instruction effective address for the mode (for a word instruction, 2⁶⁴ 4 in 64-bit mode and 2³² 4 in 32-bit mode; for a prefixed instruction, 2⁶⁴-8 in 64-bit mode and 2³²-8 in 32-bit mode) the effective address of the next sequential instruction is undefined.

If the size of the operand of a *Storage Access* instruction is more than one byte, the effective address for each byte after the first is computed by adding 1 to the effective address of the preceding byte.

Chapter 2. Branch Facility

2.1 Branch Facility Overview

This chapter describes the registers and instructions that make up the Branch Facility.

2.2 Instruction Execution Order

In general, instructions appear to execute sequentially, in the order in which they appear in storage. The exceptions to this rule are listed below.

- Branch instructions for which the branch is taken cause execution to continue at the target address specified by the Branch instruction.
- Trap instructions for which the trap conditions are satisfied, and System Call and System Call Vectored instructions, cause the appropriate system handler to be invoked.
- Event-based exceptions can cause the event-based branch handler to be invoked, as described in Chapter 6 of Book II.
- Exceptions can cause the system error handler to be invoked, as described in Section 1.9, "Exceptions" on page 25.
- Returning from a system service program, system trap handler, or system error handler causes execution to continue at a specified address.

The model of program execution in which the processor appears to execute one instruction at a time, completing each instruction before beginning to execute the next instruction is called the "sequential execution model". In general, the processor obeys the sequential execution model. For the instructions and facilities defined in this Book, the only exceptions to this rule are the following.

- A floating-point exception occurs when the processor is running in one of the Imprecise floating-point exception modes (see Section 4.4). The instruction that causes the exception need not complete before the next instruction begins execution, with respect to setting exception bits and (if the exception is enabled) invoking the system error handler.
- A Store instruction modifies one or more bytes in an area of storage that contains instructions that will subsequently be executed. Before an instruc-

tion in that area of storage is executed, software synchronization is required to ensure that the instructions executed are consistent with the results produced by the *Store* instruction.

Programming Note

This software synchronization will generally be provided by system library programs (see Section 1.8 of Book II). Application programs should call the appropriate system library program before attempting to execute modified instructions.

2.3 Branch Facility Registers

2.3.1 Condition Register

The Condition Register (CR) is a 32-bit register which reflects the result of certain operations, and provides a mechanism for testing (and branching).




Figure 36. Condition Register

The bits in the Condition Register are grouped into eight 4-bit fields, named CR Field 0 (CR0), ..., CR Field 7 (CR7), which are set in one of the following ways.

- Specified fields of the CR can be set by a move to the CR from a GPR (mtcrf, mtocrf).
- A specified field of the CR can be set by a move to the CR from another CR field (mcrf), from OV, CA, OV32, and CA32 (mcrxrx), or from the FPSCR (mcrfs).
- CR Field 0 can be set as the implicit result of a fixed-point instruction.
- CR Field 1 can be set as the implicit result of a floating-point instruction.
- CR Field 1 can be set as the implicit result of a decimal floating-point instruction.
- CR Field 6 can be set as the implicit result of a vector instruction.
- A specified CR field can be set as the result of a Compare instruction.

Instructions are provided to perform logical operations on individual CR bits and to test individual CR bits.

For all fixed-point instructions in which Rc=1, and for *addic.*, *andi.*, and *andis.*, the first three bits of CR Field 0 (bits 32:34 of the Condition Register) are set by signed comparison of the result to zero, and the fourth bit of CR Field 0 (bit 35 of the Condition Register) is copied from the SO field of the XER. "Result" here refers to the entire 64-bit value placed into the target register in 64-bit mode, and to bits 32:63 of the 64-bit value placed into the target register in 32-bit mode.

```
if (64-bit mode) then M \leftarrow 0 else M \leftarrow 32 if (target_register)<sub>M:63</sub> < 0 then c \leftarrow 0b100 else if (target_register)<sub>M:63</sub> > 0 then c \leftarrow 0b010 else c \leftarrow 0b001 CR0 \leftarrow c | XER<sub>SO</sub>
```

If any portion of the result is undefined, then the value placed into the first three bits of CR Field 0 is undefined.

The bits of CR Field 0 are interpreted as follows.

Bit Description

0 **Negative** (LT)

The result is negative.

1 **Positive** (GT)

The result is positive.

2 **Zero** (EQ)

The result is zero.

3 Summary Overflow (SO)

This is a copy of the contents of XER_{SO} at the completion of the instruction.

The **paste.** instruction (see Section 4.4, "Copy-Paste Facility", in Book II) and the **stbcx.**, **sthcx.**, **stwcx.**, **stdcx.**, and **stqcx.** instructions (see Section 4.6.2, "Load And Reserve and Store Conditional Instructions", in Book II) also set CR Field 0.

For all floating-point instructions in which Rc=1, CR Field 1 (bits 36:39 of the Condition Register) is set to the Floating-Point exception status, copied from bits 32:35 of the Floating-Point Status and Control Register. This occurs regardless of whether any exceptions are enabled, and regardless of whether the writing of the result is suppressed (see Section 4.4, "Floating-Point Exceptions" on page 144). These bits are interpreted as follows.

Bit Description

- 32 Floating-Point Exception Summary (FX)
 This is a copy of the contents of FPSCR_{FX} at the completion of the instruction.
- 33 Floating-Point Enabled Exception Summary (FEX)

This is a copy of the contents of $\mathsf{FPSCR}_{\mathsf{FEX}}$ at the completion of the instruction.

34 Floating-Point Invalid Operation Exception Summary (VX)

This is a copy of the contents of $\mathsf{FPSCR}_{\mathsf{VX}}$ at the completion of the instruction.

35 Floating-Point Overflow Exception (OX)
This is a copy of the contents of FPSCR_{OX} at the completion of the instruction.

For *Compare* instructions, a specified CR field is set to reflect the result of the comparison. The bits of the specified CR field are interpreted as follows. A complete description of how the bits are set is given in the instruction descriptions in Section 3.3.10, "Fixed-Point Compare Instructions" on page 92, and Section 4.6.8, "Floating-Point Compare Instructions" on page 183.

Bit Description

0 Less Than, Floating-Point Less Than (LT, FL)

For fixed-point Compare instructions, (RA) < SI or (RB) (signed comparison) or (RA) < UI or (RB) (unsigned comparison). For floating-point Compare instructions, (FRA) < (FRB).

1 Greater Than, Floating-Point Greater Than (GT, FG)

For fixed-point Compare instructions, (RA) > SI or (RB) (signed comparison) or (RA) $>^u$ UI or (RB) (unsigned comparison). For floating-point Compare instructions, (FRA) > (FRB).

2 Equal, Floating-Point Equal (EQ, FE) For fixed-point Compare instructions, (RA) =

SI, UI, or (RB). For floating-point Compare instructions, (FRA) = (FRB).

3 **Summary Overflow, Floating-Point Unordered** (SO,FU)

For fixed-point *Compare* instructions, this is a copy of the contents of XER_{SO} at the completion of the instruction. For floating-point *Compare* instructions, one or both of (FRA) and (FRB) is a NaN.

The Vector Integer Compare instructions (see Section 6.9.3, "Vector Integer Compare Instructions") compare two Vector Registers element by element, interpreting the elements as unsigned or signed integers depending on the instruction, and set the corresponding element of the target Vector Register to all 1s if the relation being tested is true and 0s if the relation being tested is false.

If Rc=1, CR Field 6 is set to reflect the result of the comparison, as follows

Bit Description

- The relation is true for all element pairs (i.e., VRT is set to all 1s).
- 1 (
- The relation is false for all element pairs (i.e., VRT is set to all 0s).
- 3 0

The Vector Floating-Point Compare instructions compare two Vector Registers word element by word element, interpreting the elements as single-precision floating-point numbers. With the exception of the Vector Compare Bounds Floating-Point instruction, they set the target Vector Register, and CR Field 6 if Rc=1, in the same manner as do the Vector Integer Compare instructions.

Bit Description

- The relation is true for all element pairs (i.e., VRT is set to all 1s).
- 1 (

- The relation is false for all element pairs (i.e., VRT is set to all 0s).
- 3 0

The Vector Compare Bounds Floating-Point instruction on page 434 sets CR Field 6 if Rc=1, to indicate whether the elements in VRA are within the bounds specified by the corresponding element in VRB, as explained in the instruction description. A single-precision floating-point value x is said to be "within the bounds" specified by a single-precision floating-point value y if $-y \le x \le y$.

Bit Description

- 0 0
- 1 0
- Set to indicate whether all four elements in VRA are within the bounds specified by the corresponding element in VRB, otherwise set to 0.
- 3 0

2.3.2 Link Register

The Link Register (LR) is a 64-bit register. It can be used to provide the branch target address for the *Branch Conditional to Link Register* instruction, and it holds the return address after Branch instructions for which LK=1 and after *System Call Vectored* instructions.

Figure 37. Link Register

2.3.3 Count Register

The Count Register (CTR) is a 64-bit register. It can be used to hold a loop count that can be decremented during execution of Branch instructions that contain an appropriately coded BO field. If the value in the Count Register is 0 before being decremented, it is -1 afterward. The Count Register can also be used to provide the branch target address for the *Branch Conditional to Count Register* instruction. The Count Register is modified by the *System Call Vectored* instruction.




Figure 38. Count Register

2.3.4 Target Address Register

The Target Address Register (TAR) is a 64-bit register. It can be used to provide bits 0:61 of the branch target

address for the *Branch Conditional to Branch Target Address Register* instruction. Bits 62:63 are ignored by the hardware but can be set and reset by software.




Figure 39. Target Address Register

— Programming Note ————	
The TAR is reserved for system software.	

2.4 Branch Instructions

The sequence of instruction execution can be changed by the *Branch* instructions. Because all instructions are on word boundaries, bits 62 and 63 of the generated branch target address are ignored by the processor in performing the branch.

The *Branch* instructions compute the effective address (EA) of the target in one of the following five ways, as described in Section 1.10.3, "Effective Address Calculation" on page 30.

- Adding a displacement to the address of the Branch instruction (Branch or Branch Conditional with AA=0).
- Specifying an absolute address (Branch or Branch Conditional with AA=1).
- Using the address contained in the Link Register (Branch Conditional to Link Register).
- Using the address contained in the Count Register (Branch Conditional to Count Register).
- Using the address contained in the Target Address Register (Branch Conditional to Target Address Register).

In all five cases, in 32-bit mode the final step in the address computation is setting the high-order 32 bits of the target address to 0.

For the first two methods, the target addresses can be computed sufficiently ahead of the *Branch* instruction that instructions can be prefetched along the target path. For the third through fifth methods, prefetching instructions along the target path is also possible provided the Link Register or the Count Register is loaded sufficiently ahead of the *Branch* instruction.

Branching can be conditional or unconditional, and the return address can optionally be provided. If the return address is to be provided (LK=1), the effective address of the instruction following the *Branch* instruction is placed into the Link Register after the branch target address has been computed; this is done regardless of whether the branch is taken.

For *Branch Conditional* instructions, the BO field specifies the conditions under which the branch is taken, as shown in Figure 40. In the figure, M=0 in 64-bit mode and M=32 in 32-bit mode.

во	Description
0000z	Decrement the CTR, then branch if the decremented CTR _{M:63} ≠0 and CR _{BI} =0
0001z	Decrement the CTR, then branch if the decremented CTR _{M:63} =0 and CR _{BI} =0
001at	Branch if CR _{BI} =0
0100z	Decrement the CTR, then branch if the decremented CTR _{M:63} ≠0 and CR _{BI} =1
0101z	Decrement the CTR, then branch if the decremented CTR _{M:63} =0 and CR _{BI} =1
011at	Branch if CR _{BI} =1
1a00t	Decrement the CTR, then branch if the decremented CTR _{M:63} ≠0
1a01t	Decrement the CTR, then branch if the decremented CTR _{M:63} =0
1z1zz	Branch always
Notes:	donates a hit that is ignored

- "z" denotes a bit that is ignored.
- The "a" and "t" bits are used as described below.

Figure 40. BO field encodings

The "a" and "t" bits of the BO field can be used by software to provide a hint about whether the branch is likely to be taken or is likely not to be taken, as shown in Figure 41.

at	Hint
00	No hint is given
01	Reserved
10	The branch is very likely not to be taken
11	The branch is very likely to be taken

Figure 41. "at" bit encodings

- Programming Note

Many implementations have dynamic mechanisms for predicting whether a branch will be taken. Because the dynamic prediction is likely to be very accurate, and is likely to be overridden by any hint provided by the "at" bits, the "at" bits should be set to 0b00 unless the static prediction implied by at=0b10 or at=0b11 is highly likely to be correct.

For Branch Conditional to Link Register, Branch Conditional to Count Register, and Branch Conditional to Target Address Register instructions, the BH field provides

a hint about the use of the instruction, as shown in Figure 42.

вн	Hint					
00	bclr [I]: The instruction is a subroutine return					
	bcctr[/] and bctar[/]:The instruction is not a subroutine return; the target address is likely to be the same as the target address used the preceding time the branch was taken					
01	bclr[1]: The instruction is not a subroutine return; the target address is likely to be the same as the target address used the preceding time the branch was taken					
	bcctr[I] and bctar[I]:Reserved					
10	Reserved					
11	<pre>bclr[I], bcctr[I], and bctar[I]: The target address is not predictable</pre>					

Figure 42. BH field encodings

Programming Note -

The hint provided by the BH field is independent of the hint provided by the "at" bits (e.g., the BH field provides no indication of whether the branch is likely to be taken).

Extended mnemonics for branches

Many extended mnemonics are provided so that *Branch Conditional* instructions can be coded with portions of the BO and BI fields as part of the mnemonic rather than as part of a numeric operand. Some of these are shown as examples with the Branch instructions. See Appendix C for additional extended mnemonics.

Programming Note —

The hints provided by the "at" bits and by the BH field do not affect the results of executing the instruction.

The "z" bits should be set to 0, because they may be assigned a meaning in some future version of the architecture.

Programming Note

Many implementations have dynamic mechanisms for predicting the target addresses of *bclr[I]* and *bcctr[I]* instructions. These mechanisms may cache return addresses (i.e., Link Register values set by *Branch* instructions for which LK=1 and for which the branch was taken, other than the special form shown in the first example below) and recently used branch target addresses. To obtain the best performance across the widest range of implementations, the programmer should obey the following rules.

- Use Branch instructions for which LK=1 only as subroutine calls (including function calls, etc.), or in the special form shown in the first example below.
- Pair each subroutine call (i.e., each *Branch* instruction for which LK=1 and the branch is taken, other than the special form shown in the first example below) with a *bclr* instruction that returns from the subroutine and has BH=0b00.
- Do not use bclrl as a subroutine call. (Some implementations access the return address cache at most once per instruction; such implementations are likely to treat bclrl as a subroutine return, and not as a subroutine call.)
- For bclr[I] and bcctr[I], use the appropriate value in the BH field.

The following are examples of programming conventions that obey these rules. In the examples, BH is assumed to contain 0b00 unless otherwise stated. In addition, the "at" bits are assumed to be coded appropriately.

Let A, B, and Glue be specific programs.

Obtaining the address of the next instruction: Use the following form of Branch and Link.

bcl 20,31,\$+4

■ Loop counts:

Keep them in the Count Register, and use a *bc* instruction (LK=0) to decrement the count and to branch back to the beginning of the loop if the decremented count is nonzero.

Computed goto's, case statements, etc.: Use the Count Register to hold the address to branch to, and use a *bcctr* instruction (LK=0, and BH=0b11 if appropriate) to branch to the selected address.

■ Direct subroutine linkage:

Here A calls B and B returns to A. The two branches should be as follows.

- A calls B: use a bl or bcl instruction (LK=1).
- B returns to A: use a *bclr* instruction (LK=0) (the return address is in, or can be restored to, the Link Register).
- Indirect subroutine linkage:

Here A calls Glue, Glue calls B, and B returns to A rather than to Glue. (Such a calling sequence is common in linkage code used when the subroutine that the programmer wants to call, here B, is in a different module from the caller; the Binder inserts "glue" code to mediate the branch.) The three branches should be as follows.

- A calls Glue: use a bl or bcl instruction (LK=1).
- Glue calls B: place the address of B into the Count Register, and use a *bcctr* instruction (I K=0).
- B returns to A: use a *bclr* instruction (LK=0) (the return address is in, or can be restored to, the Link Register).

■ Function call:

Here A calls a function, the identity of which may vary from one instance of the call to another, instead of calling a specific program B. This case should be handled using the conventions of the preceding two bullets, depending on whether the call is direct or indirect, with the following differences.

- If the call is direct, place the address of the function into the Count Register, and use a bcctrl instruction (LK=1) instead of a bl or bcl instruction.
- For the bcctr[I] instruction that branches to the function, use BH=0b11 if appropriate.

Compatibility Note -

The bits corresponding to the current "a" and "t" bits, and to the current "z" bits except in the "branch always" BO encoding, had different meanings in versions of the architecture that precede Version 2.00.

- The bit corresponding to the "t" bit was called the "y" bit. The "y" bit indicated whether to use the architected default prediction (y=0) or to use the complement of the default prediction (y=1). The default prediction was defined as follows.
 - If the instruction is **bc[I][a]** with a negative value in the displacement field, the branch is taken. (This is the only case in which the prediction corresponding to the "y" bit differs from the prediction corresponding to the "t" bit.)
 - In all other cases (bc[1][a] with a nonnegative value in the displacement field, bclr[1], or bcctr[1]), the branch is not taken.
- The BO encodings that test both the Count Register and the Condition Register had a "y" bit in place of the current "z" bit. The meaning of the "y" bit was as described in the preceding item.
- The "a" bit was a "z" bit.

Because these bits have always been defined either to be ignored or to be treated as hints, a given program will produce the same result on any implementation regardless of the values of the bits. Also, because even the "y" bit is ignored, in practice, by most processors that comply with versions of the architecture that precede Version 2.00, the performance of a given program on those processors will not be affected by the values of the bits.

Branch I-form

b	target_addr	(AA=0 LK=0)
ba	target_addr	(AA=1 LK=0)
bl	target_addr	(AA=0 LK=1)
bla	target_addr	(AA=1 LK=1)

18	LI	AA	L	K
0	6	30	3	11

```
if AA then NIA \leftarrow_{i\,ea} EXTS(LI \mid\mid 0b00) else NIA \leftarrow_{i\,ea} CIA + EXTS(LI \mid\mid 0b00) if LK then LR \leftarrow_{i\,ea} CIA + 4
```

target_addr specifies the branch target address.

If AA=0 then the branch target address is the sum of LI || 0b00 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If AA=1 then the branch target address is the value LI || 0b00 sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

Special Registers Altered:

Branch Conditional B-form

bc BO,BI,targ bca BO,BI,targ bcl BO,BI,targ bcla BO,BI,targ			et_addr et_addr		(AA=0 LK=0) (AA=1 LK=0) (AA=0 LK=1) (AA=1 LK=1)
16 0	BO 6	BI 11	16	BD	AALK 30 31

```
if (64-bit mode) then M \leftarrow 0 else M \leftarrow 32 if \neg BO_2 then CTR \leftarrow CTR - 1 ctr_ok \leftarrow BO_2 | ((CTR<sub>M: 63</sub> \neq 0) \oplus BO_3) cond_ok \leftarrow BO_0 | (CR_{B1+32} \equiv BO_1) if ctr_ok & cond_ok then if AA then NIA \leftarrow i ea EXTS(BD || Ob00) else NIA \leftarrow i ea CIA + EXTS(BD || Ob00) if LK then LR \leftarrow i ea CIA + 4
```

BI+32 specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 40. *target_addr* specifies the branch target address.

If AA=0 then the branch target address is the sum of BD || 0b00 sign-extended and the address of this instruction, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If AA=1 then the branch target address is the value BD || 0b00 sign-extended, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the *Branch* instruction is placed into the Link Register.

Special Registers Altered:

CTR	(if BO ₂ =0)
LR	(if LK=1)

Extended Mnemonics:

Examples of extended mnemonics for *Branch Conditional*:

Extended mnemonic:		Equivalent to:		
bl t	target	bc	12, 0, target	
bne	cr2, target	bc	4, 10, target	
bdnz	target	bc	16. O. target	

(LK=0)

Branch Conditional to Link Register XL-form

BO,BI,BH

bclr

bclrl		BO,BI,BH				(LK=		
	19	ВО	BI 11	/// 16	BH 19 21	16	LK 31	

```
if (64-bit mode)
    then M \leftarrow 0
    el se M ← 32
if \neg BO_2 then CTR \leftarrow CTR - 1
ctr_ok \leftarrow BO_2 \mid ((CTR_{M: 63} \neq 0) \oplus BO_3)
cond_ok \leftarrow BO_0 \mid (\text{CR}_{\text{BI}}_{+32} \equiv \text{BO}_1)
if ctr_ok & cond_ok then NIA \leftarrow_{i \; ea} \; LR_{0: \; 61} \; || \; Ob00
if LK then LR \leftarrow_{i ea} CIA + 4
```

BI+32 specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 40. The BH field is used as described in Figure 42. The branch target address is LR_{0:61} || 0b00, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

Special Registers Altered:

$$\begin{array}{ll} \text{CTR} & \text{ (if BO}_2\text{=}0) \\ \text{LR} & \text{ (if LK=1)} \end{array}$$

Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional to Link Register.

Equivalent to: Extended mnemonic: hol r 1 6 holr 160

DCII	4, 0	DCII	4,0,0
bltlr		bclr	12, 0, 0
bnel r	cr2	bclr	4, 10, 0
bdnzl r		bclr	16, 0, 0

Programming Note -

bclr, bclrl, bcctr, and bcctrl each serve as both a basic and an extended mnemonic. The Assembler will recognize a bclr, bclrl, bcctr, or bcctrl mnemonic with three operands as the basic form, and a bclr, bclrl, bcctr, or bcctrl mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00.

Branch Conditional to Count Register XL-form

bcctr	BO,BI,BH				(LK=0)		
bcctrl	BO,BI,BH				(LK=1)		
19	BO	BI	///	BH	528	LK	
0	6	11	16	19	21	31	

cond_ok
$$\leftarrow$$
 BO $_0$ | (CR $_{\rm B1+32}$ \equiv BO $_1$) if cond_ok then NIA \leftarrow $_{\rm i\,ea}$ CTR $_{\rm 0:\,61}$ || Ob00 if LK then LR \leftarrow $_{\rm i\,ea}$ CIA + 4

BI+32 specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 40. The BH field is used as described in Figure 42. The branch target address $CTR_{0:61} \parallel 0b00$, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

If the "decrement and test CTR" option is specified (BO₂=0), the instruction form is invalid.

Special Registers Altered:

Extended Mnemonics:

Examples of extended mnemonics for Branch Conditional to Count Register.

Extende	ed mnemonic:	Equivalent to:			
bcctr	4, 6	bcctr	4, 6, 0		
bl tctr		bcctr	12, 0, 0		
bnectr	cr2	bcctr	4, 10, 0		

Branch Conditional to Branch Target Address Register XL-form

bctar	BO,BI,BH				(LK=0)	
bctarl	BO,BI,BH			(LK=1)		
19	ВО	BI	///	ВН	560	LK

```
if (64-bit mode)
     then M \leftarrow 0
     else M ← 32
if \neg BO_2 then CTR \leftarrow CTR - 1
ctr_ok \leftarrow BO_2 \mid ((CTR_{M: 63} \neq 0) \oplus BO_3)
cond_ok \leftarrow BO<sub>0</sub> | (CR<sub>BI +32</sub> \equiv BO<sub>1</sub>)
if ctr_ok & cond_ok then NIA \leftarrow_{i\;ea} TAR_O: 61 || Ob00
if LK then LR \leftarrow_{i ea} CIA + 4
```

BI+32 specifies the Condition Register bit to be tested. The BO field is used to resolve the branch as described in Figure 40. The BH field is used as described in Figure 42. The branch target address $TAR_{0:61} \parallel 0b00$, with the high-order 32 bits of the branch target address set to 0 in 32-bit mode.

If LK=1 then the effective address of the instruction following the Branch instruction is placed into the Link Register.

Special Registers Altered:

$$\begin{array}{ll} \text{CTR} & \text{ (if BO}_2\text{=}0) \\ \text{LR} & \text{ (if LK=1)} \end{array}$$

Programming Note

In some systems, the system software will restrict usage of the bctar[I] instruction to only selected programs. If an attempt is made to execute the instruction when it is not available, the system error handler will be invoked. See Book III for additional information.

2.5 Condition Register Instructions

2.5.1 Condition Register Logical Instructions

The Condition Register Logical instructions have preferred forms; see Section 1.8.1. In the preferred forms, the BT and BB fields satisfy the following rule.

■ The bit specified by BT is in the same Condition Register field as the bit specified by BB.

Extended mnemonics for Condition Register logical operations

A set of extended mnemonics is provided that allow additional Condition Register logical operations, beyond those provided by the basic *Condition Register Logical* instructions, to be coded easily. Some of these are shown as examples with the *Condition Register Logical* instructions. See Appendix C for additional extended mnemonics.

Condition Register AND XL-form

crand BT,BA,BB 19 BT BA BB 257 / 3

$$CR_{BT+32} \leftarrow CR_{BA+32} \& CR_{BB+32}$$

The bit in the Condition Register specified by BA+32 is ANDed with the bit in the Condition Register specified by BB+32, and the result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

Condition Register OR XL-form

cror BT,BA,BB						
	19	BT	BA	BB	449	/
	0	6	11	16	21	31

$$CR_{BT+32} \leftarrow CR_{BA+32} \mid CR_{BB+32}$$

The bit in the Condition Register specified by BA+32 is ORed with the bit in the Condition Register specified by BB+32, and the result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

Extended Mnemonics:

Example of extended mnemonics for *Condition Register OR*:

Extended mnemonic: Equivalent to: crmove Bx, By cror Bx, By, By

Condition Register NAND XL-form

crnand	Е	BT,BA,BB			
19	BT	BA	BB	225	/
0	6	11	16	21	31

$$CR_{BT+32} \leftarrow \neg (CR_{BA+32} \& CR_{BB+32})$$

The bit in the Condition Register specified by BA+32 is ANDed with the bit in the Condition Register specified by BB+32, and the complemented result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

Condition Register XOR XL-form

DT DA DD

CIXUI) I ,DA,DD			
19	BT	BA	BB	193	/
0	6	11	16	21	31

$$\mathtt{CR}_{\mathsf{BT}+32} \leftarrow \mathtt{CR}_{\mathsf{BA}+32} \oplus \mathtt{CR}_{\mathsf{BB}+32}$$

The bit in the Condition Register specified by BA+32 is XORed with the bit in the Condition Register specified by BB+32, and the result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

Extended Mnemonics:

Example of extended mnemonics for *Condition Register XOR*:

Extended mnemonic: Equivalent to: crcl r Bx crxor Bx, Bx, Bx

Condition Register NOR XL-form

crnor BT,BA,BB

19 BT BA BB 33

$$\texttt{CR}_{\mathsf{BT}+32} \leftarrow \neg(\texttt{CR}_{\mathsf{BA}+32} \ | \ \texttt{CR}_{\mathsf{BB}+32})$$

The bit in the Condition Register specified by BA+32 is ORed with the bit in the Condition Register specified by BB+32, and the complemented result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}


Extended Mnemonics:

Example of extended mnemonics for *Condition Register NOR*:

Extended mnemonic: Equivalent to: crnot Bx, By crnor Bx, By, By

Condition Register AND with Complement XL-form

crandc BT,BA,BB



$$CR_{BT+32} \leftarrow CR_{BA+32} \& \neg CR_{BB+32}$$

The bit in the Condition Register specified by BA+32 is ANDed with the complement of the bit in the Condition Register specified by BB+32, and the result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

Condition Register Equivalent XL-form

creqv BT,BA,BB

19 BT BA BB 289 /
0 6 11 16 21 31

$$CR_{BT+32} \leftarrow CR_{BA+32} \equiv CR_{BB+32}$$

The bit in the Condition Register specified by BA+32 is XORed with the bit in the Condition Register specified by BB+32, and the complemented result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

Extended Mnemonics:

Example of extended mnemonics for *Condition Register Equivalent*:

Extended mnemonic: Equivalent to: crset Bx creqv Bx, Bx, Bx, Bx

Condition Register OR with Complement XL-form

crorc BT,BA,BB

19 BT BA BB 417 / 31

$$CR_{BT+32} \leftarrow CR_{BA+32} \mid \neg CR_{BB+32}$$

The bit in the Condition Register specified by BA+32 is ORed with the complement of the bit in the Condition Register specified by BB+32, and the result is placed into the bit in the Condition Register specified by BT+32.

Special Registers Altered:

CR_{BT+32}

2.5.2 Condition Register Field Instruction

Move Condition Register Field XL-form

mcrf BF,BFA

19 BF // BFA // // 0 0

6 9 11 14 16 21

 $\texttt{CR}_{4 \times \texttt{BF} + 32:\; 4 \times \texttt{BF} + 35} \; \leftarrow \; \texttt{CR}_{4 \times \texttt{BFA} + 32:\; 4 \times \texttt{BFA} + 35}$

The contents of Condition Register field BFA are copied to Condition Register field BF.


Special Registers Altered:

CR field BF

2.6 System Call Instructions

These instructions provide the means by which a program can call upon the system to perform a service.

System Call SC-form



System Call Vectored SC-form

SCV		L	.EV					
	17	///	///	///	LEV	///	0	1
	0	6	11	16	20	27	30	31

These instructions call the system to perform a service. A complete description of these instructions can be found in Section 4.3.1 of Book III.

The first form of the instruction (**sc**) provides a single system call. The second form of the instruction (**scv**) provides the capability for 128 unique system calls.

The use of the LEV field is described in Book III. In the first form of the instruction the LEV values greater than 1 are reserved, and bits 0:5 of the LEV field (instruction bits 20:25) are treated as a reserved field.

When control is returned to the program that executed the *System Call* or *System Call Vectored* instruction, the contents of the registers will depend on the register conventions used by the program providing the system service

These instructions are context synchronizing (see Book III).

Special Registers Altered:

Dependent on the system service

Programming Note

sc serves as both a basic and an extended mnemonic. The Assembler will recognize an sc mnemonic with one operand as the basic form, and an sc mnemonic with no operand as the extended form. In the extended form the LEV operand is omitted and assumed to be 0.

In application programs the value of the LEV operand for \boldsymbol{sc} should be 0.

Programming Note -

Since the **scv** instruction modifies the Count Register, programs should treat the contents of the Count Register as undefined after executing this instruction. See Section 4.3 of Book III.

Chapter 3. Fixed-Point Facility

3.1 Fixed-Point Facility Overview

This chapter describes the registers and instructions that make up the Fixed-Point Facility.

3.2 Fixed-Point Facility Registers

3.2.1 General Purpose Registers

All manipulation of information is done in registers internal to the Fixed-Point Facility. The principal storage internal to the Fixed-Point Facility is a set of 32 General Purpose Registers (GPRs). See Figure 43.

	GPR 0	
	GPR 1	
	GPR 30	
	GPR 31	
0		63

Figure 43. General Purpose Registers

Each GPR is a 64-bit register.

3.2.2 Fixed-Point Exception Register

The Fixed-Point Exception Register (XER) is a 64-bit register.




Figure 44. Fixed-Point Exception Register

The bit definitions for the Fixed-Point Exception Register are shown below. Here M=0 in 64-bit mode and M=32 in 32-bit mode.

The bits are set based on the operation of an instruction considered as a whole, not on intermediate results (e.g., the *Subtract From Carrying* instruction, the result of which is specified as the sum of three values, sets bits in the Fixed-Point Exception Register based on the entire operation, not on an intermediate sum).

Bit(s Description

0:31 Reserved

32 Summary Overflow (SO)

The Summary Overflow bit is set to 1 whenever an instruction (except *mtspr* and *addex*) sets the Overflow bit. Once set, the SO bit remains set until it is cleared by an *mtspr* instruction (specifying the XER). It is not altered by *Compare* instructions, by *addex*, or by other instructions (except *mtspr* to the XER) that cannot overflow. Executing an *mtspr* instruction to the XER, supplying the values 0 for SO and 1 for OV, causes SO to be set to 0 and OV to be set to 1.

33 **Overflow** (OV)

The Overflow bit is set to indicate that an overflow has occurred during execution of an instruction. The Overflow bit can also used as an independent Carry bit by using the *addex* with operand CY=0 instruction and avoiding other instructions that modify the Overflow bit (e.g., any XO-form instruction with 0E=1).

XO-form *Add*, *Subtract From*, and *Negate* instructions having 0E=1 set it to 1 if the carry out of bit M is not equal to the carry out of bit M+1, and set it to 0 otherwise.

XO-form *Multiply Low* and *Divide* instructions having 0E=1 set it to 1 if the result cannot be represented in 64 bits (*mulld*, *divd*, *divde*, *divdu*, *divdeu*) or in 32 bits (*mullw*, *divw*, *divwe*, *divwu*, *divweu*), and set it to 0 otherwise.

addex with operand CY=0 sets OV to 1 if there is a carry out of bit M, and sets it to 0 otherwise.

The 0V bit is not altered by Compare instructions, or by other instructions (except mtspr to the XER) that cannot overflow.

Carry (CA) 34

The Carry bit is set as follows, during execution of certain instructions. Add Carrying, Subtract From Carrying, Add Extended, and Subtract From Extended types of instructions set it to 1 if there is a carry out of bit M, and set it to 0 otherwise. Shift Right Algebraic instructions set it to 1 if any 1-bits have been shifted out of a negative operand, and set it to 0 otherwise. The CA bit is not altered by Compare instructions, or by other instructions (except Shift Right Algebraic, mtspr to the XER) that cannot carry.

35:43 Reserved

Overflow32 (OV32) 44

OV32 is set whenever OV is implicitly set, and is set to the same value that OV is defined to be set to in 32-bit mode.

45 Carry32 (CA32)

CA32 is set whenever CA is implicitly set, and is set to the same value that CA is defined to be set to in 32-bit mode.

46:56


Bits 48:55 are implemented, and can be read and written by software as if the bits contained a defined field.

57:63 This field specifies the number of bytes to be transferred by a Load String Indexed or Store String Indexed instruction.

Programming Note-

Bits 48:55 of the XER correspond to bits 16:23 of the XER in the POWER Architecture. In the POWER Architecture bits 16:23 of the XER contain the comparison byte for the Iscbx instruction. Power ISA lacks the Iscbx instruction, but some application programs that run on processors that implement Power ISA may still use Iscbx, and privileged software may emulate the instruction. XER_{48:55} may be assigned a meaning in a future version of the architecture, when POWER compatibility for Iscbx is no longer needed, so these bits should not be used for purposes other than the Iscbx comparison byte.

VR Save Register 3.2.3



The VR Save Register (VRSAVE) is a 32-bit register that can be used as a software use SPR; see Section 6.3.3.

3.3 Fixed-Point Facility Instructions

3.3.1 Fixed-Point Storage Access Instructions

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.10.3 on page 30.

Programming Note -

The *la* extended mnemonic permits computing an effective address as a *Load* or *Store* instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address.

Programming Note

The DS field in DS-form *Storage Access* instructions is a word offset, not a byte offset like the D field in D-form *Storage Access* instructions. However, for programming convenience, Assemblers should support the specification of byte offsets for both forms of instruction.

3.3.1.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

3.3.2 Fixed-Point Load Instructions

The byte, halfword, word, or doubleword in storage addressed by EA is loaded into register RT.

Many of the *Load* instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if RA≠0 and RA≠RT, the effective address is placed into register RA and the storage element (byte, halfword, word, or doubleword) addressed by EA is loaded into RT.

Programming Note

In some implementations, the *Load Algebraic* and *Load with Update* instructions may have greater latency than other types of *Load* instructions. Moreover, *Load with Update* instructions may take longer to execute in some implementations than the corresponding pair of a non-update *Load* instruction and an *Add* instruction.

Load Byte and Zero D-form

lbz RT,D(RA)

34	RT	RA	D	1
0	6	11	16 3	1

Prefixed Load Byte and Zero MLS:D-form

plbz RT,D(RA),R

Prefix:

г	TEIIX.							
ſ	1	2	0	//	R	//	d0	
L	0	6	8	9		12	14 3	31

Suffix::

34	RT	RA	d1
0	6	11	16 31

if "lbz" then $EA \leftarrow (RA|0) + EXTS64(D)$ if "plbz" & R=0 then $EA \leftarrow (RA|0) + EXTS64(d0||d1)$ if "plbz" & R=1 then7 $EA \leftarrow CIA + EXTS64(d0||d1)$

 $RT \leftarrow EXTZ(MEM(EA, 1))$

For Ibz, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For *plbz* with R=0, let EA be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For \emph{plbz} with R=1, let EA be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits

The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

For *plbz*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Load Byte and Zero:

Extend	led mnemonic:	Equivalent to:			
pl bz	Rx, val ue(Ry)	pl bz	Rx, val ue(Ry), 0		
pl bz	Rx, val ue	pl bz	Rx, val ue(0), 1		

Load Byte and Zero Indexed X-form

lbzx RT,RA,RB

31	RT	RA	RB	87	/
0	6	11	16	21	31

if RA = 0 then b \leftarrow 0 else b \leftarrow (RA) EA \leftarrow b + (RB) RT \leftarrow ⁵⁶0 | | MEM(EA, 1)

Let the effective address (EA) be the sum (RA $|0\rangle$) + (RB). The byte in storage addressed by EA is loaded into RT_{56: 63}. RT_{0: 55} are set to 0.

Special Registers Altered:

None

Load Byte and Zero with Update D-form

lbzu RT,D(RA)

35	RT	RA	D	
0	6	11	16	31

 $\begin{array}{l} {\sf EA} \leftarrow ({\sf RA}) \ + \ {\sf EXTS(D)} \\ {\sf RT} \leftarrow \ ^{56} 0 \ || \ {\sf MEM(EA, \ 1)} \\ {\sf RA} \leftarrow \ {\sf EA} \end{array}$

Let the effective address (EA) be the sum (RA) + D. The byte in storage addressed by EA is loaded into RT $_{56:\ 63}$. RT $_{0:\ 55}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Byte and Zero with Update Indexed X-form

Ibzux RT,RA,RB

31	RT	RA	RB	119	/
0	6	11	16	21	31

 $\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{RT} \leftarrow {}^{56}\mathsf{O} \mid \mid \mathsf{MEM}(\mathsf{EA}, \ 1) \\ \mathsf{RA} \leftarrow \mathsf{FA} \end{array}$

Let the effective address (EA) be the sum (RA) + (RB). The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

31

Load Halfword and Zero D-form

Ihz RT,D(RA) 40 RT RA D

Prefixed Load Halfword and Zero MLS:D-form

PINZ RT,D(RA),R

Prefix:

FIEIIX.								
1	2	0	//	R	//	d0		
0	6	8	9	11	12	14	31	

Suffix::

40	RT	RA	d1
0	6	11	16 31

if "lhz" then $EA \leftarrow (RA|0) + EXTS64(D)$ if "plhz" & R=0 then $EA \leftarrow (RA|0) + EXTS64(d0||d1)$ if "plhz" & R=1 then $EA \leftarrow CIA + EXTS64(d0||d1)$

 $RT \leftarrow EXTZ(MEM(EA, 2))$

For lhz, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For **plhz** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plhz** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The halfword in storage addressed by EA is loaded into RT_{48: 63}. RT_{0: 47} are set to 0.

For *plhz*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for *Prefixed Load Halfword and Zero*:

Extended mnemonic: Equivalent to:

pl hz	Rx, val ue(Ry)	pl hz	Rx, val ue(Ry), 0
pl hz	Rx, val ue	pl hz	Rx, val ue(0), 1

Load Halfword and Zero Indexed X-form

lhzx RT,RA,RB

31	RT	RA	RB	279	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
RT \leftarrow ⁴⁸0 || MEM(EA, 2)

Let the effective address (EA) be the sum (RA \mid 0) + (RB). The halfword in storage addressed by EA is loaded into RT_{48: 63}. RT_{0: 47} are set to 0.

Special Registers Altered:

None

Load Halfword and Zero with Update D-form

lhzu RT,D(RA)

41	RT	RA	D	
0	6	11	16	31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{RT} \leftarrow {}^{48}\mathsf{O} \ | \ | \ \mathsf{MEM}(\mathsf{EA}, \ 2) \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D. The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Halfword and Zero with Update Indexed X-form

Ihzux RT,RA,RB

31	RT	RA	RB	311	/
0	6	11	16	21	31

```
\begin{array}{l} \mathsf{EA} \;\leftarrow\; (\mathsf{RA}) \;+\; (\mathsf{RB}) \\ \mathsf{RT} \;\leftarrow\; ^{48}\mathsf{O} \;\mid\; |\; \mathsf{MEM}(\mathsf{EA}, \;\; \mathsf{2}) \\ \mathsf{RA} \;\leftarrow\; \mathsf{FA} \end{array}
```

Let the effective address (EA) be the sum (RA) + (RB). The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Halfword Algebraic D-form

Prefixed Load Halfword Algebraic MLS:D-form

plha RT,D(RA),R

Prefix:

1 2 0 // R // d0
0 6 8 9 11 12 14 31

Suffix::

42 RT RA d1
0 6 11 16 31

 $\begin{array}{lll} \mbox{if "Iha" then} \\ \mbox{EA} \leftarrow (RA|0) + \mbox{EXTS64(D)} \\ \mbox{if "pl ha" \& R=0 then} \\ \mbox{EA} \leftarrow (RA|0) + \mbox{EXTS64(d0||d1)} \\ \mbox{if "pl ha" & R=1 then} \\ \mbox{EA} \leftarrow \mbox{CIA} + \mbox{EXTS64(d0||d1)} \end{array}$

 $RT \leftarrow EXTS(MEM(EA, 2))$

For lha, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For **plha** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plha** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are filled with a copy of bit 0 of the loaded halfword.

For *plha*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for *Prefixed Load Halfword Algebraic*:

 Extended mnemonic:
 Equivalent to:

 pl ha
 Rx, val ue(Ry)
 pl ha
 Rx, val ue(Ry), 0

 pl ha
 Rx, val ue(Ry), 0
 pl ha
 Rx, val ue(0), 1

Load Halfword Algebraic Indexed X-form

 Ihax
 RT,RA,RB

 31
 RT
 RA
 RB
 343
 /

 0
 6
 11
 16
 21
 31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$
EA $\leftarrow b + (RB)$
RT $\leftarrow EXTS(MEM(EA, 2))$

Let the effective address (EA) be the sum (RA|0) + (RB). The halfword in storage addressed by EA is loaded into RT $_{48:\,63}$. RT $_{0:\,47}$ are filled with a copy of bit 0 of the loaded halfword.

Special Registers Altered:

None

Load Halfword Algebraic with Update D-form

Ihau RT,D(RA)

43 RT RA D

$$\begin{array}{l} \mathsf{EA} \;\leftarrow\; (\mathsf{RA}) \;+\; \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{RT} \;\leftarrow\; \mathsf{EXTS}(\mathsf{MEM}(\mathsf{EA}, \;\; 2)) \\ \mathsf{RA} \;\leftarrow\; \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D. The halfword in storage addressed by EA is loaded into RT_{48:63}. RT_{0:47} are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Halfword Algebraic with Update Indexed X-form

$$EA \leftarrow (RA) + (RB)$$

 $RT \leftarrow EXTS(MEM(EA, 2))$
 $RA \leftarrow FA$

Let the effective address (EA) be the sum (RA) + (RB). The halfword in storage addressed by EA is loaded into RT $_{48:63}$. RT $_{0:47}$ are filled with a copy of bit 0 of the loaded halfword.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Word and Zero D-form

Prefixed Load Word and Zero MLS:D-form

 $\begin{array}{lll} \text{if "Iwz" then} \\ & \text{EA} \leftarrow (\text{RA}|\text{O}) + \text{EXTS64}(\text{D}) \\ \text{if "pIwz" & R=0 then} \\ & \text{EA} \leftarrow (\text{RA}|\text{O}) + \text{EXTS64}(\text{dO}||\text{d1}) \\ \text{if "pIwz" & R=1 then} \\ & \text{EA} \leftarrow \text{CIA} + \text{EXTS64}(\text{dO}||\text{d1}) \\ \end{array}$

 $RT \leftarrow ^{32}O \mid \mid MEM(EA, 4)$

For Iwz, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For **plwz** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plwz** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The word in storage addressed by EA is loaded into $RT_{32: 63}$. $RT_{0: 31}$ are set to 0.

For *plwz*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for *Prefixed Load Word and Zero*:

Extended mnemonic: Equivalent to:

Load Word and Zero Indexed X-form

lwzx RT,RA,RB

31	RT	RA	RB	23	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
RT \leftarrow 320 || MEM(EA, 4)

Let the effective address (EA) be the sum (RA \mid 0) + (RB). The word in storage addressed by EA is loaded into RT_{32: 63}. RT_{0: 31} are set to 0.

Special Registers Altered:

None

Load Word and Zero with Update D-form

lwzu RT,D(RA)

33	RT	RA	D	
0	6	11	16 3	1

$$\begin{array}{lll} \mathsf{EA} \;\leftarrow\; (\mathsf{RA}) \; + \; \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{RT} \;\leftarrow\; ^{32}\mathsf{O} \; \mid \mid \; \mathsf{MEM}(\mathsf{EA}, \;\; \mathsf{4}) \\ \mathsf{RA} \;\leftarrow\; \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) $\,$ + D. The word in storage addressed by EA is loaded into RT $_{32:\,63}.$ RT $_{0:\,31}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Word and Zero with Update Indexed X-form

lwzux RT,RA,RB

31	RT	RA	RB	55	/
0	6	11	16	21	31

 $\begin{array}{l} \mathsf{EA} \;\leftarrow\; (\mathsf{RA}) \; + \; (\mathsf{RB}) \\ \mathsf{RT} \;\leftarrow\; ^{32} \mathsf{O} \; | \; | \; \mathsf{MEM}(\mathsf{EA}, \;\; \mathsf{4}) \\ \mathsf{RA} \;\leftarrow\; \mathsf{EA} \end{array}$

Let the effective address (EA) be the sum (RA) + (RB). The word in storage addressed by EA is loaded into $RT_{32:63}$. $RT_{0:31}$ are set to 0.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

3.3.2.1 64-bit Fixed-Point Load Instructions

Load Word Algebraic DS-form

Iwa RT,DS(RA) 58 RT RA DS 2 0 6 11 16 30 31

Prefixed Load Word Algebraic 8LS:D-form

plwa RT,D(RA),R

Prefix:

1 0 0 // R // d0
0 6 8 9 11 12 14 31

Suffix::

41 RT RA d1
0 6 11 16 31

 $\begin{array}{lll} \text{if "Iwa" then} \\ & \text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64}(\text{DS}||0\text{b00}) \\ \text{if "pIwa"} & \text{R=0 then} \\ & \text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64}(\text{d0}||\text{d1}) \\ \text{if "pIwa"} & \text{R=1 then} \\ & \text{EA} \leftarrow \text{CIA} + \text{EXTS64}(\text{d0}||\text{d1}) \\ \end{array}$

 $RT \leftarrow EXTS(MEM(EA, 4))$

For Iwa, let the effective address (EA) be the sum (RA|0) + EXTS64(DS||0b00).

For **plwa** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plwa** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The word in storage addressed by EA is loaded into $RT_{32:63}$. $RT_{0:31}$ are filled with a copy of bit 0 of the loaded word.

For *plwa*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for *Prefixed Load Word Algebraic*:

Extended mnemonic: Equivalent to:

 pl wa
 Rx, val ue(Ry)
 pl wa
 Rx, val ue(Ry), 0

 pl wa
 Rx, val ue
 pl wa
 Rx, val ue(0), 1

Load Word Algebraic Indexed X-form

 Iwax
 RT,RA,RB

 31
 RT
 RA
 RB
 341
 /

 0
 6
 II
 I6
 21
 31

if RA = 0 then $b \leftarrow 0$ else $b \leftarrow (RA)$ EA $\leftarrow b + (RB)$ RT $\leftarrow EXTS(MEM(EA, 4))$

Let the effective address (EA) be the sum $(RA \mid 0) + (RB)$. The word in storage addressed by EA is loaded into $RT_{32: 63}$. $RT_{0: 31}$ are filled with a copy of bit 0 of the loaded word.

Special Registers Altered:

None

Load Word Algebraic with Update Indexed X-form

lwaux RT,RA,RB

31	RT	RA	RB	373	/
0	6	11	16	21	31

 $EA \leftarrow (RA) + (RB)$ $RT \leftarrow EXTS(MEM(EA, 4))$ $RA \leftarrow EA$

Let the effective address (EA) be the sum (RA) + (RB). The word in storage addressed by EA is loaded into RT $_{32:63}$. RT $_{0:31}$ are filled with a copy of bit 0 of the loaded word.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

Load Doubleword DS-form

ld RT,DS(RA)

58	RT	RA	DS	0
0	6	11	16	30 31

Prefixed Load Doubleword 8LS:D-form

pld RT,D(RA),R

Prefix:

FIGUX.							
1	0	0	//	R	//	d0	
0	6	8	9	11	12	14	31

Suffix::

57	RT	RA	d1
0	6	11	16 31

if "ld" then

 $EA \leftarrow (RA|0) + EXTS64(DS||0b00)$

if "pld" & R=O then

 $EA \leftarrow (RA|0) + EXTS64(d0||d1)$

if "pld" & R=1 then

 $EA \leftarrow CIA + EXTS64(d0||d1)$

 $RT \leftarrow MEM(EA, 8)$

For Id, let the effective address (EA) be the sum (RA|0) + EXTS64(DS||0b00).

For **pld** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **pld** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The doubleword in storage addressed by EA is loaded into RT.

For *pld*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Load Doubleword:

Extended mnemonic: Equivalent to:

pl d	Rx, val ue(Ry)	pl d	Rx, val ue(Ry), 0
pl d	Rx. val ue	pl d	Rx. val ue(0). 1

Load Doubleword Indexed X-form

ldx RT,RA,RB

31	RT	RA	RB	21	/
0	6	11	16	21	31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$

$$EA \leftarrow D + (RB)$$

 $RT \leftarrow MEM(EA, 8)$

Let the effective address (EA) be the sum (RA \mid 0) + (RB). The doubleword in storage addressed by EA is loaded into RT.

Special Registers Altered:

None

Load Doubleword with Update DS-form

Idu RT,DS(RA)

58	RT	RA	DS	1
0	6	11	16	30 31

$$EA \leftarrow (RA) + EXTS(DS \mid \mid 0b00)$$

$$RT \leftarrow MEM(EA, 8)$$

 $RA \leftarrow EA$

Let the effective address (EA) be the sum (RA) + (DS||0b00). The doubleword in storage addressed by EA is loaded into RT.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

None

Load Doubleword with Update Indexed X-form

ldux RT,RA,RB

31	RT	RA	RB	53	/
0	6	11	16	21	31

 $EA \leftarrow (RA) + (RB)$

 $RT \leftarrow MEM(EA, 8)$

 $RA \leftarrow EA$

Let the effective address (EA) be the sum (RA) $\,^+$ (RB). The doubleword in storage addressed by EA is loaded into RT.

EA is placed into register RA.

If RA=0 or RA=RT, the instruction form is invalid.

Special Registers Altered:

3.3.3 Fixed-Point Store Instructions

The contents of register RS are stored into the byte, halfword, word, or doubleword in storage addressed by EA.

Many of the *Store* instructions have an "update" form, in which register RA is updated with the effective address. For these forms, the following rules apply.

- If RA≠0, the effective address is placed into register RA.
- If RS=RA, the contents of register RS are copied to the target storage element and then EA is placed into RA (RS).

Store Byte D-form

stb

RS,D(RA)

38	RS	RA	D	
0	6	11	16	31

Prefixed Store Byte MLS:D-form

pstb

RS,D(RA),R

Prefix:

i iciix.							
1	2	0	//	R	//	d0	
0	6	8	9	11	12	14	31

Suffix::

38	RS	RA	d1
0	6	11	16 31

 $\begin{array}{lll} \text{if "stb"} & \text{then} \\ & \text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64}(D) \\ \text{if "pstb" \& R=0 then} \\ & \text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64}(\text{d0}||\text{d1}) \\ \text{if "pstb" \& R=1 then} \\ & \text{EA} \leftarrow \text{CIA} + \text{EXTS64}(\text{d0}||\text{d1}) \\ \end{array}$

$$MEM(EA, 1) \leftarrow (RS)_{56:63}$$

For stb, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For **pstb** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **pstb** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

(RS) $_{\rm 56:\,63}$ are stored into the byte in storage addressed by EA.

For *pstb*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Store Byte:

Extended mnemonic:	Equivalent to:
Extended mnemonic:	Equivalent to

pstb	Rx, val ue(Ry)	pstb	Rx, val ue(Ry), 0
pstb	Rx. val ue	pstb	Rx. val ue(0), 1

Store Byte Indexed X-form

stbx

RS,RA,RB

	31	RS	RA	RB	215	/
0)	6	11	16	21	31

$$\begin{array}{lll} \mbox{if RA} = 0 \mbox{ then } b \leftarrow 0 \\ \mbox{else} & b \leftarrow (RA) \\ \mbox{EA} \leftarrow b + (RB) \\ \mbox{MEM(EA, 1)} \leftarrow (RS)_{56: 63} \end{array}$$

Let the effective address (EA) be the sum (RA \mid 0) + (RB). (RS) $_{56: 63}$ are stored into the byte in storage addressed by EA.

Special Registers Altered:

None

Store Byte with Update D-form

stbu

RS,D(RA)

39	RS	RA	D	
0	6	11	16	31

$$\begin{array}{ll} \mathsf{EA} \leftarrow (\mathsf{RA}) \ + \ \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{MEM}(\mathsf{EA}, \ 1) \leftarrow (\mathsf{RS})_{56: \ 63} \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D. (RS) $_{\rm 56:~63}$ are stored into the byte in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Byte with Update Indexed X-form

stbux

RS,RA,RB

31	RS	RA	RB	247	/
0	6	11	16	21	31

$$\begin{array}{l} \text{EA} \leftarrow (\text{RA}) + (\text{RB}) \\ \text{MEM(EA, 1)} \leftarrow (\text{RS})_{56: \, 63} \\ \text{RA} \leftarrow \text{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + (RB). (RS) $_{\rm 56:\,63}$ are stored into the byte in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Halfword D-form

sth RS,D(RA)

44	RS	RA	D
0	6	11	16 31

Prefixed Store Halfword MLS:D-form

psth RS,D(RA),R

Prefix:

FIGUA.							
1	2	0	//	R	//	d0	
0	6	8	9	11	12	14	31

Suffix::

Cumx								
44 RS		RA	d1	1				
0	6	11	16 31					

if "sth" then $EA \leftarrow (RA|0) + EXTS64(D)$ if "psth" & R=0 then $EA \leftarrow (RA|0) + EXTS64(d0||d1)$ if "psth" & R=1 then $EA \leftarrow CIA + EXTS64(d0||d1)$

 $MEM(EA, 2) \leftarrow (RS)_{48:63}$

For ${\it sth}$, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For *psth* with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *psth* with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

(RS) $_{\rm 48:\,63}$ are stored into the halfword in storage addressed by EA.

For *psth*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Store Halfword:

Extended mnemonic: Equivalent to:

psth	Rx, val ue(Ry)	psth	Rx, val ue(Ry), 0
psth	Rx. val ue	psth	Rx. val ue(0), 1

Store Halfword Indexed X-form

sthx RS,RA,RB

31	RS	RA	RB	407	/
0	6	11	16	21	31

 $\begin{array}{lll} \text{if RA} = 0 \text{ then } b \leftarrow 0 \\ \text{else} & b \leftarrow (\text{RA}) \\ \text{EA} \leftarrow b + (\text{RB}) \\ \text{MEM(EA, 2)} \leftarrow (\text{RS})_{48:63} \end{array}$

Let the effective address (EA) be the sum (RA \mid 0) + (RB). (RS) $_{48:~63}$ are stored into the halfword in storage addressed by EA.

Special Registers Altered:

None

Store Halfword with Update D-form

sthu RS,D(RA)

45	RS	RA	D
0	6	11	16 3 ⁴

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{MEM}(\mathsf{EA}, \ 2) \leftarrow (\mathsf{RS})_{48: \ 63} \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D. (RS) $_{\rm 48:\,63}$ are stored into the halfword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Halfword with Update Indexed X-form

sthux RS,RA,RB

31	RS	RA	RB	439	/
0	6	11	16	21	31

 $\begin{array}{l} \text{EA} \leftarrow (\text{RA}) + (\text{RB}) \\ \text{MEM(EA, 2)} \leftarrow (\text{RS})_{48: \, 63} \\ \text{RA} \leftarrow \text{EA} \end{array}$

Let the effective address (EA) be the sum (RA) + (RB). (RS) $_{48:\,63}$ are stored into the halfword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Word D-form

stw RS,D(RA)

36	RS	RA	D
0	6	11	16 3

Prefixed Store Word MLS:D-form

pstw RS,D(RA),R

Prefix:

FIGUX.							
1	2	0	//	R	//	d0	
0	6	8	9	11	12	14 3	31

Suffix::

36	RS	RA	d1
0	6	11	16 31

$$\label{eq:if_stw} \begin{split} & \text{if "stw"} & \text{then} \\ & \text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64(D)} \\ & \text{if "pstw"} & \text{\& R=0 then} \\ & \text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64(d0||d1)} \end{split}$$

if "pstw" & R=1 then EA ← CIA + EXTS64(d0||d1)

MEM(EA, 4) ← (RS)_{32:63}

For stw, let the effective address (EA) be the sum (RA|0) + EXTS64(D).

For *pstw* with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *pstw* with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

(RS) $_{\rm 32:\,63}$ are stored into the word in storage addressed by EA.

For *pstw*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Store Word:

pstw	Rx, val ue(Ry)	pstw	Rx, val ue(Ry), 0
nstw	Rx. val ue	nstw	Rx. val ue(0). 1

Store Word Indexed X-form

stwx RS,RA,RB

					_
31	RS	RA	RB	151	/
0	6	11	16	21	31

$$\begin{array}{lll} \text{if RA = 0 then b} \leftarrow 0 \\ \text{else} & \text{b} \leftarrow \text{(RA)} \\ \text{EA} \leftarrow \text{b} + \text{(RB)} \\ \text{MEM(EA, 4)} \leftarrow \text{(RS)}_{32:63} \end{array}$$

Let the effective address (EA) be the sum (RA \mid 0) + (RB). (RS) $_{32:63}$ are stored into the word in storage addressed by EA.

Special Registers Altered:

None

Store Word with Update D-form

stwu RS,D(RA)

37	RS	RA	D
0	6	11	16 31

$$\begin{array}{ll} \mathsf{EA} \leftarrow (\mathsf{RA}) + \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{MEM}(\mathsf{EA}, \ 4) \leftarrow (\mathsf{RS})_{32: \ 63} \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D. (RS) $_{\rm 32:\,63}$ are stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Word with Update Indexed X-form

stwux RS,RA,RB

31	RS	RA	RB	183	/
0	6	11	16	21	31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{MEM}(\mathsf{EA}, \ 4) \leftarrow (\mathsf{RS})_{32: \ 63} \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + (RB). (RS) $_{\rm 32:\,63}$ are stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

3.3.3.1 64-bit Fixed-Point Store Instructions

Store Doubleword DS-form

RS,DS(RA) std 62 RS RADS 0 30 31

Prefixed Store Doubleword 8LS:D-form

Frenked Store Doubleword 6L3.D-101111									
pstd			F	RS	,D(RA)	,R		
Prefix:									
1	0	0	//	R	//			d0	
0	6	8	9	11	12	14			31
Suffix::									
61		RS	3		R/	4		d1	
0	6			11			16		31
if "std" then EA ← (RA 0) + EXTS64(DS 0b00)									

if "std" then
$$EA \leftarrow (RA|0) + EXTS64(DS||0b0| \\ if "pstd" & R=0 then \\ EA \leftarrow (RA|0) + EXTS64(d0||d1) \\ if "pstd" & R=1 then \\ EA \leftarrow CIA + EXTS64(d0||d1) \\ \end{cases}$$

 $MEM(EA, 8) \leftarrow (RS)$

For std, let the effective address (EA) be the sum (RA|0) + EXTS64(DS||0b00).

For pstd with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For pstd with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

(RS) is stored into the doubleword in storage addressed by EA.

For pstd, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Store Doubleword:

Extend	ed mnemonic:	Equivalent to:			
pstd	Rx, val ue(Ry)	pstd	Rx, val ue(Ry), 0		
pstd	Rx, val ue	pstd	Rx, val ue(0), 1		

Store Doubleword Indexed X-form

RS,RA,RB stdx RS RARΒ 149

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 8) \leftarrow (RS)

Let the effective address (EA) be the sum (RA|0) + (RB).

(RS) is stored into the doubleword in storage addressed

Special Registers Altered:

None

Store Doubleword with Update DS-form

RS,DS(RA) stdu

62	RS	RA	DS	1
0	6	11	16	30 31

$$\begin{array}{lll} \mathsf{EA} \leftarrow (\mathsf{RA}) + \mathsf{EXTS}(\mathsf{DS} \mid\mid \mathsf{Ob00}) \\ \mathsf{MEM}(\mathsf{EA}, \; 8) \leftarrow (\mathsf{RS}) \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the (RA) + (DS||0b00).

(RS) is stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Doubleword with Update Indexed X-form

stdux

RS,RA,RB

31	RS	RA	RB	181	/
0	6	11	16	21	31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{MEM}(\mathsf{EA}, \ 8) \leftarrow (\mathsf{RS}) \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + (RB).

(RS) is stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

3.3.4 Fixed Point Load and Store Quadword Instructions

For Iq, the quadword in storage addressed by EA is loaded into an even-odd pair of GPRs as follows. In Big-Endian mode, the even-numbered GPR is loaded with the doubleword from storage addressed by EA and the odd-numbered GPR is loaded with the doubleword addressed by EA+8. In Little-Endian mode, the even-numbered GPR is loaded with the byte-reversed doubleword from storage addressed by EA+8 and the odd-numbered GPR is loaded with the byte-reversed doubleword addressed by EA.

On the other hand, for **plq**, the quadword in storage addressed by EA is loaded into an even-odd pair of GPRs as follows. Independent of endian mode, the even-numbered GPR is loaded with the doubleword from storage addressed by EA and the odd-numbered GPR is loaded with the doubleword addressed by EA+8.

In the preferred form of the Load Quadword instruction $RA \neq RTp+1$.

For stq, the contents of an even-odd pair of GPRs is stored into the quadword in storage addressed by EA as follows. In Big-Endian mode, the even-numbered GPR is stored into the doubleword in storage addressed by EA and the odd-numbered GPR is stored into the doubleword addressed by EA+8. In Little-Endian mode, the even-numbered GPR is byte-reversed into the doubleword in storage addressed by EA+8 and the odd-numbered GPR is stored byte-reversed into the doubleword addressed by

On the other hand, for pstq, the contents of an even-odd pair of GPRs is stored into the quadword in storage addressed by EA as follows. Independent of endian mode, the even-numbered GPR is stored into the doubleword in storage addressed by EA and the odd-numbered GPR is stored into the doubleword addressed by EA+8.

Programming Note

The *Iq* and *stq* instructions exist primarily to permit software to access quadwords in storage "atomically"; see Section 1.4 of Book II. Because GPRs are 64 bits long, the Fixed-Point Facility on many designs is optimized for storage accesses of at most eight bytes. On such designs, the quadword atomicity required for Iq and stq makes these instructions complex to implement, with the result that the instructions may perform less well on these designs than the corresponding two Load Doubleword or Store Doubleword instructions.

The complexity of providing quadword atomicity may be especially great for storage that is Write Through Required or Caching Inhibited (see Section 1.6 of Book II). This is why Iq and stq are permitted to cause the data storage error handler to be invoked if the specified storage location is in either of these kinds of storage (see Section 3.3.1.1).

Load Quadword DQ-form

Iq RTp,DQ(RA)

56 RTp RA DQ ///
0 6 111 16 28 31

Prefixed Load Quadword 8LS:D-form

plq		RTp,D(RA	a),R				
Prefix:							
1	0 0 //	R //	d0				
0	6 8 9	11 12 14		31			
Suffix::	Suffix::						
56	RTp	RA	d1				
0	6	11	16	31			

if "Iq" then $EA \leftarrow (RA|0) + EXTS64(DQ||0b0000)$ if "plq" & R=0 then $EA \leftarrow (RA|0) + EXTS64(d0||d1)$ if "plq" & R=1 then $EA \leftarrow CIA + EXTS64(d0||d1)$ if Big-Endian byte ordering then $RTp||RTp+1 \leftarrow MEM(EA, 16)$ if "Iq" and Little-Endian byte ordering then $RTp||RTp+1 \leftarrow MEM(EA, 16)$ if "plq" and Little-Endian byte ordering then $RTp||RTp+1 \leftarrow MEM(EA, 16)$ if "plq" and Little-Endian byte ordering then $RTp+1||RTp \leftarrow MEM(EA, 16)$

For Iq, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value D0||0b0000, sign-extended to 64 bits.

For plq with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For plq with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

For Big-Endian byte ordering, the quadword in storage addressed by EA is loaded into $RTp \mid RTp+1$.

For \emph{Iq} and Little-Endian byte ordering, the quadword in storage addressed by EA is byte-reversed and loaded into RTp||RTp+1.

For \emph{plq} and Little-Endian byte ordering, the quadword in storage addressed by EA is byte-reversed and loaded into RTp+1 | RTp.

If RTp is odd or RTp=RA, the instruction form is invalid. If RTp=RA, an attempt to execute this instruction will invoke

the system illegal instruction error handler. (The RTp=RA case includes the case of RTp=RA=0.)

The quadword in storage addressed by EA is loaded into an even-odd pair of GPRs as follows. In Big-Endian mode, the even-numbered GPR is loaded with the doubleword from storage addressed by EA and the odd-numbered GPR is loaded with the doubleword addressed by EA+8. In Little-Endian mode, the even-numbered GPR is loaded with the byte-reversed doubleword from storage addressed by EA+8 and the odd-numbered GPR is loaded with the byte-reversed doubleword addressed by EA.

For **plq**, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Programming Note –

In versions of the architecture prior to v2.07, this instruction was privileged.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Load Quadword:

Extend	led mnemonic:	Equivalent to:		
pl q	Rx, val ue(Ry)	pl q	Rx, val ue(Ry), 0	
pl q	Rx, val ue	pl q	Rx, val ue(0), 1	

Store Quadword DS-form

siq			KSp,DS(K	A)		
	62	RSp	RA	DS	2	
	0	6	11	16	30 31	

Prefixed Store Quadword 8LS:D-form

DCn DC/DAY

31
31

if "stq" then $EA \leftarrow (RA|0) + EXTS64(DS||0b00)$ if "pstq" & R=0 then $EA \leftarrow (RA|0) + EXTS64(d0||d1)$ if "pstq" & R=1 then $EA \leftarrow CIA + EXTS64(d0||d1)$ if Big-Endian byte ordering then $MEM(EA, 16) \leftarrow (RSp)||(RSp+1)$ if "stq" and Little-Endian byte ordering then $MEM(EA, 16) \leftarrow (RSp)||(RSp+1)$ if "pstq" and Little-Endian byte ordering then $MEM(EA, 16) \leftarrow (RSp)||(RSp+1)$ if "pstq" and Little-Endian byte ordering then $MEM(EA, 16) \leftarrow (RSp+1)||(RSp)$

For **stq**, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value DS||0b00, sign-extended to 64 bits.

For pstq with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *pstq* with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

For Big-Endian byte ordering, the content of register pair RSp | |RSp+1 is stored into the quadword in storage addressed by EA.

For stq and Little-Endian byte ordering, the content of register pair RSp||RSp+1| is byte-reversed and stored into the quadword in storage addressed by EA.

For *pstq* and Little-Endian byte ordering, the content of register pair RSp+1||RSp is byte-reversed and stored into the quadword in storage addressed by EA.

If RSp is odd, the instruction form is invalid.

The contents of an even-odd pair of GPRs is stored into the quadword in storage addressed by EA as follows. In Big-Endian mode, the even-numbered GPR is stored into the doubleword in storage addressed by EA and the odd-numbered GPR is stored into the doubleword addressed by EA+8. In Little-Endian mode, the even-numbered GPR is stored byte-reversed into the doubleword in storage addressed by EA+8 and the odd-numbered GPR is stored byte-reversed into the doubleword addressed by EA.

For *pstq*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Programming Note —

In versions of the architecture prior to V. 2.07, this instruction was privileged.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Store Quadword:

Extended	mnemonic:	Equivalent to:			
pstq	Rx, val ue(Ry)	pstq	Rx, val ue(Ry), 0		
pstq	Rx, val ue	pstq	Rx, val ue(0), 1		

3.3.5 Fixed-Point Load and Store with Byte Reversal Instructions

- Programming Note

These instructions have the effect of loading and storing data in the opposite byte ordering from that which would be used by other *Load* and *Store* instructions.

Programming Note

In some implementations, the *Load Byte-Reverse* instructions may have greater latency than other *Load* instructions.

Load Halfword Byte-Reverse Indexed X-form

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) load_data \leftarrow MEM(EA, 2) RT \leftarrow ⁴⁸0 || load_data_{8: 15} || load_data_{0: 7}

Let the effective address (EA) be the sum (RA|0)+(RB).

Bits 0:7 of the halfword in storage addressed by EA are loaded into $\rm RT_{56:\,63}.$

Bits 8:15 of the halfword in storage addressed by EA are loaded into $\rm RT_{48:\,55}.$

 $RT_{0: 47}$ are set to 0.

Special Registers Altered:

None

Store Halfword Byte-Reverse Indexed X-form

sthbrx	F	RS,RA,RB	•		
31	RS	RA	RB	918	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 2) \leftarrow (RS)_{56:63} || (RS)_{48:55}

Let the effective address (EA) be the sum (RA|0)+(RB).

(RS) $_{\rm 56:~63}$ are stored into bits 0:7 of the halfword in storage addressed by EA.

(RS) $_{48:55}$ are stored into bits 8:15 of the halfword in storage addressed by EA.

Special Registers Altered:

Load Word Byte-Reverse Indexed X-form

lwbrx RT,RA,RB

31	RT	RA	RB	534	/
0	6	11	16	21	31

$$\begin{array}{lll} \mbox{if RA} = 0 \mbox{ then } b \leftarrow 0 \\ \mbox{else} & b \leftarrow (RA) \\ \mbox{EA} \leftarrow b + (RB) \\ \mbox{load_data} \leftarrow \mbox{MEM(EA, 4)} \\ \mbox{RT} \leftarrow \mbox{$^{32}0$} \mid \mid \mbox{load_data}_{24: \, 31} \mid \mid \mbox{load_data}_{16: \, 23} \\ & \mid \mid \mbox{load_data}_{8: \, 15} \mid \mid \mbox{load_data}_{0: \, 7} \end{array}$$

Let the effective address (EA) be the sum $(RA \mid 0) + (RB)$.

Bits 0:7 of the word in storage addressed by EA are loaded into $\mathrm{RT}_{56:\,63}.$

Bits 8:15 of the word in storage addressed by EA are loaded into $\mbox{RT}_{48\colon 55}.$

Bits 16:23 of the word in storage addressed by EA are loaded into $\mbox{RT}_{40:\,47}.$

Bits 24:31 of the word in storage addressed by EA are loaded into $RT_{32:39}$.

 $RT_{0:31}$ are set to 0.

Special Registers Altered:

None

Store Word Byte-Reverse Indexed X-form

stwbrx RS,RA,RB

31	RS	RA	RB	662	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 4) \leftarrow (RS) $_{56:63}$ || (RS) $_{48:55}$ || (RS) $_{40:47}$ || (RS) $_{32:39}$

Let the effective address (EA) be the sum (RA|0)+(RB).

- (RS) $_{\rm 56:\,63}$ are stored into bits 0:7 of the word in storage addressed by EA.
- (RS) $_{\rm 48:\;55}$ are stored into bits 8:15 of the word in storage addressed by EA.
- (RS) $_{\rm 40:~47}$ are stored into bits 16:23 of the word in storage addressed by EA.
- (RS) $_{32:\,39}$ are stored into bits 24:31 of the word in storage addressed by EA.

Special Registers Altered:

3.3.5.1 64-Bit Load and Store with Byte Reversal Instructions

Load Doubleword Byte-Reverse Indexed

X-form RT,RA,RB

ldbrx

31	RT	RA	RB	532	1
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
el se
                          b \leftarrow (RA)
EA \leftarrow b + (RB)
load_data \leftarrow MEM(EA, 8)
\mathsf{RT} \leftarrow \mathsf{Ioad\_data}_{56:\,63} \ || \ \mathsf{Ioad\_data}_{48:\,55}
   \mid\mid load_data_{40: \ 47} \mid\mid load_data_{32: \ 39}
   || load_data<sub>24:31</sub> || load_data<sub>16:23</sub>
   || load_data<sub>8: 15</sub> || load_data<sub>0: 7</sub>
```

Let the effective address (EA) be the sum (RA|0)+(RB).

Bits 0:7 of the doubleword in storage addressed by EA are loaded into RT_{56: 63}.

Bits 8:15 of the doubleword in storage addressed by EA are loaded into RT_{48:55}.

Bits 16:23 of the doubleword in storage addressed by EA are loaded into $RT_{40:47}$.

Bits 24:31 of the doubleword in storage addressed by EA are loaded into RT_{32:39}.

Bits 32:39 of the doubleword in storage addressed by EA are loaded into RT_{24:31}.

Bits 40:47 of the doubleword in storage addressed by EA are loaded into RT_{16: 23}.

Bits 48:55 of the doubleword in storage addressed by EA are loaded into RT_{8: 15}.

Bits 56:63 of the doubleword in storage addressed by EA are loaded into $RT_{0.7}$.

Special Registers Altered:

None

Store Doubleword Byte-Reverse Indexed X-form

RS,RA,RB stdbrx 31 RS RA RΒ 660

$$\begin{array}{lll} \mbox{if RA} = 0 \mbox{ then } \mbox{b} \leftarrow 0 \\ \mbox{el se} & \mbox{b} \leftarrow (\mbox{RA}) \\ \mbox{EA} \leftarrow \mbox{b} + (\mbox{RB}) \\ \mbox{MEM(EA, 8)} \leftarrow (\mbox{RS})_{56: 63} \mid \mid (\mbox{RS})_{48: 55} \\ & \mid \mid (\mbox{RS})_{40: 47} \mid \mid (\mbox{RS})_{32: 39} \\ & \mid \mid (\mbox{RS})_{24: 31} \mid \mid (\mbox{RS})_{16: 23} \\ & \mid \mid (\mbox{RS})_{8: 15} \mid \mid (\mbox{RS})_{0: 7} \end{array}$$

Let the effective address (EA) be the sum (RA|0)+(RB).

- $(RS)_{56:63}$ are stored into bits 0:7 of the doubleword in storage addressed by EA.
- (RS)_{48:55} are stored into bits 8:15 of the doubleword in storage addressed by EA.
- (RS) $_{40:\,47}$ are stored into bits 16:23 of the doubleword in storage addressed by EA.
- (RS)_{32:39} are stored into bits 23:31 of the doubleword in storage addressed by EA.
- (RS) 24: 31 are stored into bits 32:39 of the doubleword in storage addressed by EA.
- $(RS)_{16\cdot 23}$ are stored into bits 40:47 of the doubleword in storage addressed by EA.
- $(RS)_{8:15}$ are stored into bits 48:55 of the doubleword in storage addressed by EA.
- $(RS)_{0.7}$ are stored into bits 56:63 of the doubleword in storage addressed by EA.

Special Registers Altered:

3.3.6 Fixed-Point Load and Store Multiple Instructions

Load Multiple Word D-form

lmw RT,D(RA)

46	RT	RA	D
0	6	11	16

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + EXTS(D)
r \leftarrow RT
do while r \leq 31
GPR(r) \leftarrow ^{32}O || MEM(EA, 4)
r \leftarrow r + 1
EA \leftarrow EA + 4
```

Let n = (32-RT). Let the effective address (EA) be the sum (RA|0) + D.

n consecutive words starting at EA are loaded into the low-order 32 bits of GPRs RT through 31. The high-order 32 bits of these GPRs are set to zero.

If RA is in the range of registers to be loaded, including the case in which RA=0, the instruction form is invalid.

This instruction is not supported in Little-Endian mode. If it is executed in Little-Endian mode, the system alignment error handler is invoked.

Special Registers Altered:

None

Store Multiple Word D-form

stmw RS,D(RA)

ı	4-7	50	Б.4	6
	47	RS	RA	D
	0	6	11	16

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + EXTS(D)
r \leftarrow RS
do while r \leq 31
MEM(EA, 4) \leftarrow GPR(r)<sub>32:63</sub>
r \leftarrow r + 1
EA \leftarrow EA + 4
```

Let n = (32-RS). Let the effective address (EA) be the sum (RA|0) + D.

n consecutive words starting at EA are stored from the low-order 32 bits of GPRs RS through 31.

This instruction is not supported in Little-Endian mode. If it is executed in Little-Endian mode, the system alignment error handler is invoked.

Special Registers Altered:

3.3.7 Fixed-Point Move Assist Instructions [Phased Out]

The Move Assist instructions allow movement of an arbitrary sequence of bytes from storage to registers or from registers to storage without concern for alignment. These instructions can be used for a short move between arbitrary storage locations or to initiate a long move between unaligned storage fields.

The *Move Assist* instructions have preferred forms; see Section 1.8.1, "Preferred Instruction Forms" on

page 25. In the preferred forms, register usage satisfies the following rules.

- RS = 4 or 5
- RT = 4 or 5
- last register loaded/stored ≤ 12

For some implementations, using GPR 4 for RS and RT may result in slightly faster execution than using GPR 5.

Load String Word Immediate X-form

Iswi RT,RA,NB

31	RT	RA	NB	597	/
0	6	11	16	21	31

```
if RA = 0 then EA \leftarrow 0
el se
                      EA \leftarrow (RA)
if NB = 0 then n \leftarrow 32
el se
                      n \leftarrow NB
r \leftarrow RT - 1
i ← 32
do while n > 0
    if i = 32 then
        r \leftarrow r + 1 \pmod{32}
        GPR(r) \leftarrow 0
    GPR(r)_{i:i+7} \leftarrow MEM(EA, 1)
    i \leftarrow i + 8
    if i = 64 then i \leftarrow 32
    EA \leftarrow EA + 1
    n \leftarrow n - 1
```

Let the effective address (EA) be (RA|0). Let n = NB if NB≠0, n = 32 if NB=0; n is the number of bytes to load. Let nr=CELL(n/4); nr is the number of registers to receive

n consecutive bytes starting at EA are loaded into GPRs RT through RT+nr-1. Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0.

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register RT+nr-1 are only partially filled, the unfilled low-order byte(s) of that register are set to 0.

If RA is in the range of registers to be loaded, including the case in which RA=0, the instruction form is invalid.


This instruction is not supported in Little-Endian mode. If it is executed in Little-Endian mode, the system alignment error handler is invoked.

Special Registers Altered:

None

Load String Word Indexed X-form

RT,RA,RB Iswx



```
if RA = 0 then b \leftarrow 0
el se
                        b \leftarrow (RA)
EA \leftarrow b + (RB)
\mathsf{n} \,\leftarrow\, \mathsf{XER}_{57:\,63}
r \leftarrow RT - 1
i ← 32
RT \leftarrow undefined
do while n > 0
    ifi = 32 then
         r \leftarrow r + 1 \pmod{32}
         GPR(r) \leftarrow 0
     GPR(r)_{i:i+7} \leftarrow MEM(EA, 1)
     i \leftarrow i + 8
     if i = 64 then i \leftarrow 32
     EA \leftarrow EA + 1
     n \leftarrow n - 1
```

Let the effective address (EA) be the sum (RA|0)+(RB). Let $n=XER_{57:63}$; n is the number of bytes to load. Let nr=CEIL(n/4); nr is the number of registers to receive data.

If n>0, n consecutive bytes starting at EA are loaded into GPRs RT through RT+nr-1. Data are loaded into the low-order four bytes of each GPR; the high-order four bytes are set to 0.

Bytes are loaded left to right in each register. The sequence of registers wraps around to GPR 0 if required. If the low-order four bytes of register RT+nr-1 are only partially filled, the unfilled low-order byte(s) of that register are set to 0.

If n=0, the contents of register RT are undefined.

If RA or RB is in the range of registers to be loaded, including the case in which RA=0, the instruction is treated as if the instruction form were invalid. If RT=RA or RT=RB, the instruction form is invalid.

This instruction is not supported in Little-Endian mode. If it is executed in Little-Endian mode and n>0, the system alignment error handler is invoked.

Special Registers Altered:

Store String Word Immediate X-form

stswi RS,RA,NB

31	RS	RA	NB	725	/
0	6	11	16	21	31

```
\begin{array}{lll} \text{if RA} = 0 \text{ then EA} \leftarrow 0 \\ \text{else} & \text{EA} \leftarrow (\text{RA}) \\ \text{if NB} = 0 \text{ then n} \leftarrow 32 \\ \text{else} & \text{n} \leftarrow \text{NB} \\ \text{r} \leftarrow \text{RS} - 1 \\ \text{i} \leftarrow 32 \\ \text{do while n} > 0 \\ & \text{if i} = 32 \text{ then r} \leftarrow \text{r} + 1 \text{ (mod } 32) \\ & \text{MEM(EA, 1)} \leftarrow \text{GPR(r)}_{\text{i:i+7}} \\ \text{i} \leftarrow \text{i} + 8 \\ & \text{if i} = 64 \text{ then i} \leftarrow 32 \\ & \text{EA} \leftarrow \text{EA} + 1 \\ & \text{n} \leftarrow \text{n} - 1 \end{array}
```

Let the effective address (EA) be (RA $|0\rangle$). Let n = NB if NB \neq 0, n = 32 if NB=0; n is the number of bytes to store. Let nr = CEIL(n/4); nr is the number of registers to supply data.

n consecutive bytes starting at EA are stored from GPRs RS through RS+nr-1. Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

This instruction is not supported in Little-Endian mode. If it is executed in Little-Endian mode, the system alignment error handler is invoked.

Special Registers Altered:

None

Store String Word Indexed X-form

stswx RS,RA,RB

31	RS	RA	RB	661	/
0	6	11	16	21	31

```
\begin{array}{lll} \mbox{if RA} = 0 \mbox{ then } b \leftarrow 0 \\ \mbox{el se} & b \leftarrow (RA) \\ \mbox{EA} \leftarrow b + (RB) \\ \mbox{n} \leftarrow XER_{57:\,63} \\ \mbox{r} \leftarrow RS - 1 \\ \mbox{i} \leftarrow 32 \\ \mbox{do while n} > 0 \\ \mbox{if i} = 32 \mbox{ then } \mbox{r} \leftarrow \mbox{r} + 1 \mbox{ (mod } 32) \\ \mbox{MEM(EA, 1)} \leftarrow \mbox{GPR(r)}_{i:\,i+7} \\ \mbox{i} \leftarrow i + 8 \\ \mbox{if i} = 64 \mbox{ then i} \leftarrow 32 \\ \mbox{EA} \leftarrow EA + 1 \\ \mbox{n} \leftarrow \mbox{n} - 1 \end{array}
```

Let the effective address (EA) be the sum $(RA \mid 0) + (RB)$. Let $n = XER_{57:63}$; n is the number of bytes to store. Let nr = CEIL(n/4); nr is the number of registers to supply data.

If n>0, n consecutive bytes starting at EA are stored from GPRs RS through RS+nr-1. Data are stored from the low-order four bytes of each GPR.

Bytes are stored left to right from each register. The sequence of registers wraps around to GPR 0 if required.

If n=0, no bytes are stored.

This instruction is not supported in Little-Endian mode. If it is executed in Little-Endian mode and n>0, the system alignment error handler is invoked.

Special Registers Altered:

3.3.8 Other Fixed-Point Instructions

The remainder of the fixed-point instructions use the contents of the General Purpose Registers (GPRs) as source operands, and place results into GPRs, into the Fixed-Point Exception Register (XER), and into Condition Register fields. In addition, the *Trap* instructions test the contents of a GPR or XER bit, invoking the system trap handler if the result of the specified test is true.

These instructions treat the source operands as signed integers unless the instruction is explicitly identified as performing an unsigned operation.

The X-form and XO-form instructions with Rc=1, and the D-form instructions **addic.**, **andi.**, and **andis.**, set the first three bits of CR Field 0 to characterize the result placed into the target register. In 64-bit mode,

these bits are set by signed comparison of the result to zero. In 32-bit mode, these bits are set by signed comparison of the low-order 32 bits of the result to zero.

Unless otherwise noted and when appropriate, when CR Field 0 and the XER are set they reflect the value placed into the target register.

Programming Note -

Instructions with the 0E bit set or that set CA and CA32 may execute slowly or may prevent the execution of subsequent instructions until the instruction has completed.

3.3.9 Fixed-Point Arithmetic Instructions

The XO-form *Arithmetic* instructions with Rc=1, and the D-form *Arithmetic* instruction *addic.*, set the first three bits of CR Field 0 as described in Section 3.3.8, "Other Fixed-Point Instructions".

addic, addic., subfic, addc, subfc, adde, subfe, addme, subfme, addze, and subfze always set CA, to reflect the carry out of bit 0 in 64-bit mode and out of bit 32 in 32-bit mode. These instructions also always set CA32 to reflect the carry out of bit 32. The XO-form Arithmetic instructions set SO, OV, and OV32 when OE=1 to reflect overflow of the result. Except for the Multiply Low and Divide instructions, the setting of SO and OV is mode-dependent, and reflects overflow of the 64-bit result in 64-bit mode and overflow of the low-order 32-bit result in 32-bit mode, while OV32 reflects overflow of the low-order 32-bit result independent of the mode. For XO-form Multiply Low and Divide instructions, the setting of SO, OV, and OV32 is mode-independent, and reflects overflow of the 64-bit result for mulld, divd, divde, divdu and divdeu, and overflow of the low-order 32-bit result for mullw, divw, divwe, divwu, and divweu.

Programming Note

Notice that CR Field 0 may not reflect the "true" (infinitely precise) result if overflow occurs.

Extended mnemonics for addition and subtraction

Several extended mnemonics are provided that use the *Add Immediate* and *Add Immediate Shifted* instructions to load an immediate value or an address into a target register. Some of these are shown as examples with the two instructions.

The Power ISA supplies *Subtract From* instructions, which subtract the second operand from the third. A set of extended mnemonics is provided that use the more "normal" order, in which the third operand is subtracted from the second, with the third operand being either an immediate field or a register. Some of these are shown as examples with the appropriate *Add* and *Subtract From* instructions.

See Appendix C for additional extended mnemonics.

Add Immediate D-form

addi RT,RA,SI

14	14 RT		SI
0	6	11	16 31

Prefixed Add Immediate MLS:D-form

paddi RT,RA,SI,R

Prefix

	1	2	0	//	R	//	si0
0		6	8	9		12	14 31

Suffix::

ſ	14	RT	RA	si1	
l	0	6	11	16 3	1

 $\begin{array}{ll} \mbox{if "addi" then} \\ \mbox{RT} \leftarrow (RA|0) + \mbox{EXTS64(SI)} \\ \mbox{if "paddi" \& R=0 then} \\ \mbox{RT} \leftarrow (RA|0) + \mbox{EXTS64(si0||si1)} \\ \mbox{if "paddi" \& R=1 then} \\ \mbox{RT} \leftarrow \mbox{CIA} + \mbox{EXTS64(si0||si1)} \\ \end{array}$

For *addi*, let the sum of the contents of register RA, or the value 0 if RA=0, and the value SI, sign-extended to 64 bits, is placed into register RT.

For **paddi** with R=0, the sum of the contents of register RA, or the value 0 if RA=0, and the value si 0||si 1, sign-extended to 64 bits, is placed into register RT.

For *paddi* with R=1, the sum of the address of the instruction and the value si 0 || si 1, sign-extended to 64 bits, is placed into register RT.

For *paddi*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Add Immediate:

Extend	led mnemonic:	Equivalent to:			
li	Rx, val ue	addi	Rx, 0, val ue		
la	Rx, di sp(Ry)	addi	Rx, Ry, di sp		
subi	Rx, Rv, val ue	addi	Rx. Rvval ue		

Examples of extended mnemonics for *Prefixed Add Immediate*:

Extend	ed mnemonic:	Equivalent to:			
paddi	Rx, Ry, val ue	paddi	Rx, Ry, val ue, 0		
pl i	Rx, val ue	paddi	Rx, 0, val ue, 0		
pl a	Rx, val ue(Ry)	paddi	Rx, Ry, val ue, 0		
pl a	Rx, val ue	paddi	Rx, 0, val ue, 1		
psubi	Rx. Rv. val ue	paddi	Rx. Rvval ue. 0		

Programming Note -

addi, addis, add, and subf are the preferred instructions for addition and subtraction, because they set few status bits.

Notice that *addi* and *addis* use the value 0, not the contents of GPR 0, if RA=0.

Add Immediate Shifted D-form

addis

RT.RA.SI

15	RT	RA	SI
0	6	11	16 31

if RA = 0 then RT
$$\leftarrow$$
 EXTS(SI $\mid\mid$ 16 0) else RT \leftarrow (RA) + EXTS(SI $\mid\mid$ 16 0)

The sum (RA|0) + (SI \mid | 0x0000) is placed into register RT.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Add Immediate Shifted:

Extende	ed mnemonic:	Equival	ent to:
lis	Rx, val ue	addi s	Rx, 0, val ue
subi s	Rx, di sp(Ry)	addi s	Rx, Ry, -val ue

Add PC Immediate Shifted DX-form

addpcis RT,D

19	RT	d1	d0	2	d2
0	6	11	16	26	31

$$\begin{array}{l} D \leftarrow d0 | |d1| | d2 \\ RT \leftarrow NIA + EXTS(D | | ^{16}O) \end{array}$$

The sum of NI A $\,+\,$ (D $\,|\,|\,$ 0x0000) is placed into register RT.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Add PC Immediate Shifted:

Extended mnemonic:		Equivale	ent to:
l ni a	Rx	addpci s	Rx, 0
subpci s	Rx, val ue	addpci s	Rx, -val ue

Add XO-form

add	F	RT,RA,RB			(0E=0 R	C=0
add.	F	RT,RA,RB			(0E=0 R	(c=1)
addo	F	RT,RA,RB			(0E=1 R	(C=0
addo.	F	RT,RA,RB			(0E=1 R	(c=1)
0.4	DT	D.4	55	05		-
31	RT	RA	RB	0E	266	Rc

	31	RT	RA	RB	OE	266	Rc
0		6	11	16	21 22		31

$$RT \leftarrow (RA) + (RB)$$

The sum (RA) + (RB) is placed into register RT.

Special Registers Altered:

CRO		(if Rc=1)
SO OV	0V32	(if 0E=1)

Add Immediate Carrying D-form

addic RT,RA,SI

12	RT	RA	SI	
0	6	11	16	31

$$RT \leftarrow (RA) + EXTS(SI)$$

The sum (RA) + SI is placed into register RT.

Special Registers Altered:

CA CA32

Extended Mnemonics:

Example of extended mnemonics for *Add Immediate Carrying*:

Extended mnemonic: Equivalent to: subi c Rx, Ry, val ue addi c Rx, Ry, -val ue

Add Immediate Carrying and Record D-form

addic. RT,RA,SI

13	RT	RA	SI
0	6	11	16 31

$$RT \leftarrow (RA) + EXTS(SI)$$

The sum (RA) + SI is placed into register RT.

Special Registers Altered:

CRO CA CA32

Extended Mnemonics:

Example of extended mnemonics for *Add Immediate Carrying and Record*:

Extended mnemonic: Equivalent to:

subi c. Rx, Ry, val ue addi c. Rx, Ry, -val ue

Subtract From XO-form

subf	F	RT,RA,RB			(0E=0	Rc=0)
subf.	F	RT,RA,RB			(0E=0	Rc=1)
subfo	F	RT,RA,RB			(0E=1	Rc=0)
subfo.	F	RT,RA,RB			(0E=1	Rc=1)
31	RT	RA	RB	OE	40	Rc

$$RT \leftarrow \neg(RA) + (RB) + 1$$

The sum \neg (RA) + (RB) + 1 is placed into register RT.

Special Registers Altered:

-	CRO	(if Rc=1)
	SO OV 0V32	(if 0E=1)

Extended Mnemonics:

Example of extended mnemonics for Subtract From:

Extend	ded mnemonic:	Equiva	lent to:
sub	Rx, Ry, Rz	subf	Rx, Rz, Ry

Subtract From Immediate Carrying D-form

subfic RT,RA,SI

8	RT	RA	SI
0	6	11	16 31

$$RT \leftarrow \neg(RA) + EXTS(SI) + 1$$

The sum \neg (RA) + SI + 1 is placed into register RT.

Special Registers Altered:

CA CA32

Add Carrying XO-form

addc addc.	F F	(0E=0 F	,			
addco addco.	F F	(0E=1 F	Rc=0)			
31	RT	RA	RB	OE	10	Rc

ı	31	RT	RA	RB	OE	10	Rc
	0	6	11	16	21 22		31

$$RT \leftarrow (RA) + (RB)$$

The sum (RA) + (RB) is placed into register RT.

Special Registers Altered:

Subtract From Carrying XO-form

subfc subfc. subfco subfco.	F F	RT,RA,RB RT,RA,RB RT,RA,RB RT,RA,RB			(0E=0 (0E=1	Rc=0) Rc=1) Rc=0) Rc=1)
21	DT	ДΛ	DD	OΕ	0	Do

$$RT \leftarrow \neg(RA) + (RB) + 1$$

The sum \neg (RA) + (RB) + 1 is placed into register RT.

Special Registers Altered:

CA CA32	
CRO	(if Rc=1)
SO OV OV32	(if 0E=1)

Extended Mnemonics:

Example of extended mnemonics for Subtract From Carrying:

Extended mnemonic: Equivalent to: subc Rx, Ry, Rz subfc Rx, Rz, Ry

Add Extended XO-form

adde RT,RA,RB adde. RT,RA,RB addeo RT,RA,RB addeo. RT,RA,RB						(0E=0 (0E=0 (0E=1 (0E=1	Rc=1) Rc=0)
	31	RT	RA	RB	OE	138	Rc
	0	6	11	16	21 22		31

$$RT \leftarrow (RA) + (RB) + CA$$

The sum (RA) + (RB) + CA is placed into register RT.

Special Registers Altered:

CA CA32	
CRO	(if Rc=1)
SU UN UN33	(if ∩F_1)

Subtract From Extended XO-form

subfe RT,RA,RB subfe. RT,RA,RB subfeo RT,RA,RB subfeo. RT,RA,RB						(0E=0 (0E=0 (0E=1 (0E=1	Rc=1) Rc=0)
	31	RT	RA	RB	OE	136	Rc
	0	6	11	16	21 22		31

$$RT \leftarrow \neg(RA) + (RB) + CA$$

The sum $\neg (RA) + (RB) + CA$ is placed into register RT.

Special Registers Altered:

Add to Minus One Extended XO-form

addme RT,RA addme. RT,RA addmeo RT,RA addmeo. RT,RA			RT,RA RT,RA			(0E=0 (0E=0 (0E=1 (0E=1	Rc=1) Rc=0)
	31	RT	RA	///	0E 21 22	234	Rc

$$RT \leftarrow (RA) + CA - 1$$

The sum (RA) + CA + 64 1 is placed into register RT.

Special Registers Altered:

Add to Zero Extended XO-form

addze RT,RA addze. RT,RA addzeo RT,RA addzeo. RT,RA					(0E=0 (0E=0 (0E=1 (0E=1	Rc=1) Rc=0)
31	RT	RA	///	0E 21 22	202	Rc 31

$$RT \leftarrow (RA) + CA$$

The sum (RA) + CA is placed into register RT.

Special Registers Altered:

CAC	JA3.	2	
CR0			(if Rc=1)
S0 C	V	0V32	(if 0E=1)

Subtract From Minus One Extended XO-form

subfme RT,RA subfme. RT,RA subfmeo RT,RA subfmeo. RT,RA					(0E=0 (0E=0 (0E=1 (0E=1	Rc=1) Rc=0)
31	RT	RA	///	OE	232	Rc

$$RT \leftarrow \neg(RA) + CA - 1$$

The sum \neg (RA) + CA + 64 1 is placed into register RT.

Special Registers Altered:

CA CA32	
CRO	(if Rc=1)
SO OV OV32	(if 0E=1)

Subtract From Zero Extended XO-form

subfze subfze. subfzeo subfzeo.	F	RT,RA RT,RA RT,RA RT,RA			(0E=0 (0E=0 (0E=1 (0E=1	Rc=1) Rc=0)
31	RT	RA	///	OE	200	Rc

$$RT \leftarrow \neg(RA) + CA$$

The sum ¬(RA) + CA is placed into register RT.

Special Registers Altered:

CA CA32	
CRO	(if Rc=1)
SO OV OV32	(if ∩F=1)

Programming Note

The setting of CA and CA32 by the *Add* and *Subtract From* instructions, including the Extended versions thereof, is mode-dependent. If a sequence of these instructions is used to perform extended-precision addition or subtraction, the same mode should be used throughout the sequence.

Add Extended using alternate carry bit Z23-form

addex RT,RA,RB,CY 31 RT RA RB CY 170 0 6 11 16 21 23

if CY=0 then RT
$$\leftarrow$$
 (RA) + (RB) + OV

For CY=0, the sum (RA) + (RB) + 0V is placed into register RT.

For CY=0, 0V is set to 1 if there is a carry out of bit 0 of the sum in 64-bit mode or there is a carry out of bit 32 of the sum in 32-bit mode, and set to 0 otherwise. 0V32 is set to 1 if there is a carry out of bit 32 bit of the sum.

CY=1, CY=2, and CY=3 are reserved.

Special Registers Altered:

Programming Note

An **addc**-equivalent instruction using OV is not provided. An equivalent capability can be emulated by first initializing OV to 0, then using **addex**. OV can be initialized to 0 using **subfo**, subtracting any operand from itself.

Negate XO-form

neg neg. nego nego.	F	RT,RA RT,RA RT,RA RT,RA			(0E=0 R (0E=0 R (0E=1 R (0E=1 R	(c=1) (c=0)
31	RT	RA	///	OE	104	Rc

21 22

$$RT \leftarrow \neg(RA) + 1$$


The sum \neg (RA) + 1 is placed into register RT.

If the processor is in 64-bit mode and register RA contains the most negative 64-bit number $(0x8000_0000_0000_0000)$, the result is the most negative number and, if 0E=1, 0V is set to 1. If $(RA)_{32:63}$ contain the most negative 32-bit number $(0x8000_0000)$ and 0E=1, 0V32 is set to 1.

Similarly, if the processor is in 32-bit mode and $(RA)_{32:63}$ contain the most negative 32-bit number $(0x8000_0000)$, the low-order 32 bits of the result contain the most negative 32-bit number and, if 0E=1, 0V and 0V32 are set to 1.

Special Registers Altered:

Multiply Low Immediate D-form



$$prod_{0: 127} \leftarrow (RA) \times EXTS(SI)$$

RT $\leftarrow prod_{64: 127}$

The 64-bit first operand is (RA). The 64-bit second operand is the sign-extended value of the SI field. The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

None

Multiply Low Word XO-form

mullw	F	RT,RA,RB			(0E=0	Rc=0)
mullw.	F	RT,RA,RB			(0E=0	Rc=1)
mullwo	F	(0E=1	Rc=0)			
mullwo.	F	(0E=1	Rc=1)			
31	RT	RA	RB	OE	235	Rc

$$RT \leftarrow (RA)_{32:63} \times (RB)_{32:63}$$

The 32-bit operands are the low-order 32 bits of RA and of RB. The 64-bit product of the operands is placed into register RT.

If 0E=1 then 0V and 0V32 are set to 1 if the product cannot be represented in 32 bits.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

Programming Note

For *mulli* and *mullw*, the low-order 32 bits of the product are the correct 32-bit product for 32-bit mode.

For *mulli* and *mulld*, the low-order 64 bits of the product are independent of whether the operands are regarded as signed or unsigned 64-bit integers. For *mulli* and *mullw*, the low-order 32 bits of the product are independent of whether the operands are regarded as signed or unsigned 32-bit integers.

Multiply High Word XO-form

mulhw mulhw.		RT,RA,RB RT,RA,RB				(Rc=0) (Rc=1)
31	RT	RA	RB	/	75	Rc
0	6	11	16	21	22	31

$$\begin{array}{l} {\sf prod}_{0:\,63} \leftarrow ({\sf RA})_{\,32:\,63} \times ({\sf RB})_{\,32:\,63} \\ {\sf RT}_{32:\,63} \leftarrow {\sf prod}_{0:\,31} \\ {\sf RT}_{0:\,31} \leftarrow {\sf undefined} \end{array}$$

The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

CRO (bits 0:2 undefined in 64-bit mode) (if Rc=1)

Multiply High Word Unsigned XO-form

mulhwu mulhwu.		RT,RA,RB RT,RA,RB		(Rc=0) (Rc=1)		
31	RT	RΔ	RR	1	11	Ro

$$prod_{0: 63} \leftarrow (RA)_{32: 63} \times (RB)_{32: 63}$$

 $RT_{32: 63} \leftarrow prod_{0: 31}$
 $RT_{0: 31} \leftarrow undefined$

The 32-bit operands are the low-order 32 bits of RA and of RB. The high-order 32 bits of the 64-bit product of the operands are placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined.

Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.

Special Registers Altered:

CRO (bits 0:2 undefined in 64-bit mode) (if Rc=1)

Divide Word XO-form

0.4	БТ		 0.5	101	_
divwo.	F	RT,RA,RB		(0E=1	Rc=1)
divwo	F	RT,RA,RB		(0E=1	Rc=0)
divw.	F	RT,RA,RB		(0E=0	Rc=1)
divw	F	RT,RA,RB		(0E=0	Rc=0)

31	RT	RA	RB	0E	491	Ro
0	6	11	16	21	22	31

```
di vi dend_{0:\ 31} \leftarrow (RA)_{32:\ 63} di vi sor_{0:\ 31} \leftarrow (RB)_{32:\ 63} RT_{32:\ 63} \leftarrow di vi dend \div di vi sor RT_{0:\ 31} \leftarrow undefi ned
```

The 32-bit dividend is (RA) $_{32:63}$. The 32-bit divisor is (RB) $_{32:63}$. The 32-bit quotient is placed into RT $_{32:63}$. The contents of RT $_{0:31}$ are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < |di \vee i sor|$ if the dividend is nonnegative, and $-|di \vee i sor| < r \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000\_0000 \div -1 <anythi ng> ÷ 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if 0E=1 then OV and 0V32 are set to 1

Special Registers Altered:

CRO	(bits	s 0:2 undefined in 64-bit mode)	(if Rc=1)
S0	OV	0V32	(if $0E=1$)

Programming Note –

The 32-bit signed remainder of dividing (RA) $_{32:63}$ by (RB) $_{32:63}$ can be computed as follows, except in the case that (RA) $_{32:63}$ = -2³¹ and (RB) $_{32:63}$ = -1.

```
divw RT,RA,RB  # RT = quotient
mullw RT,RT,RB  # RT = quotient×divisor
subf RT,RT,RA  # RT = remainder
```

Divide Word Unsigned XO-form

	divwu divwu.	F F	(0E=0 I (0E=0 I	Rc=1)			
	divwuo divwuo.	F	(0E=1 (0E=1	,			
ĺ	31	RT	RA	RB	OE	459	Rc

21 22

```
\begin{array}{ll} \text{di vi dend}_{0:\;31} &\leftarrow (\text{RA})_{32:\;63} \\ \text{di vi sor}_{0:\;31} &\leftarrow (\text{RB})_{32:\;63} \\ \text{RT}_{32:\;63} &\leftarrow \text{di vi dend} \,\div\, \text{di vi sor} \\ \text{RT}_{0:\;31} &\leftarrow \text{undefi ned} \end{array}
```

The 32 bit dividend is $(RA)_{32:63}$. The 32-bit divisor is $(RB)_{32:63}$. The 32-bit quotient is placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.

If an attempt is made to perform the division

```
<anything> ÷ 0
```

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In this case, if 0E=1 then 0V and 0V32 are set to 1.

Special Registers Altered:

```
CR0 (bits 0:2 undefined in 64-bit mode) (if Rc=1) S0 0V 0V32 (if 0E=1)
```

Programming Note

The 32-bit unsigned remainder of dividing (RA) $_{32:\,63}$ by (RB) $_{32:\,63}$ can be computed as follows.

```
divwu RT,RA,RB  # RT = quotient
mullw RT,RT,RB  # RT = quotient×divisor
subf RT,RT,RA  # RT = remainder
```

Divide Word Extended XO-form

divwe	F	RT,RA,RB			(0E=0 F	(0=2S
divwe.	F	(0E=0 F	Rc=1)			
divweo	F	(0E=1 F	(0=2S			
divweo.	F	(0E=1 F	Rc=1)			
		ı				
31	RT	RA	RB	OE	427	Rc

di vi dend
$$_{0:63} \leftarrow (RA)_{32:63} \mid\mid ^{32}0$$
 di vi sor $_{0:31} \leftarrow (RB)_{32:63}$ RT $_{32:63} \leftarrow$ di vi dend \div di vi sor RT $_{0:31} \leftarrow$ undefi ned

The 64-bit dividend is $(RA)_{32:63}$ | | 32 0. The 32-bit divisor is (RB)_{32:63}. If the quotient can be represented in 32 bits, it is placed into $RT_{32.63}$. The contents of $RT_{0.31}$ are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < |divisor|$ if the dividend is nonnegative, and $-|\operatorname{divi}\operatorname{sor}| < r \le 0$ if the dividend is negative.

If the quotient cannot be represented in 32 bits, or if an attempt is made to perform the division

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if 0E=1 then 0V and 0V32 are set to 1.

Special Registers Altered:

CR0	(bits	0:2 undefined in 64-bit mode)	(if Rc=1)
SO	OV	OV32	(if 0E=1)

Divide Word Extended Unsigned XO-form

divweu divweu. divweuo divweuo.	F	RT,RA,RB RT,RA,RB RT,RA,RB RT,RA,RB			(0E=0 F (0E=0 F (0E=1 F (0E=1 F	Rc=1) Rc=0)
31	RT	RA	RB	OE	395	Rc

di vi dend_{0: 63}
$$\leftarrow$$
 (RA)_{32: 63} || ³²0 di vi sor_{0: 31} \leftarrow (RB)_{32: 63} RT_{32: 63} \leftarrow di vi dend \div di vi sor RT_{0: 31} \leftarrow undefi ned

The 64-bit dividend is $(RA)_{32:63} \parallel^{32} 0$. The 32-bit divisor is (RB)_{32:63}. If the quotient can be represented in 32 bits, it is placed into RT_{32-63} . The contents of RT_{0-31} are undefined. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.

If $(RA) \geq (RB)$, or if an attempt is made to perform the division

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if 0E=1 then 0V and 0V32 are set to 1.

CRO (bits 0:2 undefined in 64-bit mode)	(if Rc=1)
SO OV 0V32	(if 0E=1)

Programming Note

Unsigned long division of a 64-bit dividend contained in two 32-bit registers by a 32-bit divisor can be computed as follows. The algorithm is shown first, followed by Assembler code that implements the algorithm. The dividend is Dh || DI, the divisor is Dv, and the quotient and remainder are Q and R respectively, where these variables and all intermediate variables represent unsigned 32-bit integers. It is assumed that Dv > Dh, and that assigning a value to an intermediate variable assigns the low-order 32 bits of the value and ignores any higher-order bits of the value. (In both the algorithm and the Assembler code, "r1" and "r2" refer to "remainder 1" and "remainder 2", rather than to GPRs 1 and 2.)

Algorithm:

```
    3. q1 ← divweu Dh, Dv
    4. r1 ← -(q1 × Dv) # remainder of step 1 divide operation (see Note 1)
    5. q2 ← divwu Dl, Dv
```

divide operation

remainder of step 2

7. Q ← q1 + q2

6. $r2 \leftarrow DI - (q2 \times Dv)$

8. R ← r1 + r2

```
9. if (R < r2) \mid (R \ge Dv) then # (see Note 2)

Q \leftarrow Q + 1 # increment quotient

R \leftarrow R - Dv # decrement rem'der
```

Assembler Code:

```
# Dh in r4, Dl in r5
# Dv in r6
divweu r3,r4,r6
                      # q1
        r7,r5,r6
divwu
                      # q2
mullw
        r8,r3,r6
                      \# -r1 = q1 * Dv
                      # q2 * Dv
mullw
        r0,r7,r6
subf
        r10,r0,r5
                     \# r2 = D1 - (q2 * Dv)
add
        r3,r3,r7
                      \# Q = q1 + q2
                      #R = r1 + r2
subf
        r4, r8, r10
        r4,r10
                      # R < r2 ?
cmplw
blt
         *+12
                      # must adjust Q and R if yes
cmplw
        r4,r6
                      \# R \ge Dv ?
blt
         *+12
                     # must adjust Q and R if yes
                     \# Q = Q + 1
        r3,r3,1
addi
subf
        r4,r6,r4
                     \# R = R - Dv
# Quotient in r3
# Remainder in r4
```

Notes:

- 1. The remainder is Dh $\mid \mid ^{32}0 (q1 \land Dv)$. Because the remainder must be less than Dv and Dv $< 2^{32}$, the remainder is representable in 32 bits. Because the low-order 32 bits of Dh $\mid \mid ^{32}0$ are 0s, the remainder is therefore equal to the low-order 32 bits of $-(q1 \times Dv)$. Thus assigning $-(q1 \times Dv)$ to r1 yields the correct remainder.
- R is less than r2 (and also less than r1) if and only if the addition at step 6 carried out of 32 bits i.e., if and only if the correct sum could not be represented in 32 bits in which case the correct sum is necessarily greater than Dv.
- For additional information see the book Hacker's Delight, by Henry S. Warren, Jr., as potentially amended at the web site http://www.hackersdelight.org.

Modulo Signed Word X-form

modsw RT,RA,RB

31	RT	RA	RB	779	/
0	6	11	16	21	31

```
\begin{array}{lll} \text{di vi dend}_{0:\,31} & \leftarrow & (\text{RA})_{\,32:\,63} \\ \text{di vi sor}_{0:\,31} & \leftarrow & (\text{RB})_{\,32:\,63} \\ \text{RT}_{32:\,63} & \leftarrow & \text{di vi dend } \% \text{ di vi sor} \\ \text{RT}_{0:\,31} & \leftarrow & \text{undefi ned} \end{array}
```

The 32-bit dividend is $(RA)_{32:63}$. The 32-bit divisor is $(RB)_{32:63}$. The 32-bit remainder of the dividend divided by the divisor is placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined. The quotient is not supplied as a result.

Both operands and the remainder are interpreted as signed integers. The remainder is the unique signed integer that satisfies

```
remainder = dividend - (quotient × divisor)
```

where $0 \le \text{remainder} < |\text{divisor}|$ if the dividend is nonnegative, and $-|\text{divisor}| < \text{remainder} \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000_0000 % -1
<anythi ng> % 0
```

then the contents of register RT are undefined.

Special Registers Altered:

None

Modulo Unsigned Word X-form

moduw RT,RA,RB

31	RT	RA	RB	267	/
0	6	11	16	21	31

```
\begin{array}{lll} \text{di vi dend}_{0:\,31} & \leftarrow & (\text{RA})_{\,32:\,63} \\ \text{di vi sor}_{0:\,31} & \leftarrow & (\text{RB})_{\,32:\,63} \\ \text{RT}_{32:\,63} & \leftarrow & \text{di vi dend } \% \text{ di vi sor} \\ \text{RT}_{0:\,31} & \leftarrow & \text{undefi ned} \end{array}
```

The 32-bit dividend is $(RA)_{32:63}$. The 32-bit divisor is $(RB)_{32:63}$. The 32-bit remainder of the dividend divided by the divisor is placed into $RT_{32:63}$. The contents of $RT_{0:31}$ are undefined. The quotient is not supplied as a result.

Both operands and the remainder are interpreted as unsigned integers. The remainder is the unique signed integer that satisfies

```
remainder = dividend - (quotient × divisor)
```

where $0 \le \text{remainder} < \text{divisor}$.

If an attempt is made to perform any of the divisions

```
<anything> % 0
```

then the contents of register RT are undefined.

Special Registers Altered:

None

Deliver A Random Number X-form

darn

RT,L

31	RT	///	L	///	755	/
0	6	11	14	16	21	31

 $RT \leftarrow random(L)$

L	Format
0	³² 0 CRN _{0: 31}
1	CRN _{0: 63}
2	RRN _{0: 63}
3	reserved

Format above is for non-error conditions.

CRN = conditioned random number

RRN = raw random number

A raw random number is unconditioned noise source output. A conditioned random number has been processed by hardware to reduce bias.

Special Registers Altered:

none

- Programming Note

Programming Note

When the error value is obtained, software is expected to repeat the operation. If a non-error value has not been obtained after several attempts, a software random number generation method should be used. The recommended number of attempts may be implementation specific. In the absence of other guidance, ten attempts should be adequate.

Programming Note

The random number generator provided by this instruction is NIST SP800-90B and SP800-90C compliant to the extent possible given the completeness of the standards at the time the hardware is designed. The random number generator provides a minimum of 0.5 bits of entropy per bit.

3.3.9.1 64-bit Fixed-Point Arithmetic Instructions

Multiply Low Doubleword XO-form

mulld	F	RT,RA,RB			(0E=0	Rc=0)
mulld. RT,RA,RB						Rc=1)
mulldo RT,RA,RB						Rc=0)
mulldo.	ılldo. RT,RA,RB				(0E=1	Rc=1)
31	RT	RA	RB	OE	233	Rc
0	6	11	16	21 22		31

$$prod_{0: 127} \leftarrow (RA) \times (RB)$$

RT $\leftarrow prod_{64: 127}$

The 64-bit operands are (RA) and (RB). The low-order 64 bits of the 128-bit product of the operands are placed into register RT.

If 0E=1 then 0V and 0V32 are set to 1 if the product cannot be represented in 64 bits.

Both operands and the product are interpreted as signed integers.

Special Registers Altered:

Programming Note -

The XO-form *Multiply* instructions may execute faster on some implementations if RB contains the operand having the smaller absolute value.

Multiply High Doubleword XO-form

mulhd RT,RA,RB mulhd. RT,RA,RB						(Rc=0) (Rc=1)
31	RT 6	RA 11	RB 16	/ 21 22	73	Rc 31

$$\operatorname{prod}_{0: 127} \leftarrow (\operatorname{RA}) \times (\operatorname{RB})$$
 RT $\leftarrow \operatorname{prod}_{0: 63}$

The 64-bit operands are (RA) and (RB). The high-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as signed integers.

Special Registers Altered: CRO (if Rc=1)

Multiply High Doubleword Unsigned XO-form

mulhdu	RT,RA,RB				(Rc=0)		
mulhdu.	RT,RA,RB				(Rc=1)		
31	RT 6	RA 11	RB	/ 21 22	9	Rc 31	

$$\begin{array}{l} \operatorname{prod}_{0:\;127} \,\leftarrow\, (\operatorname{RA}) \,\times\, (\operatorname{RB}) \\ \operatorname{RT} \,\leftarrow\, \operatorname{prod}_{0:\;63} \end{array}$$

The 64-bit operands are (RA) and (RB). The high-order 64 bits of the 128-bit product of the operands are placed into register RT.

Both operands and the product are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero.

Multiply-Add High Doubleword VA-form

maddhd

RT,RA.RB,RC

4	RT	RA	RB	RC	48	
0	6	11	16	21	26	31

$$\begin{array}{l} \operatorname{prod}_{0:\;127} \leftarrow (\operatorname{RA}) \; \times \; (\operatorname{RB}) \\ \operatorname{sum}_{0:\;127} \; \leftarrow \; \operatorname{prod} \; + \; \operatorname{EXTS}(\operatorname{RC}) \\ \operatorname{RT} \; \leftarrow \; \operatorname{sum}_{0:\;63} \end{array}$$

The 64-bit operands are (RA), (RB), and (RC). The 128-bit product of the operands (RA) and (RB) is added to (RC). The high-order 64 bits of the 128-bit sum are placed into register RT.

All three operands and the result are interpreted as signed integers.


Special Registers Altered:

None

Multiply-Add High Doubleword Unsigned VA-form

maddhdu

RT,RA.RB,RC



$$\begin{array}{l} \operatorname{prod}_{0:\;127} \leftarrow (\operatorname{RA}) \times (\operatorname{RB}) \\ \operatorname{sum}_{0:\;127} \leftarrow \operatorname{prod} + \operatorname{EXTZ}(\operatorname{RC}) \\ \operatorname{RT} \leftarrow \operatorname{sum}_{0:\;63} \end{array}$$

The 64-bit operands are (RA), (RB), and (RC). The 128-bit product of the operands (RA) and (RB) is added to (RC). The high-order 64 bits of the 128-bit sum are placed into register RT.

All three operands and the result are interpreted as unsigned integers.

Special Registers Altered:

None

Multiply-Add Low Doubleword VA-form

maddld

RT,RA.RB,RC

	4	RT	RA	RB	RC	51	
(0	6	11	16	21	26	31

$$\begin{array}{l} \operatorname{prod}_{0:\;127} \leftarrow (\operatorname{RA}) \times (\operatorname{RB}) \\ \operatorname{sum}_{0:\;127} \leftarrow \operatorname{prod} + \operatorname{EXTS}(\operatorname{RC}) \\ \operatorname{RT} \leftarrow \operatorname{sum}_{64:\;127} \end{array}$$

The 64-bit operands are (RA), (RB), and (RC). The 128-bit product of the operands (RA) and (RB) is added to (RC). The low-order 64 bits of the 128-bit sum are placed into register RT.

All three operands and the result are interpreted as signed integers.

Special Registers Altered:

None

Divide Doubleword XO-form

divd divd.	RT,RA,RB RT.RA.RB				(0E=0 R (0E=0 R	,
divdo	RT,RA,RB				(OE=1 R	c=0)
divdo.	F	(0E=1 R	c=1)			
31	RT	RA	RB	OE	489	Rc

21 22

```
di vi dend_{0:63} \leftarrow (RA)
di vi sor_{0:63} \leftarrow (RB)
RT \leftarrow di vi dend \div di vi sor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < |divisor|$ if the dividend is nonnegative, and $-|divisor| < r \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

$$0x8000_0000_0000_0000 \div -1$$
 ÷ 0

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if OE=1 then OV and OV32 are set to 1.

Special Registers Altered:

CRO	1		(if Rc=1)
S0	٥V	0V32	(if OE=1)

Programming Note

The 64-bit signed remainder of dividing (RA) by (RB) can be computed as follows, except in the case that (RA) = -2^{63} and (RB) = -1.

```
divd RT,RA,RB  # RT = quotient
mulld RT,RT,RB  # RT = quotient×divisor
subf RT,RT,RA  # RT = remainder
```

Divide Doubleword Unsigned XO-form

	divdu divdu.	F F	`	Rc=0) Rc=1)			
divduo RT,RA,RB divduo. RT,RA,RB					`	Rc=0) Rc=1)	
	31	RT	RA	RB	OE	457	Rc
	0	6	I11	116	121122		31

```
di vi dend_{0: 63} \leftarrow (RA)
di vi sor_{0: 63} \leftarrow (RB)
RT \leftarrow di vi dend \div di vi sor
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit quotient is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.

If an attempt is made to perform the division

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In this case, if 0E=1 then 0V and 0V32 are set to 1.

Special Registers Altered:

CRO		(if Rc=1)
SO OV	0V32	(if 0E=1)

Programming Note -

The 64-bit unsigned remainder of dividing (RA) by (RB) can be computed as follows.

```
divdu RT,RA,RB # RT = quotient
mulld RT,RT,RB # RT = quotient×divisor
subf RT,RT,RA # RT = remainder
```

Divide Doubleword Extended XO-form

divde	RT,RA,RB	(0E=0 Rc=0)
divde.	RT,RA,RB	(0E=0 Rc=1)
divdeo	RT,RA,RB	(0E=1 Rc=0)
divdeo.	RT,RA,RB	(0E=1 Rc=1)

31	RT	RA	RB	0E	425	Rc
0	6	11	16	21		31

$$\begin{array}{l} \text{di vi dend}_{0:\;127} \leftarrow (\text{RA}) \;\;||\;\;^{64}\text{O} \\ \text{di vi sor}_{0:\;63} \leftarrow (\text{RB}) \\ \text{RT} \leftarrow \text{di vi dend} \; \div \; \text{di vi sor} \end{array}$$

The 128-bit dividend is (RA) | | 640. The 64-bit divisor is (RB). If the quotient can be represented in 64 bits, it is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as signed integers. The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where 0 ≤ r < |di vi sor| if the dividend is nonnegative, and $-|\operatorname{divi}\operatorname{sor}| < r \le 0$ if the dividend is negative.

If the quotient cannot be represented in 64 bits, or if an attempt is made to perform the division

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT. GT. and EQ bits of CR Field 0. In these cases, if 0E=1 then 0V and 0V32 are set to 1.

Special Registers Altered:

Divide Doubleword Extended Unsigned XO-form

divdeu	RT,RA,RB	(0E=0	Rc=0)
divdeu.	RT,RA,RB	(0E=0	Rc=1)
divdeuo	RT,RA,RB	(0E=1	Rc=0)
divdeuo.	RT,RA,RB	(0E=1	Rc=1)

31	RT	RA	RB	0E	393	Rc
0	6	11	16	21 22		31

$$\begin{array}{l} \text{di vi dend}_{0:\;127} \leftarrow (\text{RA}) \;\;||\;\;^{64}\text{O} \\ \text{di vi sor}_{0:\;63} \leftarrow (\text{RB}) \\ \text{RT} \leftarrow \text{di vi dend} \; \div \; \text{di vi sor} \end{array}$$

The 128-bit dividend is (RA) || 640. The 64-bit divisor is (RB). If the quotient can be represented in 64 bits, it is placed into register RT. The remainder is not supplied as a result.

Both operands and the quotient are interpreted as unsigned integers, except that if Rc=1 the first three bits of CR Field 0 are set by signed comparison of the result to zero. The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < di vi sor$.

If $(RA) \ge (RB)$, or if an attempt is made to perform the division

$$\div$$
 0

then the contents of register RT are undefined as are (if Rc=1) the contents of the LT, GT, and EQ bits of CR Field 0. In these cases, if 0E=1 then 0V and 0V32 are set to 1.

Special Registers Altered:

Programming Note -

Unsigned long division of a 128-bit dividend contained in two 64-bit registers by a 64-bit divisor can be accomplished using the technique described in the Programming Note with the divweu instruction description: divd[e]u would be used instead of divw[e]u (and cmpld instead of cmplw, etc.).

Modulo Signed Doubleword X-form

modsd RT,RA,RB

31	RT	RA	RB	777	/
0	6	11	16	21	31

The 64-bit dividend is (RA). The 64-bit divisor is (RB).

```
\begin{array}{ll} \text{dividend} \; \leftarrow \; (\text{RA}) \\ \text{divisor} \; \leftarrow \; (\text{RB}) \\ \text{RT} & \leftarrow \; \text{dividend} \; \% \; \text{divisor} \end{array}
```

The 64-bit remainder of the dividend divided by the divisor is placed into register RT. The quotient is not supplied as a result.

Both operands and the remainder are interpreted as signed integers. The remainder is the unique signed integer that satisfies

```
remainder = dividend - (quotient x divisor)
```

where $0 \le \text{remainder} < |\text{divisor}|$ if the dividend is nonnegative, and $-|\text{divisor}| < \text{remainder} \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

```
<anythi ng> % 0
0x8000_0000_0000_0000 % -1
```

then the contents of register RT are undefined.

Special Registers Altered:

None

Modulo Unsigned Doubleword X-form

nodud	F	RT,RA,RB	

31	RT	RA	RB	265	/
0	6	11	16	21	31

```
\begin{array}{ll} \text{di vi dend} \; \leftarrow \; (\text{RA}) \\ \text{di vi sor} \; \; \leftarrow \; (\text{RB}) \\ \text{RT} \qquad \; \leftarrow \; \text{di vi dend} \; \% \; \text{di vi sor} \end{array}
```

The 64-bit dividend is (RA). The 64-bit divisor is (RB). The 64-bit remainder of the dividend divided by the divisor is placed into register RT. The quotient is not supplied as a result.

Both operands and the remainder are interpreted as unsigned integers. The remainder is the unique signed integer that satisfies

```
remainder = dividend - (quotient × divisor)
```

where $0 \le \text{remainder} < \text{divisor}$.

If an attempt is made to perform any of the divisions

```
<anything> % 0
```

then the contents of register RT are undefined.

Special Registers Altered:

None

3.3.10 Fixed-Point Compare Instructions

The fixed-point *Compare* instructions compare the contents of register RA with (1) the sign-extended value of the SI field, (2) the zero-extended value of the UI field, or (3) the contents of register RB. The comparison is signed for *cmpi* and *cmp*, and unsigned for *cmpli* and *cmpl*.

The L field controls whether the operands are treated as 64-bit or 32-bit quantities, as follows:

L	Operand length
0	32-bit operands
1	64-bit operands

When the operands are treated as 32-bit signed quantities, bit 32 of the register (RA or RB) is the sign bit.

The *Compare* instructions set one bit in the leftmost three bits of the designated CR field to 1, and the other two to 0. XER_{SO} is copied to bit 3 of the designated CR field.

The CR field is set as follows

Bit Name Description

```
0 LT (RA) < SI or (RB) (signed comparison)
(RA) < U UI or (RB) (unsigned comparison)

1 GT (RA) > SI or (RB) (signed comparison)
(RA) > U UI or (RB) (unsigned comparison)

2 EQ (RA) = SI, UI, or (RB)

3 SO Summary Overflow from the XER
```

Extended mnemonics for compares

A set of extended mnemonics is provided so that compares can be coded with the operand length as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the *Compare* instructions. See Appendix C for additional extended mnemonics.

Compare Immediate D-form

cmpi BF,L,RA,SI

11	BF	/	L RA	SI
0	6	9	10 11	16 3

```
\begin{array}{ccccc} \text{if L} = \text{0 then a} \leftarrow \text{EXTS}((\text{RA})_{32:63}) \\ & \text{else a} \leftarrow (\text{RA}) \\ \text{if a < EXTS}(\text{SI}) \text{ then c} \leftarrow \text{0b100} \\ \text{else if a > EXTS}(\text{SI}) \text{ then c} \leftarrow \text{0b010} \\ \text{else} & \text{c} \leftarrow \text{0b001} \\ \text{CR}_{4\times \text{BF}+32:} \underset{4\times \text{BF}+35}{\times} \leftarrow \text{c} \mid \mid \text{XER}_{\text{SO}} \end{array}
```

The contents of register RA ((RA) $_{32:63}$ sign-extended to 64 bits if L=0) are compared with the sign-extended value of the SI field, treating the operands as signed integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF


Extended Mnemonics:

Examples of extended mnemonics for *Compare Immediate*:

Extend	ed mnemonic:	Equiva	lent to:
cmpdi	Rx, val ue	cmpi	0, 1, Rx, val ue
cmpwi	cr3. Rx. val ue	cmpi	3. 0. Rx. val ue

Compare X-form

cmp BF,L,RA,RB



The contents of register RA ($(RA)_{32:63}$ if L=0) are compared with the contents of register RB ($(RB)_{32:63}$ if L=0), treating the operands as signed integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF

Extended Mnemonics:

Examples of extended mnemonics for Compare:

Extend	led mnemonic:	Equiva	lent to:
cmpd	Rx, Ry	cmp	0, 1, Rx, Ry
cmpd	cr3, Rx, Ry	стр	3, 0, Rx, Ry

Compare Logical Immediate D-form

cmpli BF,L,RA,UI

10	BF	/	L	RA	UI	1
0	6	9	10	11	16 31	ı

The contents of register RA ((RA) $_{32:63}$ zero-extended to 64 bits if L=0) are compared with $^{48}0~||~$ UI , treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF


Extended Mnemonics:

Examples of extended mnemonics for *Compare Logical Immediate*:

Extended mnemonic:		Equivalent to:		
cmpl di	Rx, val ue	cmpl i	0, 1, Rx, val ue	
cmpl wi	cr3, Rx, val ue	cmpli	3, 0, Rx, val ue	

Compare Logical X-form

cmpl BF,L,RA,RB



```
if L = 0 then a \leftarrow {}^{32}0 \mid \mid (RA)_{32:63}

b \leftarrow {}^{32}0 \mid \mid (RB)_{32:63}

else a \leftarrow (RA)

b \leftarrow (RB)

if a <^u b then c \leftarrow 0b100

else if a >^u b then c \leftarrow 0b010

else c \leftarrow 0b001

c \leftarrow 0b001

c \leftarrow 0b001

c \leftarrow 0b001
```

The contents of register RA ((RA) $_{32:63}$ if L=0) are compared with the contents of register RB ((RB) $_{32:63}$ if L=0), treating the operands as unsigned integers. The result of the comparison is placed into CR field BF.

Special Registers Altered:

CR field BF

Extended Mnemonics:

Examples of extended mnemonics for Compare Logical:

Extende	d mnemonic:	Equiva	ient to:
cmpl d	Rx, Ry	cmpl	0, 1, Rx, Ry
cmpl w	cr3, Rx, Ry	cmpl	3, 0, Rx, Ry

3.3.10.1 Character-Type Compare Instructions

Compare Ranged Byte X-form

cmprb BF,L,RA,RB 31 BF RΒ 192 RA src1 $\leftarrow \text{EXTZ}((\text{RA})_{56:63})$ $src21hi \leftarrow EXTZ((RB)_{32:39})$ $src21lo \leftarrow EXTZ((RB)_{40: 47})$ $src22hi \leftarrow EXTZ((RB)_{48:55})$ $src22Io \leftarrow EXTZ((RB)_{56:63})$ if L=0 then $in_range \leftarrow (src22lo \leq src1) \& (src1 \leq src22hi)$ $in_range \leftarrow ((src21lo \leq src1) \& (src1 \leq src21hi))$ $((src22lo \le src1) \& (src1 \le src22hi))$ $CR_{4\times BF+32: 4\times BF+35} \leftarrow Ob0 \mid\mid in_range \mid\mid Ob00$

Let src1 be the unsigned integer value in bits 56:63 of register RA.

Let src21hi be the unsigned integer value in bits 32:39 of register RB.

Let src21l o be the unsigned integer value in bits 40:47 of register RB.

Let src22hi be the unsigned integer value in bits 48:55 of register RB.

Let src22l o be the unsigned integer value in bits 56:63 of register RB.

Let x be considered "in range" of y: z if the value x is greater than or equal to the value y and the value x is less than or equal to the value z.

When L=0, the value in_range is set to 1 if src1 is in range of src22lo: src22hi. Otherwise, the value in_range is set to 0.

When L=1, the value in_range is set to 1 if either src1 is in range of src21lio: src21hi, or src1 is in range of src22lio: src22hi. Otherwise, the value in_range is set to 0.

CR field BF is set to the value 0b0 concatenated with in_range concatenated with 0b00.

Special Registers Altered:

CR field BF

Programming Note

cmprb is useful for implementing character typing functions such as i sal pha(), i sdi gi t(), i supper(), and i sl ower() that are implemented using one or two range compares of the character.

A single-range compare can be implemented with an *addi* to load the upper and lower bounds in the range, such as i sdi gi t().

addi rRNG,0,0x3930 ; loads ASCII values for '9' ; and '0' into rRNG cmprb crTGT,0,rCHAR,rRNG ; perform range compare ; sets CR field TGT to ; indicate in range

A combination of *addi-addis* can be used to set up 2 ranges, such as for i sal pha().

addi rRNG, O, Ox7A61 ; loads ASCII values for 'z' ; and 'a' into rRNG addis rRNG, rRNG, Ox5A41 ; appends ASCII values for 'Z' ; and 'A' into rRNG cmprb crTGT, 1, rCHAR, rRNG ; perform range compare on ; character in rCHAR, : setting CR field TGT to ; indicate in range

Compare Equal Byte X-form

cmpeqb

BF,RA,RB

31	BF	//	RA	RB	224	/
0	6	9	11	16	21	31

 $src1 \leftarrow GPR[RA]. bit[56:63]$

$$\begin{array}{l} \text{match} \leftarrow (\text{src1} = (\text{RB})_{00:\ 07}) \mid \\ (\text{src1} = (\text{RB})_{08:\ 15}) \mid \\ (\text{src1} = (\text{RB})_{16:\ 23}) \mid \\ (\text{src1} = (\text{RB})_{24:\ 31}) \mid \\ (\text{src1} = (\text{RB})_{32:\ 39}) \mid \\ (\text{src1} = (\text{RB})_{40:\ 47}) \mid \\ (\text{src1} = (\text{RB})_{48:\ 55}) \mid \\ (\text{src1} = (\text{RB})_{56:\ 63}) \end{array}$$

 $\text{CR}_{4\times \text{BF}+32:\; 4\times \text{BF}+35} \leftarrow \text{ObO} \; || \; \text{match} \; || \; \text{ObOO}$

CR field BF is set to indicate if the contents of bits 56:63 of register RA are equal to the contents of any of the 8 bytes in register RB.

Results are undefined in 32-bit mode.

Special Registers Altered:

CR field BF

Programming Note -

cmpeqb is useful for implementing character typing functions such as isspace() that are implemented by comparing the character to 1 or more values.

A function such as i sspace() can be implemented by loading the 6 byte codes corresponding to characters considered as whitespace (HT, LF, VT, FF, CR, and SP) and using the cmpeb to compare the subject character to those 6 values to determine if any match occurs.

```
I dx
        rSPC, WS_CHARS
                           ; rSPC = 0x0909_090A_0B0C_0D20
                               load rSPC with all 6 ASCII
                               values corresponding to
                               whi te spaces
cmpeqb 2, cr1, rCHAR, rSPC
                           ; perform match compare on
                               character in rCHAR with
                               byte values in rSPC
```

In this case, the byte code for HT (0x09) was replicated to fill the all 8 bytes to avoid a potential miscompare.

3.3.11 Fixed-Point Trap Instructions

The *Trap* instructions are provided to test for a specified set of conditions. If any of the conditions tested by a *Trap* instruction are met, the system trap handler is invoked. If none of the tested conditions are met, instruction execution continues normally.

The contents of register RA are compared with either the sign-extended value of the SI field or the contents of register RB, depending on the *Trap* instruction. For *tdi* and *td*, the entire contents of RA (and RB) participate in the comparison; for *twi* and *tw*, only the contents of the low-order 32 bits of RA (and RB) participate in the comparison.

This comparison results in five conditions which are ANDed with TO. If the result is not 0 the system trap handler is invoked. These conditions are as follows.

TO Bit ANDed with Condition

- 0 Less Than, using signed comparison
- 1 Greater Than, using signed comparison
- 2 Equal
- 3 Less Than, using unsigned comparison
- 4 Greater Than, using unsigned comparison

Extended mnemonics for traps

A set of extended mnemonics is provided so that traps can be coded with the condition as part of the mnemonic rather than as a numeric operand. Some of these are shown as examples with the Trap instructions. See Appendix C for additional extended mnemonics.

Trap Word Immediate D-form

twi TO,RA,SI

3	TO	RA	SI	1
0	6	11	16 3	1

The contents of RA_{32:63} are compared with the sign-extended value of the SI field. If any bit in the T0 field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III). **Special Registers Altered:**

None


Extended Mnemonics:

Examples of extended mnemonics for *Trap Word Immediate*:

Extended mnemonic: Equivalent to: twgti Rx, val ue tw 8, Rx, val ue twll ei Rx, val ue tw 6, Rx, val ue

Trap Word X-form

tw TO,RA,RB



 $\begin{array}{l} a \leftarrow \mathsf{EXTS}((\mathsf{RA})_{32:\,63}) \\ b \leftarrow \mathsf{EXTS}((\mathsf{RB})_{32:\,63}) \\ \text{if } (a < b) \& \mathsf{TO}_0 \text{ then TRAP} \\ \text{if } (a > b) \& \mathsf{TO}_1 \text{ then TRAP} \\ \text{if } (a = b) \& \mathsf{TO}_2 \text{ then TRAP} \\ \text{if } (a <^u b) \& \mathsf{TO}_3 \text{ then TRAP} \\ \text{if } (a >^u b) \& \mathsf{TO}_4 \text{ then TRAP} \\ \text{if } (a >^u b) \& \mathsf{TO}_4 \text{ then TRAP} \\ \end{array}$

The contents of $RA_{32: 63}$ are compared with the contents of $RB_{32: 63}$. If any bit in the T0 field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III). **Special Registers Altered:**

None

Extended Mnemonics:

Examples of extended mnemonics for Trap Word:

Extende	ed mnemonic:	Equiva	alent to:
tweq	Rx, Ry	tw	4, Rx, Ry
twl ge	Rx, Ry	tw	5, Rx, Ry
trap		tw	31, 0, 0

3.3.11.1 64-bit Fixed-Point Trap Instructions

Trap Doubleword Immediate D-form

tdi TO,RA,SI

2	TO	RA	SI
0	6	11	16 31

 $\begin{array}{l} a \leftarrow (\text{RA}) \\ b \leftarrow \text{EXTS(SI)} \\ \text{if } (a < b) \& \text{TO}_0 \text{ then TRAP} \\ \text{if } (a > b) \& \text{TO}_1 \text{ then TRAP} \\ \text{if } (a = b) \& \text{TO}_2 \text{ then TRAP} \\ \text{if } (a <^u b) \& \text{TO}_3 \text{ then TRAP} \\ \text{if } (a >^u b) \& \text{TO}_4 \text{ then TRAP} \\ \end{array}$

The contents of register RA are compared with the sign-extended value of the SI field. If any bit in the TO field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III).

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Trap Double-word Immediate*:

Extended mnemonic: Equivalent to:

tdl ti Rx, val ue tdi 16, Rx, val ue tdnei Rx, val ue tdi 24, Rx, val ue

Trap Doubleword X-form

td TO,RA,RB

31	TO	RA	RB	68	/
0	6	11	16	21	31

 $\begin{array}{l} a \leftarrow (RA) \\ b \leftarrow (RB) \\ \text{if } (a < b) \& TO_0 \text{ then TRAP} \\ \text{if } (a > b) \& TO_1 \text{ then TRAP} \\ \text{if } (a = b) \& TO_2 \text{ then TRAP} \\ \text{if } (a < ^u b) \& TO_3 \text{ then TRAP} \\ \text{if } (a > ^u b) \& TO_4 \text{ then TRAP} \\ \end{array}$

The contents of register RA are compared with the contents of register RB. If any bit in the T0 field is set to 1 and its corresponding condition is met by the result of the comparison, the system trap handler is invoked.

If the trap conditions are met, this instruction is context synchronizing (see Book III).

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Trap Double-word*:

Extended mnemonic:		Equiva	alent to:
tdge	Rx, Ry	td	12, Rx, Ry
tdl nl	Rx, Ry	td	5, Rx, Ry

3.3.12 Fixed-Point Select

Integer Select A-form

isel RT,RA,RB,BC

31	RT	RA	RB	BC	15	/
0	6	11	16	21	26	31

```
if RA=0 then a \leftarrow 0 else a \leftarrow (RA) if CR_{BC+32}=1 then RT \leftarrow a else RT \leftarrow (RB)
```

If the contents of bit BC+32 of the Condition Register are equal to 1, then the contents of register RA (or 0) are placed into register RT. Otherwise, the contents of register RB are placed into register RT.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Integer Select.

Extended mnemonic:		Equiva	lent to:
isellt	Rx, Ry, Rz	i sel	Rx, Ry, Rz, 0
i sel gt	Rx, Ry, Rz	i sel	Rx, Ry, Rz, 1
i sel eq	Rx, Ry, Rz	i sel	Rx, Ry, Rz, 2

3.3.13 Fixed-Point Logical Instructions

The *Logical* instructions perform bit-parallel operations on 64-bit operands.

The X-form Logical instructions with Rc=1, and the D-form *Logical* instructions *andi.* and *andis.*, set the first three bits of CR Field 0 as described in Section 3.3.8, "Other Fixed-Point Instructions" on page 74. The Logical instructions do not change the S0, 0V, 0V32, CA, and CA32 bits in the XER.

Extended mnemonics for logical operations

Extended mnemonics are provided that generate two different types of "no-ops" (instructions that do nothing). The first type is the preferred form, which is optimized to minimize its use of the processor's execution resources. This form is based on the *OR Immediate* instruction. The second type is the executed form, which is intended to consume the same amount of the processor's execution resources as if it were not a

no-op. This form is based on the *XOR Immediate* instruction. (There are also no-ops that have other uses, such as affecting program priority, for which extended mnemonics have not been defined.)

Extended mnemonics are provided that use the *OR* and *NOR* instructions to copy the contents of one register to another, with and without complementing. These are shown as examples with the two instructions.

See Appendix C, "Assembler Extended Mnemonics" on page 1021 for additional extended mnemonics.

Programming Note -

Warning: Some forms of no-op may have side effects such as affecting program priority. Programmers should use the preferred no-op unless the side effects of some other form of no-op are intended.

AND Immediate D-form

andi. RA,RS,UI

28	RS	RA	UI
0	6	11	16 31

$$RA \leftarrow (RS) \& (^{48}O || UI)$$

The contents of register RS are ANDed with ⁴⁸0 || UI and the result is placed into register RA.

Special Registers Altered:

CRO

AND Immediate Shifted D-form

andis. RA,RS,UI

29	RS	RA	UI	
0	6	11	16	31

$$RA \leftarrow (RS) \& (^{32}O || UI || ^{16}O)$$

The contents of register RS are ANDed with $^{32}0~\mid\mid$ UI $\mid\mid$ $^{16}0$ and the result is placed into register RA

Special Registers Altered:

CR0

OR Immediate D-form

ori RA,RS,UI

24	RS	RA	UI	
0	6	11	16	31

$$RA \leftarrow (RS) \mid (^{48}O \mid \mid UI)$$

The contents of register RS are ORed with ⁴⁸0 || UI and the result is placed into register RA.

The preferred "no-op" (an instruction that does nothing) is:

ori 0,0,0

Some other forms of *ori* Rx,Rx,0 provide special functions; see Section 9.2.1 of Book III.

Special Registers Altered:

None

Extended Mnemonics:

Example of extended mnemonics for OR Immediate:

Extended mnemonic: Equivalent to:
no-op ori 0.0.0

31

OR Immediate Shifted D-form

 oris
 RA,RS,UI

 25
 RS
 RA
 UI

$$RA \leftarrow (RS) \mid (^{32}0 \mid \mid UI \mid \mid ^{16}0)$$

The contents of register RS are ORed with $^{32}0~||~$ UI ~||~ $^{16}0$ and the result is placed into register $_{\rm PA}$

Special Registers Altered:

None

XOR Immediate D-form

xori RA,RS,UI

26	RS	RA	UI	
0	6	11	16	31

$$RA \leftarrow (RS) XOR (^{48}O \mid \mid UI)$$

The contents of register RS are XORed with ⁴⁸0 || UI and the result is placed into register RA.

The executed form of a "no-op" (an instruction that does nothing, but consumes execution resources nevertheless) is:

Special Registers Altered:

None

Extended Mnemonics:

Example of extended mnemonics for XOR Immediate:

Extended mnemonic: Equivalent to: xnop xori 0,0,0

Programming Note

The executed form of no-op should be used only when the intent is to alter the timing of a program.

XOR Immediate Shifted D-form

xoris RA,RS,UI

27	RS	RA	UI	
0	6	11	16 3	1

$$RA \leftarrow (RS) \ XOR \ (^{32}O \ || \ UI \ || \ ^{16}O)$$

The contents of register RS are XORed with $^{32}\mathrm{O}$ || UI || $^{16}\mathrm{O}$ and the result is placed into register 16

Special Registers Altered:

None

AND X-form

and RA,RS,RB (Rc=0) and. RA,RS,RB (Rc=1)

31	RS	RA	RB	28	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \& (RB)$$

The contents of register RS are ANDed with the contents of register RB and the result is placed into register RA.

Some forms of **and** Rx, Rx, Rx provide special functions; see Section 11.3 of Book III.

Special Registers Altered:

XOR X-form

xor RA,RS,RB (Rc=0) xor. RA,RS,RB (Rc=1)

31	RS	RA	RB	316	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \oplus (RB)$$

The contents of register RS are XORed with the contents of register RB and the result is placed into register RA.

Special Registers Altered:

NAND X-form

 $\begin{array}{ccc} \text{nand} & \text{RA,RS,RB} & \text{(Rc=0)} \\ \text{nand.} & \text{RA,RS,RB} & \text{(Rc=1)} \\ \end{array}$

31	RS	RA	RB	476	Rc
0	6	11	16	21	31

$$RA \leftarrow \neg((RS) \& (RB))$$

The contents of register RS are ANDed with the contents of register RB and the complemented result is placed into register RA.

Special Registers Altered:

Programming Note -

nand or **nor** with RS=RB can be used to obtain the one's complement.

Book I

OR X-form

(Rc=1)

31	RS	RA	RB	444	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \mid (RB)$$

The contents of register RS are ORed with the contents of register RB and the result is placed into register RA.

Some forms of *or Rx,Rx,Rx* provide special functions; see Section 3.2 of Book II and Section 4.3.3 of Book II.

Special Registers Altered:

Extended Mnemonics:

Example of extended mnemonics for OR:

Extended mnemonic:		Equivalent to:	
mr	Rx, Ry	or	Rx, Ry, Ry

OR with Complement X-form

orc	RA,RS,RB	(Rc=0)
orc.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	412	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \mid \neg (RB)$$

The contents of register RS are ORed with the complement of the contents of register RB and the result is placed into register RA.

Special Registers Altered:

NOR X-form

nor	RA,RS,RB	(Rc=0)
nor.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	124	Ro
0	6	11	16	21	31

$$RA \leftarrow \neg((RS) \mid (RB))$$

The contents of register RS are ORed with the contents of register RB and the complemented result is placed into register RA.

Special Registers Altered:

Extended Mnemonics:

Example of extended mnemonics for NOR:

Extended	mnemonic:	Equivalen	t to:
not	Rx, Ry	nor	Rx, Ry, Ry

Equivalent X-form

eqv RA,RS,RB eqv. RA,RS,RB		•			(Rc=0) (Rc=1)
31	RS	RΔ	RR	284	Ro

$$RA \leftarrow (RS) \equiv (RB)$$

The contents of register RS are XORed with the contents of register RB and the complemented result is placed into register RA.

Special Registers Altered:

AND with Complement X-form

andc	RA,RS,RB	(Rc=0)
andc.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	60	Rc
0	6	11	16	21	31

$$RA \leftarrow (RS) \& \neg (RB)$$

The contents of register RS are ANDed with the complement of the contents of register RB and the result is placed into register RA.

Extend Sign Byte X-form

31	PS	РΛ	111	954	Po		
extsb.	F	RA,RS			(Rc=1)		
extsb	RA,RS				(Rc=0)		

31	RS	RA	///	954	Rc
0	6	11	16	21	31

$$S \leftarrow (RS)_{56}$$

 $RA_{56: 63} \leftarrow (RS)_{56: 63}$
 $RA_{0: 55} \leftarrow ^{56}S$

(RS)_{56: 63} are placed into RA_{56: 63}. RA_{0: 55} are filled with a copy of $(RS)_{56}$.

Special Registers Altered:

CR0 (if Rc=1)

Extend Sign Halfword X-form

extsh.		RA,RS RA,RS			(RC=0) (RC=1)
31	RS	RA	///	922	Rc

$$\begin{array}{l} \text{S} \leftarrow (\text{RS})_{48} \\ \text{RA}_{48: \ 63} \leftarrow (\text{RS})_{48: \ 63} \\ \text{RA}_{0: \ 47} \leftarrow {}^{48}\text{S} \end{array}$$

 $(\text{RS})_{48:\,63}$ are placed into $\text{RA}_{48:\,63}.$ $\text{RA}_{0:\,47}$ are filled with a copy of $(RS)_{48}$.

Special Registers Altered:

CR0 (if Rc=1)

Compare Bytes X-form

RA,RS,RB cmpb

31	RS	RA	RB	508	R
0	6	11	16	21	31

do n = 0 to 7
if RS_{8×n: 8×n+7} = (RB)_{8×n: 8×n+7} then
$$RA_{8\times n: 8\times n+7} \leftarrow {}^{8}1$$
 else $RA_{8\times n: 8\times n+7} \leftarrow {}^{8}0$

Each byte of the contents of register RS is compared to each corresponding byte of the contents in register RB. If they are equal, the corresponding byte in RA is set to 0xFF. Otherwise the corresponding byte in RA is set to 0x00.

Special Registers Altered:

None

Count Leading Zeros Word X-form

cntlzw cntlzw. F	FA,RS (RA,RS Rc=1)			(Rc=0)
31	RS	RA	///	26	Ro
0	6	11	16	21	31

do while
$$n < 64$$

if $(RS)_n = 1$ then leave
 $n \leftarrow n + 1$

$$RA \leftarrow n - 32$$

A count of the number of consecutive zero bits starting at bit 32 of register RS is placed into register RA. This number ranges from 0 to 32, inclusive.

If Rc is equal to 1, CR field 0 is set to reflect the result.

Special Registers Altered:

CR0 (if Rc=1)

Programming Note -

For both Count Leading Zeros instructions, if Rc=1 then LT is set to 0 in CR Field 0.

Count Trailing Zeros Word X-form

cnttzw.		RA,RS RA,RS			(Rc=0) (Rc=1)
31	RS	RA	///	538	Rc
0	6	11	16	21	31

$$n \leftarrow 0$$

do while n < 32 if (RS)
$$_{63-n}$$
 = 0b1 then leave n \leftarrow n + 1

$$RA \leftarrow EXTZ64(n)$$

A count of the number of consecutive zero bits starting at bit 63 of the rightmost word of register RS is placed into register RA. This number ranges from 0 to 32,

If Rc is equal to 1, CR field 0 is set to reflect the result.

Special Registers Altered:

CR0 (if Rc=1)

Population Count Bytes X-form

popentb

RA, RS

31	RS	RA	///	122	Ro
0	6	11	16	21	31

do i = 0 to 7

$$n \leftarrow 0$$

do j = 0 to 7
if $(RS)_{(i \times 8)+j} = 1$ then
 $n \leftarrow n+1$
 $RA_{(i \times 8): (i \times 8)+7} \leftarrow n$

A count of the number of one bits in each byte of register RS is placed into the corresponding byte of register RA. This number ranges from 0 to 8, inclusive.

Special Registers Altered:

None

Population Count Words X-form

popcntw

RA, RS

31	RS	RA	///	378	/
0	6	11	16	21	31

$$\begin{array}{l} \text{do } i = 0 \text{ to } 1 \\ n \leftarrow 0 \\ \text{do } j = 0 \text{ to } 31 \\ \text{ if } (RS)_{(i \times 32) + j} = 1 \text{ then} \\ n \leftarrow n + 1 \\ RA_{(i \times 32) \colon (i \times 32) + 31} \leftarrow n \end{array}$$

A count of the number of one bits in each word of register RS is placed into the corresponding word of register RA. This number ranges from 0 to 32, inclusive.

Special Registers Altered:

None

Parity Word X-form

prtyw

RA,RS

31	RS	RA	///	154	/
0	6	11	16	21	31

```
\begin{array}{l} s \leftarrow 0 \\ t \leftarrow 0 \\ \text{do } i = 0 \text{ to } 3 \\ s \leftarrow s \oplus (\text{RS})_{i \times 8+7} \\ \text{do } i = 4 \text{ to } 7 \\ t \leftarrow t \oplus (\text{RS})_{i \times 8+7} \\ \text{RA}_{0: \ 31} \leftarrow {}^{31}0 \ || \ s \\ \text{RA}_{32: \ 63} \leftarrow {}^{31}0 \ || \ t \end{array}
```

The least significant bit in each byte of $(RS)_{0:31}$ is examined. If there is an odd number of one bits the value 1 is placed into $RA_{0:31}$; otherwise the value 0 is placed into $RA_{0:31}$. The least significant bit in each byte of $(RS)_{32:63}$ is examined. If there is an odd number of one bits the value 1 is placed into $RA_{32:63}$; otherwise the value 0 is placed into $RA_{32:63}$.

Special Registers Altered:

None

Programming Note -

The *Parity* instructions are designed to be used in conjunction with the *Population Count* instruction to compute the parity of words or a doubleword. The parity of the upper and lower words in (RS) can be computed as follows.

The parity of (RS) can be computed as follows.

3.3.13.1 64-bit Fixed-Point Logical Instructions

Extend Sign Word X-form

extsw.		RA,RS RA,RS			(RC=0) (RC=1)
31	RS	RA	///	986	Rc
0	6	11	16	21	31

$$S \leftarrow (RS)_{32}$$

 $RA_{32: 63} \leftarrow (RS)_{32: 63}$
 $RA_{0: 31} \leftarrow ^{32}S$

(RS) $_{32:\,63}$ are placed into RA $_{32:\,63}$. RA $_{0:\,31}$ are filled with a copy of $(RS)_{32}$.

Special Registers Altered:

(if Rc=1) CRO

Population Count Doubleword X-form

popentd RA, RS

31	RS	RA	///	506	/
0	6	11	16	21	31

$$\begin{array}{l} n \leftarrow 0 \\ \text{do } i = 0 \text{ to } 63 \\ \text{if } (RS)_i = 1 \text{ then } \\ n \leftarrow n+1 \end{array}$$

A count of the number of one bits in register RS is placed into register RA. This number ranges from 0 to 64, inclusive.

Special Registers Altered:

None

Parity Doubleword X-form

RA,RS prtyd

31	RS	RA	///	186	/
0	6	11	16	21	31

$$s \leftarrow 0$$

do $i = 0$ to 7
 $s \leftarrow s \oplus (RS)_{i \times 8+7}$
 $RA \leftarrow {}^{63}0 \mid \mid s$

The least significant bit in each byte of the contents of register RS is examined. If there is an odd number of one bits the value 1 is placed into register RA; otherwise the value 0 is placed into register RA.

Special Registers Altered:

None

Count Leading Zeros Doubleword X-form

31 0 6	RS 6	RA 11	/// 16	21	58	Rc 31

$$\begin{array}{l} n \leftarrow 0 \\ \text{do while } n < 64 \\ \text{if (RS)}_n = 1 \text{ then leave} \\ n \leftarrow n+1 \\ \text{RA} \leftarrow n \end{array}$$

A count of the number of consecutive zero bits starting at bit 0 of register RS is placed into register RA. This number ranges from 0 to 64, inclusive.

If Rc=1, CR Field 0 is set to reflect the result.

Special Registers Altered:

CRO (if Rc=1)

Count Trailing Zeros Doubleword X-form

31 RS RA /// 570	cnttzd cnttzd.		RA,RS RA,RS		(Rc=0) (Rc=1)
In Is I11 I16 I21	31	RS		///	Rc 31

$$n \leftarrow 0$$
do while n < 64
if $(RS)_{63-n} = 0b1$ then leave
 $n \leftarrow n + 1$
 $RA \leftarrow EXTZ64(n)$


A count of the number of consecutive zero bits starting at bit 63 of register RS is placed into register RA. This number ranges from 0 to 64, inclusive.

If Rc is equal to 1, CR field 0 is set to reflect the result.

Count Leading Zeros Doubleword under bit Mask X-form

cntlzdm

RA,RS,RB



Let n be the number of bits in register RB having the value 1.

Extract and pack together the contents of the bits in register RS corresponding to a mask specified in register RB, creating an n-bit value.

Count the number of contiguous leftmost 0 bits in the n-bit extracted value and place the result into register RA

Special Registers Altered:

None

Count Trailing Zeros Doubleword under bit Mask X-form

cnttzdm

RA,RS,RB

31	RS	RA	RB	571	/
0	6	11	16	21	31

```
\begin{array}{lll} \text{count} \leftarrow 0 \\ \text{do i} = 0 \text{ to } 63 \\ \text{if}((RB)_{63-i} = 1) \text{ then do} \\ \text{if}((RS)_{63-i} = 1) \text{ then break} \\ \text{count} \leftarrow \text{count} + 1 \\ \text{end} \\ \text{end} \\ \text{RA} \leftarrow \text{EXTZ64}(\text{count}) \end{array}
```

Let n be the number of bits in register RB having the value 1.

Extract and pack together the contents of bits in register RS corresponding to a mask specified in register RB, creating an n-bit value.

Count the number of contiguous rightmost 0 bits in the n-bit extracted value and place the result into register RA.


Special Registers Altered:

None

Bit Permute Doubleword X-form

bpermd

RA,RS,RB



```
\begin{array}{lll} \text{do i} &= 0 \text{ to 7} \\ & \text{index} \leftarrow (\text{RS})_{8^*i:8^*i+7} \\ & \text{If index} < 64 \\ & \text{then perm}_i \leftarrow (\text{RB})_i \text{ ndex} \\ & \text{else perm}_i \leftarrow 0 \\ & \text{RA} \leftarrow & ^{56}0 \mid \mid \text{perm}_{0:7} \end{array}
```

Eight permuted bits are produced. For each permuted bit i where i ranges from 0 to 7 and for each byte i of RS, do the following.

If byte i of RS is less than 64, permuted bit i is set to the bit of RB specified by byte i of RS; otherwise permuted bit i is set to 0.

The permuted bits are placed in the least-significant byte of RA, and the remaining bits are filled with 0s.

Special Registers Altered:

None

Programming Note

The fact that the permuted bit is 0 if the corresponding index value exceeds 63 permits the permuted bits to be selected from a 128-bit quantity, using a single index register. For example, assume that the 128-bit quantity 0, from which the permuted bits are to be selected, is in registers r2 (high-order 64 bits of 0) and r3 (low-order 64 bits of 0), that the index values are in register r1, with each byte of r1 containing a value in the range 0:127, and that each byte of register r4 contains the value 64. The following code sequence selects eight permuted bits from 0 and places them into the low-order byte of r6.

```
bpermd r6,r1,r2 # select from high-
order half of Q

xor r0,r1,r4 # adjust index values

bpermd r5,r0,r3 # select from low-
order half of Q

or r6,r6,r5 # merge the two
selections
```

Centrifuge Doubleword X-form

RA,RS,RB cfuged

31	RS	RA	RB	220	/
0	6	11	16	21	31

```
ptr0 \leftarrow 0
ptr1 ← 0
do i = 0 to 63
    if((RB)_i = 0) then do
        \text{result}_{\text{ptr0}} \leftarrow (\text{RS})_i
        ptr0 ← ptr0 + 1
    end
    if((RB)_{63-i} == 1) then do
        result<sub>63-ptr1</sub> \leftarrow (RS)<sub>63-i</sub>
        ptr1 ← ptr1 + 1
    end
end
RA \leftarrow result
```

The bits in GPR[RS] whose corresponding bits in the mask in GPR[RB] equal 1 are placed in the rightmost bits in GPR[RA] maintaining their relative original order. The other bits in GPR[RS] are placed in the leftmost bits in GPR[RA] maintaining their relative original order.

Special Registers Altered:

None

Parallel Bits Extract Doubleword X-form

pextd RA,RS,RB

31	RS	RA	RB	188	/
0	6	11	16	21	31

```
result \leftarrow 0
mask \leftarrow (RB)
m \leftarrow 0
k \leftarrow 0
do while(m < 64)
     if((RB)_{63-m} == 1) then do
          result<sub>63-k</sub> \leftarrow (RS)<sub>63-m</sub>
          k \leftarrow k + 1
     end
     m \leftarrow m + 1
end
RA \leftarrow result
```

Let mask be the contents of register RB.

The contents of the bits in register RS corresponding to bits in mask containing a 1 are packed into an n-bit value. The extracted value is placed into register RA.

Special Registers Altered:

None

Parallel Bits Deposit Doubleword X-form

RA,RS,RB pdepd

31	RS	RA	RB	156	/
0	6	11	16	21	31

```
resul\ t\ \leftarrow\ 0
mask \leftarrow (RB)
m \leftarrow 0
k\,\leftarrow\,0
do while(m < 64)
    if(mask_{63-m} == 1) then do
         result<sub>63-m</sub> \leftarrow (RS)<sub>63-k</sub>
         k \leftarrow k + 1
    end
end
RA ← result
```

Let mask be the contents of register RB.

Let n be the number of bits in mask having the value 1.

The contents of the rightmost n bits of register RS are placed into register RA under control of mask as follows.

- The contents of bit 63 of register RS are placed into the bit in register RA corresponding to the rightmost bit in mask that contains a 1,
- the contents of bit 62 of register RS are placed into the bit in register RA corresponding to the second rightmost bit in mask that contains a 1, and so forth until
- the contents of bit 64-n of register RS are placed into the bit in register RA corresponding to the leftmost bit in mask that contains a 1.

The contents of bits in register RA corresponding to bits in mask that contain a 0 are set to 0.

Special Registers Altered:

None

3.3.14 Fixed-Point Rotate and Shift Instructions

The Fixed-Point Facility performs rotation operations on data from a GPR and returns the result, or a portion of the result, to a GPR.

The rotation operations rotate a 64-bit quantity left by a specified number of bit positions. Bits that exit from position 0 enter at position 63.

Two types of rotation operation are supported.

For the first type, denoted rotate₆₄ or ROTL₆₄, the value rotated is the given 64-bit value. The rotate₆₄ operation is used to rotate a given 64-bit quantity.

For the second type, denoted $rotate_{32}$ or $ROTL_{32}$, the value rotated consists of two copies of bits 32:63 of the given 64-bit value, one copy in bits 0:31 and the other in bits 32:63. The $rotate_{32}$ operation is used to rotate a given 32-bit quantity.

The *Rotate* and *Shift* instructions employ a mask generator. The mask is 64 bits long, and consists of 1-bits from a start bit, *mstart*, through and including a stop bit, *mstop*, and 0-bits elsewhere. The values of *mstart* and *mstop* range from 0 to 63. If *mstart* > *mstop*, the 1-bits wrap around from position 63 to position 0. Thus the mask is formed as follows:

```
if mstart ≤ mstop then
  mask<sub>mstart:mstop</sub> = ones
  mask<sub>all</sub> other bits = zeros
else
  mask<sub>mstart:63</sub> = ones
  mask<sub>0:mstop</sub> = ones
  mask<sub>all</sub> other bits = zeros
```

There is no way to specify an all-zero mask.

For instructions that use the ${\rm rotate_{32}}$ operation, the mask start and stop positions are always in the low-order 32 bits of the mask.

The use of the mask is described in following sections.

The *Rotate* and *Shift* instructions with Rc=1 set the first three bits of CR field 0 as described in Section 3.3.8, "Other Fixed-Point Instructions" on page 74. *Rotate* and *Shift* instructions do not change the 0V, 0V32, and S0 bits. *Rotate* and *Shift* instructions, except algebraic right shifts, do not change the CA and CA32 bits.

Extended mnemonics for rotates and shifts

The *Rotate* and *Shift* instructions, while powerful, can be complicated to code (they have up to five operands). A set of extended mnemonics is provided that allow simpler coding of often-used functions such as clearing the leftmost or rightmost bits of a register, left justifying or right justifying an arbitrary field, and performing simple rotates and shifts. Some of these are shown as examples with the *Rotate* instructions. See Appendix C, "Assembler Extended Mnemonics" on page 1021 for additional extended mnemonics.

3.3.14.1 Fixed-Point Rotate Instructions

These instructions rotate the contents of a register. The result of the rotation is

- inserted into the target register under control of a mask (if a mask bit is 1 the associated bit of the rotated data is placed into the target register, and if the mask bit is 0 the associated bit in the target register remains unchanged); or
- ANDed with a mask before being placed into the target register.

The Rotate Left instructions allow right-rotation of the contents of a register to be performed (in concept) by a left-rotation of 64-n, where n is the number of bits by which to rotate right. They allow right-rotation of the contents of the low-order 32 bits of a register to be performed (in concept) by a left-rotation of 32-n, where n is the number of bits by which to rotate right.

Rotate Left Word Immediate then AND with Mask M-form

rlwinm rlwinm.		RA,RS,SH,MB,ME RA,RS,SH,MB,ME			(Rc=0 (Rc=1	
21	RS	RA	SH	MB	ME	Ro
0	6	11	16	21	26	31

```
\begin{array}{l} n \leftarrow \text{SH} \\ r \leftarrow \text{ROTL}_{32}((\text{RS})_{32:63}, \ n) \\ \text{m} \leftarrow \text{MASK}(\text{MB+32}, \ \text{ME+32}) \\ \text{RA} \leftarrow r \ \& \ m \end{array}
```

The contents of register RS are rotated $_{32}$ left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CRO (if Rc=1)

Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Word Immediate then AND with Mask:

Extended mnemonic: Equivalent to: extl wi Rx, Ry, n, b rl wi nm Rx, Ry, b, 0, n-1 srwi Rx, Ry, n rl wi nm Rx, Ry, 32-n, n, 31 cl rrwi Rx, Ry, n rl wi nm Rx, Ry, 0, 0, 31-n

Programming Note

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through 31.

rlwinm can be used to extract an n-bit field that starts at bit position b in RSL, right-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting SH=b+n, MB=32-n, and ME=31. It can be used to extract an n-bit field that starts at bit position b in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting SH=b, MB = 0, and ME=n-1. It can be used to rotate the contents of the low-order 32 bits of a register left (right) by n bits, by setting SH=n (32-n), MB=0, and ME=31. It can be used to shift the contents of the low-order 32 bits of a register right by n bits, by setting SH=32-n, MB=n, and ME=31. It can be used to clear the high-order b bits of the low-order 32 bits of the contents of a register and then shift the result left by n bits, by setting SH=n, MB=b-n, and ME=31-n. It can be used to clear the low-order n bits of the low-order 32 bits of a register, by setting SH=0, MB=0, and ME=31-n.

For all the uses given above, the high-order 32 bits of register RA are cleared.

Extended mnemonics are provided for all of these uses; see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Word then AND with Mask M-form

rlwnm rlwnm.	RA,RS,RB RA,RS,RB			`	=0)
00	 D.4	5	140		0

23	RS	RA	RB	MB	ME	Rc
0	6	11	16	21	26	31

 $\begin{array}{l} \textbf{n} \leftarrow (\textbf{RB})_{59:\,63} \\ \textbf{r} \leftarrow \textbf{ROTL}_{32}((\textbf{RS})_{32:\,63}, \ \textbf{n}) \\ \textbf{m} \leftarrow \textbf{MASK}(\textbf{MB+32}, \ \textbf{ME+32}) \\ \textbf{RA} \leftarrow \textbf{r} \& \textbf{m} \end{array}$

The contents of register RS are rotated $_{32}$ left the number of bits specified by (RB) $_{59:63}$. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

CRO (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Word then AND with Mask:

Extende	ed mnemonic:	Equival	ent to:
rotlw	Rx, Ry, Rz	rl wnm	Rx, Ry, Rz, 0, 31

Programming Note -

Let RSL represent the low-order 32 bits of register RS, with the bits numbered from 0 through 31.

rlwnm can be used to extract an n-bit field that starts at variable bit position b in RSL, right-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting RB_{59: 63}=b+n, MB=32-n, and ME=31. It can be used to extract an n-bit field that starts at variable bit position b in RSL, left-justified into the low-order 32 bits of register RA (clearing the remaining 32-n bits of the low-order 32 bits of RA), by setting RB_{59: 63}=b, MB = 0, and ME=n-1. It can be used to rotate the contents of the low-order 32 bits of a register left (right) by variable n bits, by setting RB_{59: 63}=n (32-n), MB=0, and ME=31.

For all the uses given above, the high-order 32 bits of register RA are cleared.

Extended mnemonics are provided for some of these uses; see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Word Immediate then Mask Insert M-form

rlwimi	RA,RS,SH,MB,ME	(Rc=0)
rlwimi.	RA,RS,SH,MB,ME	(Rc=1)

20	RS	RA	SH	MB	ME	Rc
0	6	11	16	21	26	31

```
\begin{array}{l} \textbf{n} \leftarrow \textbf{SH} \\ \textbf{r} \leftarrow \textbf{ROTL}_{32}((\textbf{RS})_{32:\:63}, \:\: \textbf{n}) \\ \textbf{m} \leftarrow \textbf{MASK}(\textbf{MB}+32, \:\: \textbf{ME}+32) \\ \textbf{RA} \leftarrow \textbf{r\&m} \mid (\textbf{RA}) \:\: \& \:\: \neg \textbf{m} \end{array}
```

The contents of register RS are rotated₃₂ left SH bits. A mask is generated having 1-bits from bit MB+32 through bit ME+32 and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

Special Registers Altered:

CRO (if Rc=1)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Word Immediate then Mask Insert:

Extended mnemonic:		Equival	ent to:
i nsl wi	Rx, Ry, n, b	rl wi mi	Rx, Ry, 32-b, b, b+n-1

Programming Note

Let RAL represent the low-order 32 bits of register RA, with the bits numbered from 0 through 31.

rlwimi can be used to insert an n-bit field that is left-justified in the low-order 32 bits of register RS, into RAL starting at bit position b, by setting SH=32-b, MB=b, and ME=(b+n)-1. It can be used to insert an n-bit field that is right-justified in the low-order 32 bits of register RS, into RAL starting at bit position b, by setting SH=32-(b+n), MB=b, and ME=(b+n)-1.

Extended mnemonics are provided for both of these uses; see Appendix C, "Assembler Extended Mnemonics" on page 1021.

3.3.14.1.1 64-bit Fixed-Point Rotate Instructions

Rotate Left Doubleword Immediate then Clear Left MD-form

rldicl	RA,RS,SH,MB	(Rc=0)
rldicl.	RA,RS,SH,MB	(Rc=1)

30	RS	RA	sh	mb	0	sh	Rc	
0	6	11	16	21	27	30	31	

$$\begin{array}{l} n \leftarrow sh_5 \mid\mid sh_{0:\,4} \\ r \leftarrow ROTL_{64}((RS),\ n) \\ b \leftarrow mb_5 \mid\mid mb_{0:\,4} \\ m \leftarrow MASK(b,\ 63) \\ RA \leftarrow r \& m \end{array}$$

The contents of register RS are rotated₆₄ left SH bits. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Doubleword Immediate then Clear Left.

Extended mnemonic: Equivalent to:

extrdi	Rx, Ry, n, b	rl di cl	Rx, Ry, b+n, 64—n
srdi	Rx, Ry, n	rl di cl	Rx, Ry, 64-n, n
cl rl di	Rx, Ry, n	rl di cl	Rx, Ry, 0, n

Programming Note -

rldicl can be used to extract an n-bit field that starts at bit position b in register RS, right-justified into register RA (clearing the remaining 64-n bits of RA), by setting SH=b+n and MB=64-n. It can be used to rotate the contents of a register left (right) by n bits, by setting SH=n (64-n) and MB=0. It can be used to shift the contents of a register right by n bits, by setting SH=64-n and MB=n. It can be used to clear the high-order n bits of a register, by setting SH=0 and MB=n.

Extended mnemonics are provided for all of these uses; see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Doubleword Immediate then Clear Right MD-form

rldicr	RA,RS,SH,ME	(Rc=0)
rldicr.	RA,RS,SH,ME	(Rc=1)

30	RS	RA	sh	me	1	sh	Rc
0	6	11	16	'21	27	30	31

$$\begin{array}{l} \text{n} \leftarrow \text{sh}_5 \mid\mid \text{sh}_{0:\,4} \\ \text{r} \leftarrow \text{ROTL}_{64}((\text{RS}), \text{ n}) \\ \text{e} \leftarrow \text{me}_5 \mid\mid \text{me}_{0:\,4} \\ \text{m} \leftarrow \text{MASK}(0, \text{ e}) \\ \text{RA} \leftarrow \text{r \& m} \end{array}$$

The contents of register RS are rotated₆₄ left SH bits. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

Extended Mnemonics:

Examples of extended mnemonics for Rotate Left Doubleword Immediate then Clear Right.

Equivalent to: Extended mnemonic: extl di Rx Rv n h rl di cr Rx. Rv. b. n-1 sl

CALIUI	100, 109, 11, 10	TT di Ci	10x, 10y, 0, 11
sl di	Rx, Ry, n	rl di cr	Rx, Ry, n, 63-n
cl rrdi	Rx, Ry, n	rl di cr	Rx, Ry, 0, 63-n

Programming Note -

rldicr can be used to extract an n-bit field that starts at bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting SH=b and ME=n-1. It can be used to rotate the contents of a register left (right) by n bits, by setting SH=n (64-n) and ME=63. It can be used to shift the contents of a register left by n bits, by setting SH=n and ME=63-n. It can be used to clear the low-order n bits of a register, by setting SH=0 and ME=63-n.

Extended mnemonics are provided for all of these uses (some devolve to ridici); see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Doubleword Immediate then Clear MD-form

rldic	RA,RS,SH,MB	(Rc=0)
rldic.	RA,RS,SH,MB	(Rc=1)

30	RS	RA	sh	mb	2	sh Rc
0	6	11	16	21	27	30 31

$$\begin{array}{l} n \leftarrow sh_5 \mid\mid sh_{0:\;4} \\ r \leftarrow ROTL_{64}((RS),\;n) \\ b \leftarrow mb_5 \mid\mid mb_{0:\;4} \\ m \leftarrow MASK(b,\;\neg n) \\ RA \leftarrow r \;\&\; m \end{array}$$

The contents of register RS are rotated $_{64}$ left SH bits. A mask is generated having 1-bits from bit MB through bit $_{63\text{-SH}}$ and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword Immediate then Clear.

Extended	mnemonic:	Equivaler	nt to:
cl rl sl di	Rx, Ry, b, n	rl di c	Rx, Ry , n , $b-n$

Programming Note -

rldic can be used to clear the high-order b bits of the contents of a register and then shift the result left by n bits, by setting SH=n and MB=b-n. It can be used to clear the high-order n bits of a register, by setting SH=0 and MB=n.

Extended mnemonics are provided for both of these uses (the second devolves to *rldicl*); see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Doubleword then Clear Left MDS-form

rldcl rldcl.		RA,RS,RB,MB RA,RS,RB,MB			`	:=0) :=1)
30	RS	RA	RB	mb	8	Ro

$$\begin{array}{l} \textbf{n} \leftarrow (\textbf{RB})_{58:63} \\ \textbf{r} \leftarrow \textbf{ROTL}_{64}((\textbf{RS}), \ \textbf{n}) \\ \textbf{b} \leftarrow \textbf{mb}_5 \mid\mid \textbf{mb}_{0:4} \\ \textbf{m} \leftarrow \textbf{MASK}(\textbf{b}, \ 63) \\ \textbf{RA} \leftarrow \textbf{r} \ \& \ \textbf{m} \end{array}$$

The contents of register RS are rotated₆₄ left the number of bits specified by (RB) $_{58:\,63}$. A mask is generated having 1-bits from bit MB through bit 63 and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword then Clear Left.

Extend	ed mnemonic:	Equiva	lent to:
rotl d	Rx. Rv. Rz	rl dal	Rx. Rv. Rz. 0

Programming Note -

rldcl can be used to extract an n-bit field that starts at variable bit position b in register RS, right-justified into register RA (clearing the remaining 64-n bits of RA), by setting RB_{58: 63}=b+n and MB=64-n. It can be used to rotate the contents of a register left (right) by variable n bits, by setting RB_{58: 63}=n (64-n) and MB=0.

Extended mnemonics are provided for some of these uses; see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Doubleword then Clear Right MDS-form

rldcr rldcr.			RA,RS,RB RA,RS,RB	•		`	c=0) c=1)
	30	RS	RA	RB	me	9	Rc

$$\begin{array}{l} \textbf{n} \leftarrow (\textbf{RB})_{58:63} \\ \textbf{r} \leftarrow \textbf{ROTL}_{64}((\textbf{RS}), \ \textbf{n}) \\ \textbf{e} \leftarrow \textbf{me}_{5} \mid\mid \textbf{me}_{0:4} \\ \textbf{m} \leftarrow \textbf{MASK}(\textbf{0}, \ \textbf{e}) \\ \textbf{RA} \leftarrow \textbf{r} \ \& \ \textbf{m} \end{array}$$

The contents of register RS are rotated₆₄ left the number of bits specified by (RB)_{58:63}. A mask is generated having 1-bits from bit 0 through bit ME and 0-bits elsewhere. The rotated data are ANDed with the generated mask and the result is placed into register RA.

Special Registers Altered:

$$CRO$$
 (if $Rc=1$)

Programming Note

rldcr can be used to extract an n-bit field that starts at variable bit position b in register RS, left-justified into register RA (clearing the remaining 64-n bits of RA), by setting RB $_{58: 63}$ =b and ME=n-1. It can be used to rotate the contents of a register left (right) by variable n bits, by setting RB_{58: 63}=n (64-n) and ME=63.

Extended mnemonics are provided for some of these uses (some devolve to rldc1); see Appendix C, "Assembler Extended Mnemonics" on page 1021.

Rotate Left Doubleword Immediate then Mask Insert MD-form

rldimi RA,RS,SH,MB (Rc=0)RA,RS,SH,MB rldimi. (Rc=1)30 RS RA 3 sh

$$\begin{array}{l} n \leftarrow sh_{5} \mid \mid sh_{0:\;4} \\ r \leftarrow ROTL_{64}((RS),\;n) \\ b \leftarrow mb_{5} \mid \mid mb_{0:\;4} \\ m \leftarrow MASK(b,\;\neg n) \\ RA \leftarrow r\&m \mid (RA) \& \neg m \end{array}$$

The contents of register RS are rotated₆₄ left SH bits. A mask is generated having 1-bits from bit MB through bit 63-SH and 0-bits elsewhere. The rotated data are inserted into register RA under control of the generated mask.

Special Registers Altered:

$$CRO$$
 (if $Rc=1$)

Extended Mnemonics:

Example of extended mnemonics for Rotate Left Doubleword Immediate then Mask Insert.

Extended mnemonic: Equivalent to: rl di mi i nsrdi Rx, Ry, n, b Rx, Ry, 64-(b+n), b

Programming Note

rldimi can be used to insert an n-bit field that is right-justified in register RS, into register RA starting at bit position b, by setting SH=64-(b+n) and MB=b.

An extended mnemonic is provided for this use: see Appendix C, "Assembler Extended Mnemonics" on page 1021.

3.3.14.2 Fixed-Point Shift Instructions

The instructions in this section perform left and right shifts.

Extended mnemonics for shifts

Immediate-form logical (unsigned) shift operations are obtained by specifying appropriate masks and shift values for certain *Rotate* instructions. A set of extended mnemonics is provided to make coding of such shifts simpler and easier to understand. Some of these are

shown as examples with the *Rotate* instructions. See Appendix C, "Assembler Extended Mnemonics" on page 1021 for additional extended mnemonics.

Programming Note

Any Shift Right Algebraic instruction, followed by **addze**, can be used to divide quickly by 2ⁿ. The setting of the CA and CA32 bits by the Shift Right Algebraic instructions is independent of mode.

Shift Left Word X-form

slw slw.		RA,RS,RB RA,RS,RB			(Rc=0) (Rc=1)
31	RS	RA	RB	24	Ro
0	6	11	16	21	31

$$\begin{array}{l} \text{n} \leftarrow (\text{RB})_{59:\,63} \\ \text{r} \leftarrow \text{ROTL}_{32}((\text{RS})_{32:\,63}, \text{ n}) \\ \text{if } (\text{RB})_{58} = 0 \text{ then} \\ \text{m} \leftarrow \text{MASK}(32, \ 63\text{-n}) \\ \text{el se m} \leftarrow {}^{64}\text{O} \\ \text{RA} \leftarrow \text{r \& m} \end{array}$$

The contents of the low-order 32 bits of register RS are shifted left the number of bits specified by (RB) $_{58: 63}$. Bits shifted out of position 32 are lost. Zeros are supplied to the vacated positions on the right. The 32-bit result is placed into RA $_{32: 63}$. RA $_{0: 31}$ are set to zero. Shift amounts from 32 to 63 give a zero result.

Special Registers Altered:

CRO (if Rc=1)

Shift Right Word X-form

srw	RA,RS,RB	(Rc=0)
Srw.	RA,RS,RB	(Rc=1)

31	RS	RA	RB	536	Rc
0	6	11	16	21	31

```
\begin{array}{l} {\rm n} \leftarrow ({\rm RB})_{59:\,63} \\ {\rm r} \leftarrow {\rm ROTL}_{32}(({\rm RS})_{32:\,63},\ 64\text{-n}) \\ {\rm if} \ ({\rm RB})_{58} = 0 \ {\rm then} \\ {\rm m} \leftarrow {\rm MASK}({\rm n+32},\ 63) \\ {\rm el\,se} \ {\rm m} \leftarrow {\rm 640} \\ {\rm RA} \leftarrow {\rm r} \ {\rm \&} \ {\rm m} \end{array}
```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB)_{58:63}. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The 32-bit result is placed into RA_{32:63}. RA_{0:31} are set to zero. Shift amounts from 32 to 63 give a zero result.

Special Registers Altered:

CRO (if Rc=1)

Shift Right Algebraic Word Immediate X-form

srawi	RA,RS,SH	(Rc=0)
srawi.	RA,RS,SH	(Rc=1)

31	RS	RA	SH	824	Rc
0	6	11		21	31

```
\begin{array}{l} n \leftarrow \text{SH} \\ r \leftarrow \text{ROTL}_{32}((\text{RS})_{32:\,63},\ 64\text{-n}) \\ \text{m} \leftarrow \text{MASK}(\text{n+32},\ 63) \\ \text{s} \leftarrow (\text{RS})_{32} \\ \text{RA} \leftarrow \text{r\&m} \mid (^{64}\text{s}) \& \neg \text{m} \\ \text{carry} \leftarrow \text{s} \& ((\text{r} \& \neg \text{m})_{32:\,63} \neq 0\ ) \\ \text{CA} \qquad \leftarrow \text{carry} \\ \text{CA32} \qquad \leftarrow \text{carry} \end{array}
```

The contents of the low-order 32 bits of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into $RA_{32:\,63}$. Bit 32 of RS is replicated to fill $RA_{0:\,31}$. CA and CA32 are set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA and CA32 are set to 0. A shift amount of zero causes RA to receive EXTS((RS) $_{32:\,63}$), and CA and CA32 to be set to 0.

Special Registers Altered:

Shift Right Algebraic Word X-form

sraw		RA,RS,RB				(Rc=0)
sraw.		RA,RS,RB				(Rc=1)
	31	RS	RA	RB	792	Ro

```
\begin{array}{l} n \leftarrow (RB)_{59:63} \\ r \leftarrow ROTL_{32}((RS)_{32:63}, \ 64-n) \\ \text{if } (RB)_{58} = 0 \text{ then} \\ m \leftarrow \text{MASK}(n+32, \ 63) \\ \text{else m} \leftarrow {}^{64}\text{O} \\ \text{s} \leftarrow (RS)_{32} \\ RA \leftarrow r\&m \mid ({}^{64}\text{s}) \& \neg m \\ \text{carry} \leftarrow \text{s} \& ((r \& \neg m)_{32:63} \neq 0) \\ \text{CA} \qquad \leftarrow \text{carry} \\ \text{CA32} \leftarrow \text{carry} \end{array}
```

The contents of the low-order 32 bits of register RS are shifted right the number of bits specified by (RB) $_{58:63}$. Bits shifted out of position 63 are lost. Bit 32 of RS is replicated to fill the vacated positions on the left. The 32-bit result is placed into RA $_{32:63}$. Bit 32 of RS is replicated to fill RA $_{0:31}$. CA and CA32 are set to 1 if the low-order 32 bits of (RS) contain a negative number and any 1-bits are shifted out of position 63; otherwise CA and CA32 are set to 0. A shift amount of zero causes RA to receive EXTS((RS) $_{32:63}$), and CA and CA32 to be set to 0. Shift amounts from 32 to 63 give a result of 64 sign bits, and cause CA and CA32 to receive the sign bit of (RS) $_{32:63}$.

3.3.14.2.1 64-bit Fixed-Point Shift Instructions

Shift Left Doubleword X-form

sld		RA,RS,RB				(Rc=0)	
sld.		RA,RS,RB				(Rc=1)	
	31	RS	RA	RB	27	Rc	

$$\begin{array}{lll} \text{n} \leftarrow (\text{RB})_{58:\,63} \\ \text{r} \leftarrow \text{ROTL}_{64}((\text{RS}), \text{ n}) \\ \text{if } (\text{RB})_{57} = \text{0 then} \\ \text{m} \leftarrow \text{MASK}(\text{0, 63-n}) \\ \text{el se m} \leftarrow ^{64}\text{O} \\ \text{RA} \leftarrow \text{r \& m} \end{array}$$

The contents of register RS are shifted left the number of bits specified by $(RB)_{57:63}$. Bits shifted out of position 0 are lost. Zeros are supplied to the vacated positions on the right. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

Special Registers Altered:

CRO (if Rc=1)

Shift Right Algebraic Doubleword Immediate XS-form

sradi	RA,RS,SH	(Rc=0)
sradi.	RA,RS,SH	(Rc=1)

31	RS	RA	sh	413	sh Ro
0	6	11	16	21	30 31

$$\begin{array}{lll} n \leftarrow sh_5 \mid \mid sh_0 \colon _4 \\ r \leftarrow ROTL_{64}((RS), \ 64-n) \\ m \leftarrow MASK(n, \ 63) \\ s \leftarrow (RS)_0 \\ RA \leftarrow r\&m \mid (^{64}s) \& \neg m \\ carry \leftarrow s \& ((r \& \neg m) \neq 0) \\ CA & \leftarrow carry \\ CA32 & \leftarrow carry \end{array}$$

The contents of register RS are shifted right SH bits. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA and CA32 are set to 1 if (RS) is negative and any 1-bits are shifted out of position 63; otherwise CA and CA32 are set to 0. A shift amount of zero causes RA to be set equal to (RS), and CA and CA32 to be set to 0.

Special Registers Altered:

Shift Right Doubleword X-form

srd srd.		RA,RS,RE RA,RS,RE			(Rc=0) (Rc=1)
31	RS	RA	RB	539	Rc
0	6	11	16	²¹	31

$$\begin{array}{lll} \textbf{n} \leftarrow (\textbf{RB})_{58:\,63} \\ \textbf{r} \leftarrow \textbf{ROTL}_{64}((\textbf{RS}),\ 64-\textbf{n}) \\ \textbf{if} \ (\textbf{RB})_{57} = \textbf{0} \ \textbf{then} \\ \textbf{m} \leftarrow \textbf{MASK}(\textbf{n},\ 63) \\ \textbf{el se} \ \textbf{m} \leftarrow \frac{64}{9} \\ \textbf{RA} \leftarrow \textbf{r} \ \& \ \textbf{m} \end{array}$$

The contents of register RS are shifted right the number of bits specified by $(RB)_{57:63}$. Bits shifted out of position 63 are lost. Zeros are supplied to the vacated positions on the left. The result is placed into register RA. Shift amounts from 64 to 127 give a zero result.

Special Registers Altered:

CRO (if Rc=1)

Shift Right Algebraic Doubleword X-form

srad	RA,RS,RB	(Rc=0)
srad.	RA.RS.RB	(Rc=1)

31	RS	RA	RB	794	Ro
0	6	11	16	21	31

```
\begin{array}{l} n \leftarrow (RB)_{58:63} \\ r \leftarrow ROTL_{64}((RS), 64-n) \\ \text{if } (RB)_{57} = 0 \text{ then} \\ m \leftarrow MASK(n, 63) \\ \text{else m} \leftarrow ^{64}0 \\ \text{s} \leftarrow (RS)_{0} \\ RA \leftarrow r\&m \mid (^{64}\text{s}) \& \neg m \\ \text{carry} \leftarrow s \& ((r \& \neg m) \neq 0) \\ \text{CA} \leftarrow \text{carry} \\ \text{CA32} \leftarrow \text{carry} \end{array}
```

The contents of register RS are shifted right the number of bits specified by (RB) $_{57:\,63}$. Bits shifted out of position 63 are lost. Bit 0 of RS is replicated to fill the vacated positions on the left. The result is placed into register RA. CA and CA32 are set to 1 if (RS) is negative and any 1-bits are shifted out of position 63; otherwise CA and CA32 are set to 0. A shift amount of zero causes RA to be set equal to (RS), and CA and CA32 to be set to 0. Shift amounts from 64 to 127 give a result of 64 sign bits in RA, and cause CA and CA32 to receive the sign bit of (RS).

Extend Sign Word and Shift Left Immediate XS-form

extswsli extswsli.			RA,RS,SH RA,RS,SH			(Rc=0) (Rc=1)
	31	RS	RA	sh	445	sh Rc
	0	6	11	16	21	30 31

$$\begin{array}{ll} \text{n} & \leftarrow \text{sh}_5 \mid\mid \text{sh}_{0:\;4} \\ \text{r} & \leftarrow \text{ROTL64}(\text{EXTS64}(\text{RS}_{32:\;63}), \;\; \text{n}) \\ \text{m} & \leftarrow \text{MASK}(0, \;\; 63\text{-n}) \\ \text{RA} & \leftarrow \text{r} \; \& \; \text{m} \end{array}$$

The contents of the low order 32 bits of RS are sign-extended to 64 bits and then shifted left SH bits. Bits shifted out of bit 0 are lost. Zeros are supplied to vacated bits on the right. The result is placed in register RA.

3.3.15 Binary Coded Decimal (BCD) Assist Instructions

The Binary Coded Decimal Assist instructions operate on Binary Coded Decimal operands (cbcdtd and

addg6s) and Decimal Floating-Point operands (cdt-bcd) See Chapter 5. for additional information.

Convert Declets To Binary Coded Decimal X-form

cdtbcd RA, RS

31	RS	RA	///	282	/
0	6	11	16	21	3′

do i = 0 to 1

$$n \leftarrow i \times 32$$

 $RA_{n+0: n+7} \leftarrow 0$
 $RA_{n+8: n+19} \leftarrow DPD_TO_BCD((RS)_{n+12: n+21})$
 $RA_{n+20: n+31} \leftarrow DPD_TO_BCD((RS)_{n+22: n+31})$

The low-order 20 bits of each word of register RS contain two declets which are converted to six, 4-bit BCD fields; each set of six, 4-bit BCD fields is placed into the low-order 24 bits of the corresponding word in RA. The high-order 8 bits in each word of RA are set to 0.

Special Registers Altered:

None

Convert Binary Coded Decimal To Declets X-form

cbcdtd RA, RS

31 RS RA /// 314 // 316 21 314 // 3

```
do i = 0 to 1 n \leftarrow i \times 32 RA_{n+0: n+11} \leftarrow 0 RA_{n+12: n+21} \leftarrow BCD\_TO\_DPD((RS)_{n+8: n+19}) RA_{n+22: n+31} \leftarrow BCD\_TO\_DPD((RS)_{n+20: n+31})
```

The low-order 24 bits of each word of register RS contain six, 4-bit BCD fields which are converted to two declets; each set of two declets is placed into the low-order 20 bits of the corresponding word in RA. The high-order 12 bits in each word of RA are set to 0.

If a 4-bit BCD field has a value greater than 9 the results are undefined.

Special Registers Altered:

None

Add and Generate Sixes XO-form

addg6s

RT,RA,RB

31	RT	RA	RB	/	74	/
0	6	11	16	21 22		31

```
do i = 0 to 15
      \texttt{dc}_i \; \leftarrow \; \texttt{carry\_out}(\texttt{RA}_{4 \times i \; : \; 63} \; + \; \texttt{RB}_{4 \times i \; : \; 63})
c \leftarrow {}^{4}(dc_{0}) \mid | {}^{4}(dc_{1}) \mid | \dots | | {}^{4}(dc_{15})
RT \leftarrow (\neg c) \& 0x6666_6666_6666
```

The contents of register RA are added to the contents of register RB. Sixteen carry bits are produced, one for each carry out of decimal position n (bit position 4xn).

A doubleword is composed from the 16 carry bits, and placed into RT. The doubleword consists of a decimal six (0b0110) in every decimal digit position for which the corresponding carry bit is 0, and a zero (0b0000) in every position for which the corresponding carry bit is 1.

Special Registers Altered:

None

Programming Note -

addq6s can be used to add or subtract two BCD operands. In these examples it is assumed that r0 contains 0x666...666. (BCD data formats are described in Section 5.3.)

Addition of the unsigned BCD operand in register RA to the unsigned BCD operand in register RB can be accomplished as follows.

```
add
               r1, RA, r0
               r2, r1, RB
add
               RT, r1, RB
addq6s
               RT, RT, r2 # RT = RA +_{BCD} RB
```

Subtraction of the unsigned BCD operand in register RA from the unsigned BCD operand in register RB can be accomplished as follows. (In this example it is assumed that RB is not register 0.)

```
addi
               r1, RB, 1
                          # one's complement of RA
nor
               r2, RA, RA
add
               r3, r1, r2
addq6s
               RT, r1, r2
               RT, RT, r3 # RT = RB -_{BCD} RA
subf
```

Additional instructions are needed to handle signed BCD operands, and BCD operands that occupy more than one register (e.g., unsigned BCD operands that have more than 16 decimal digits).

3.3.16 Byte-Reverse Instructions

Byte-Reverse Halfword X-form

brh RA,RS

31	RS	RA	///	219	/	
0	6	11	16	21	31	
$RA \leftarrow (RS)_{8: 15} \mid (RS)_{0: 7} \mid (RS)_{24: 31} \mid (RS)_{16: 23} \mid $						
	40: 47 (
(RS)	56: 63 (RS) _{48: 55}				

The contents of bits 0:15 of register RS are placed into bits 0:15 of register RA in byte-reversed order.

The contents of bits 16:31 of register RS are placed into bits 16:31 of register RA in byte-reversed order.

The contents of bits 32:47 of register RS are placed into bits 32:47 of register RA in byte-reversed order.

The contents of bits 48:63 of register RS are placed into bits 48:63 of register RA in byte-reversed order.

Special Registers Altered:

None

Byte-Reverse Word X-form

brw RA,RS

31	RS	RA	///	155	/
0	6	11	16	²¹	31
RA ← (RS) ₂ (RS) ₈		RS) _{16: 23} RS) _{0: 7}	 		

(RS) $_{56: 63}$ || (RS) $_{48: 55}$ || (RS) $_{40: 47}$ || (RS) $_{32: 39}$ The contents of bits 0:31 of register RS are placed into bits 0:31 of register RA in byte-reversed order.

The contents of bits 32:63 of register RS are placed into bits 32:63 of register RA in byte-reversed order.

Special Registers Altered:

None

Byte-Reverse Doubleword X-form

brd RA,RS

31	RS	RA	///	187	/
0	6	11	16	21	31

$$\begin{array}{l} \text{RA} \leftarrow (\text{RS})_{56:\,63} \mid \mid (\text{RS})_{48:\,55} \mid \mid \\ (\text{RS})_{40:\,47} \mid \mid (\text{RS})_{32:\,39} \mid \mid \\ (\text{RS})_{24:\,31} \mid \mid (\text{RS})_{16:\,23} \mid \mid \\ (\text{RS})_{8:\,15} \mid \mid (\text{RS})_{0:\,7} \end{array}$$

The contents of register $\ensuremath{\mathsf{RS}}$ are placed into register $\ensuremath{\mathsf{RA}}$ in byte-reversed order.

Special Registers Altered:

None

3.3.17 Fixed-Point Hash Instructions

The Hash instructions compute a doubleword hash value using a predefined hash function on two doublewords from two GPRs and a doubleword key provided by an SPR having higher privilege than the privilege of the instruction. The Hash Store [Privileged] instructions store the computed doubleword hash value to a doubleword storage location defined by one of the input GPRs and an immediate field of the instruction. The Hash Check [Privileged] instructions read the doubleword from the storage location specified in the same fashion with a GPR and an immediate field, compare the computed hash value with the value read, and invoke the system trap handler if the values do not match. The hash function used for these instructions is described in the following subsection. The privileged forms of these instructions are described in Section 5.4.2 of Book III.

Programming Note -

The opcodes used by the *Hash* instructions were used for reserved-no-ops in versions of the architecture that precede Version 3.1B (and are subsequent to V. 2.04). Therefore programs that will run on processors that comply with any of these preceding versions can use the *Hash* instructions, and will obtain the benefits of the hash store and check functions when the programs run on processors that comply with V. 3.1B or a subsequent version.

3.3.17.1 Hash Function Description

SIMON_LIKE_32_64(x, key,lane)

Let x be a word and key be a doubleword. lane is an unsigned integer. result is a word. c is a halfword constant. Z0 is a doubleword constant. Z and temp are halfwords. k[i], eff_k[i], xleft[i],

xright[i], fxleft[i] are all halfwords for all values of i = 0 through 32.

```
c ← 0xFFFC
ZO \leftarrow 0xFA25\_61CD\_F44A\_C398 // = 0x3E89\_5873\_7D12\_B0E6<<2
z \leftarrow 0x0000
k[0] \leftarrow \text{key.hword}[0]
k[1] \leftarrow \text{key.hword}[1]
k[2] \leftarrow key.hword[2]
k[3] \leftarrow key.hword[3]
xleft[0] \leftarrow x.hword[1]
xright[0] \leftarrow x.hword[0]
for i = 0 to 27
  Z.bit[15] \leftarrow Z0.bit[i]
  temp \leftarrow (k[i + 3] >>> 3) \bigoplus k[i + 1]
  k[i + 4] \leftarrow c \oplus Z \oplus k[i] \oplus temp \oplus (temp >>> 1)
for i = 0 to 7
  eff_k[4*i] \leftarrow k[4*i + ((0 + lane) mod 4)]
  eff k[4*i+1] \leftarrow k[4*i + ((1 + lane) mod 4)]
  eff_k[4*i+2] \leftarrow k[4*i + ((2 + lane) mod 4)]
  eff_k[4*i+3] \leftarrow k[4*i + ((3 + lane) mod 4)]
for i = 0 to 31
 fxleft[i] \leftarrow ((xleft[i] <<<1) & (xleft[i] <<<8)) \oplus (xleft[i] <<<2)
 xleft[i + 1] \leftarrow xright[i] \oplus fxleft[i] \oplus eff_k[i]
 xright[i + 1] \leftarrow xleft[i]
result.hword[1] \leftarrow xleft[32]
result.hword[0] ← xright[32]
return(result)
```

HashDigest(x, y, key)

Let x,y, and key be doublewords. stage0 and stage1 are quadwords. stage2left, stage2right, and result are doublewords.

```
for i = 0 to 7
   stage0.byte[2*i] ← y.byte[7 - i]
   stage0.byte[2*i + 1] ← x.byte[i]
end
for i = 0 to 3
   stage1.word[i]←SIMON_LIKE_32_64(stage0.word[i],key,i)
end
stage2left.word[0] ← stage1.word[0]
stage2left.word[1] ← stage1.word[1]
stage2right.word[0] ← stage1.word[2]
stage2right.word[1] ← stage1.word[3]
result ← stage2left ⊕ stage2right
```

- Programming Note

The hash function is similar to the SIMON cipher hash function with block size 32 bits and key size 64 bits described in the academic paper "The SIMON and SPECK lightweight block ciphers" In Proceedings of the 52nd Annual Design Automation Conference authored by Ray Beaulieu, Douglas Shors, Jason Smith, Stefan Treatman-Clark, Bryan Weeks, and Louis Wingers, with some differences regarding key schedule and digest computation.

3.3.17.2 Fixed-Point Hash Instructions

Hash Store

X-form

hashst RB,offset(RA)

31	D	RA	RB	722	DX
0	6	11	16	21	31

Let DW be the value 32xDX + D. The offset is (0b111_1111 || DW || 0b000) sign extended to 64 bits. Let the effective address (EA) be the sum (RA) + offset. The doubleword hash value computed from the contents of RA, RB, and the privileged SPR HASHKEYR, as specified by the HashDigest function described in Section 3.3.17.1 of Book I, is stored into the doubleword in storage addressed by EA.

EA must be a multiple of 8. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Hash Check

X-form

hashchk RB,offset(RA)

31	D	RA	RB	754	DX
0	6	11	16	21	31

Let DW be the value 32xDX + D. The offset is (0b111_1111 || DW || 0b000) sign extended to 64 bits. Let the effective address (EA) be the sum (RA) + offset. The doubleword in storage addressed by EA is read and compared with the doubleword hash value computed from the contents of RA, RB, and the privileged SPR HASHKEYR, as specified by the HashDigest function described in Section 3.3.17.1 of Book I. If the values are unequal, the system trap handler is invoked.

This instruction is treated as a *Load*; see Section 4.3 of Book II.

If the values are unequal, this instruction is context synchronizing (see Book III).

EA must be a multiple of 8. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Programming Note

If RA=0 the instruction form is invalid because otherwise, for architecture consistency, the EA computation would use (RA|0) instead of (RA), and if RA=0 neither alternative -- (RA) or 0 -- would make sense as the first argument of the HashDigest function.

- If the contents of GPR 0 were used as the first argument, the contents of GPR 0 would have to remain constant between the *hashst* and the *hashchk* (or be saved and restored between the two instructions), which is not normally the case when GPR 0 is used as RA in EA specification.
- If 0 were used as the first argument, security would be reduced because the first argument would be a constant.

(In normal use of the two instructions the hash value will be stored in the stack frame, and GPR 0 is never used as the stack frame pointer, so nothing is lost in practice by preventing GPR 0 from being used as RA.)

Programming Note

A primary use of the Hash instructions is to enable programs to protect against corruption of the saved value of the Link Register in the program stack and thereby to provide Return Oriented Programming (ROP) protection. The hashst and hashchk instructions can serve this purpose for application programs, while the hashstp and hashchkp instructions can do so for privileged programs (see Section 5.4.2 of Book III.).

On being called the callee would store a hash of the Link Register contents and the stack pointer in the following fashion:

```
mflr
      r0
                      # move LR to GPR 0
std
       r0.offset1(r1) # save LR in stack
hashst r0,offset2(r1) # save hash in stack
```

Before return the callee would restore the Link Register and recompute the hash of the Link Register contents and the stack pointer and compare the result with the hash value previously stored in the stack in the following fashion:

```
ld
        r0,offset1(r1) # restore LR value
hashchk r0,offset2(r1) # recompute hash
                       # and check
                       # vs memory contents at
                       \# (r1) + offset2
                       # trap if they mismatch
mtlr
        r0
                       # restore LR
blr
                       # return
```

Note that the EA specified by the *Hash* instructions — (RA) + EXTS(0b111_1111 || DW || 0b000) — can be expressed as (RA) - (64-DW)×8. Therefore the Hash instructions can only access one of the 64 doublewords preceding the address provided by RA (from (RA) - 8 to (RA) - 512). Assuming RA is the stack pointer, as in the program fragments above, the stack needs to have spare storage in that range for this usage pattern.

Also note that in the above program pattern if the Hash instructions are treated as no-ops during program execution then the program still executes correctly albeit without the additional check on corruption of the Link Register value stored in the stack. This property permits dynamic runtime disablement of this check by setting the NPHIE (Non-Privileged Hash Instruction Enable) and PHIE (Privileged Hash Instruction Enable) bits to 0 in the DEXCR and HDEXCR. (See Section 9.3 of Book III.)

Programming Note

As part of creating a process, operating systems should generate a new key value using either a hardware random number generator (e.g. the darn instruction) or a software pseudo-random number generator and assign it to the HASHKEYR SPR. Thereafter the value should be maintained as part of the process context.

The hypervisor should have analogous behavior with regards to the HASHPKEYR SPR and partition context.

The two SPRs are described in Section 5.3.8 of Book III.

3.3.18 Move To/From Vector-Scalar Register Instructions

Move From VSR Doubleword X-form

mfvsrd RA,XS 31 S RA /// 51 S 0 6 11 16 21 3

if SX=0 & MSR.FP=0 then FP_Unavailable()
if SX=1 & MSR.VEC=0 then Vector_Unavailable()

 $GPR[RA] \leftarrow VSR[32 \times SX + S]. dword[0]$

Let XS be the value 32×SX + S.

The contents of doubleword element 0 of VSR[XS] are placed into GPR[RA].

For SX=0, *mfvsrd* is treated as a *Floating-Point* instruction in terms of resource availability.

For SX=1, *mfvsrd* is treated as a *Vector* instruction in terms of resource availability.

Extended Mnemonics:

Extended mnemonics for Move From VSR Double-word:


Extended mnemonic:Equivalent to:mffprdRA, FRSmfvsrdRA, FRSmfvrdRA, VRSmfvsrdRA, VRS+32

Special Registers Altered

None

Data Layout for mfvsrd

src



Move From VSR Lower Doubleword X-form

mfvsrld RA,XS

31 S RA /// 307 SX
0 6 11 16 21 31

if SX=0 & MSR.VSX=0 then VSX_Unavailable()
if SX=1 & MSR.VEC=0 then Vector_Unavailable()

 $GPR[RA] \leftarrow VSR[32\times SX+S]. dword[1]$

Let XS be the value 32×SX + S.

The contents of doubleword 1 of VSR[XS] are placed into GPR[RA].

For SX=0, *mfvsrld* is treated as a *VSX* instruction in terms of resource availability.


For SX=1, *mfvsrld* is treated as a *Vector* instruction in terms of resource availability.

Special Registers Altered:

None

Data Layout for mfvsrld

src



Move From VSR Word and Zero X-form

IIIIVSIWZ	Г	KA,AS			
31	S	RA	///	115	SX
0	6	11	16	21	31

if SX=0 & MSR.FP=0 then FP_Unavailable() if SX=1 & MSR. VEC=0 then Vector_Unavailable()

 $GPR[RA] \leftarrow EXTZ64(VSR[32\times SX+S].word[1])$

Let XS be the value 32×SX + S.

The contents of word element 1 of VSR[XS] are placed into bits 32:63 of GPR[RA]. The contents of bits 0:31 of GPR[RA] are set to 0.

For SX=0, mfvsrwz is treated as a Floating-Point instruction in terms of resource availability.

For SX=1, *mfvsrwz* is treated as a *Vector* instruction in terms of resource availability.

Extended Mnemonics:

Extended mnemonics for Move To VSR Word and Zero:

mfvsrwz

RA, VRS+32

Extended mnemonic: Equivalent to: mffprwz RA, FRS mfvsrwz RA, FRS

RA, VRS **Special Registers Altered**

None

Data Layout for mfvsrwz


src

mfvrwz

unused	VSR[XS].word[0]	unused
tgt		
GPR[RA]		
0	32	64 127

Move To VSR Doubleword X-form

XT,RA mtvsrd



if TX=0 & MSR.FP=0 then FP_Unavailable() if TX=1 & MSR.VEC=0 then Vector_Unavailable()

 $VSR[32\times TX+T]$. dword[0] \leftarrow GPR[RA] $VSR[32 \times TX + T]. \ dword[1] \ \leftarrow \ OxUUUU_UUUU_UUUU_UUUU$

Let XT be the value 32×TX + T.

The contents of GPR[RA] are placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are undefined.

For TX=0, mtvsrd is treated as a Floating-Point instruction in terms of resource availability.

For TX=1, mtvsrd is treated as a Vector instruction in terms of resource availability.

Extended Mnemonics:

Extended mnemonics for Move To VSR Doubleword:

Extended mnemonic: Equivalent to: FRT, RA mtfprd FRT, RA ${\it mtvsrd}$ mtvrd VRT, RA VRT+32, RA mtvsrd

Special Registers Altered

None

Data Layout for mtvsrd

src



	VSR[XT].dword[0]	undefined	
0		64	127

Move To VSR Word Algebraic X-form

mtvsrwa XT,RA

31	Т	RA	///	211	TX
0	6	11	16	21	31

if TX=0 & MSR.FP=0 then FP_Unavailable()
if TX=1 & MSR.VEC=0 then Vector_Unavailable()

 $\begin{array}{ll} VSR[32\times TX+T].\,dword[0] \leftarrow EXTS64(GPR[RA].\,bi\,t[32:63]) \\ VSR[32\times TX+T].\,dword[1] \leftarrow 0xUUUU_UUUU_UUUU_UUUU \\ \end{array}$

Let XT be the value 32×TX + T.

The two's-complement integer in bits 32:63 of GPR[RA] is sign-extended to 64 bits and placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are undefined.

For TX=0, *mtvsrwa* is treated as a *Floating-Point* instruction in terms of resource availability.

For TX=1, *mtvsrwa* is treated as a *Vector* instruction in terms of resource availability.

Extended Mnemonics:

Extended mnemonics for Move To VSR Word Algebraic:

Extended mnemonic: Equivalent to:

mtfprwa FRT,RA mtvsrwa FRT,RA mtvrwa VRT,RA mtvsrwa VRT+32,RA

Special Registers Altered

None

Data Layout for mtvsrwa

src

undefined	GPR[RA] _{32:63}

tgt

	VSR[XT].dword[0]	undefined	
0	32	64	127

Move To VSR Word and Zero X-form

mtvsrwz XT,RA

31	Т	RA	///	243	ΤX
0	6	11	16	21	31

if TX=0 & MSR.FP=0 then FP_Unavailable()
if TX=1 & MSR.VEC=0 then Vector_Unavailable()

 $\begin{aligned} & VSR[32\times TX+T]. \ dword[0] \leftarrow EXTZ64(GPR[RA]. \ word[1]) \\ & VSR[32\times TX+T]. \ dword[1] \leftarrow 0xUUUU_UUUU_UUUU_UUUU \end{aligned}$

Let XT be the value $32 \times TX + T$.

The contents of bits 32:63 of GPR[RA] are placed into word element 1 of VSR[XT]. The contents of word element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are undefined.

For TX=0, *mtvsrwz* is treated as a *Floating-Point* instruction in terms of resource availability.

For TX=1, *mtvsrwz* is treated as a *Vector* instruction in terms of resource availability.

Extended Mnemonics:

Extended mnemonics for *Move To VSR Word and Zero*:

Extended mnemonic: Equivalent to:

mtfprwz FRT, RA mtvsrwz FRT, RA mtvrwz VRT, RA mtvsrwz VRT+32, RA

Special Registers Altered

None

Data Layout for mtvsrwz

src

unused	GPR[RA] _{32:63}

tgt

0x0000_0000	VSR[XT].word[1]	undefined
0	32	64 127

Move To VSR Double Doubleword X-form

mtvsrdd XT,RA,RB

31	Т	RA	RB	435	ТΧ
0	6	11	16	21	31

if TX=0 & MSR.VSX=0 then VSX_Unavailable()
if TX=1 & MSR.VEC=0 then Vector_Unavailable()

 $\label{eq:control_of_control} \begin{array}{l} \text{if RA=0 then} \\ \text{VSR[32\timesTX+T].dword[0]} \leftarrow \text{0x0000_0000_0000_0000} \\ \text{else} \\ \text{VSR[32\timesTX+T].dword[0]} \leftarrow \text{GPR[RA]} \end{array}$

 $VSR[32\times TX+T]. dword[1] \leftarrow GPR[RB]$ Let XT be the value $32\times TX + T$.

The contents of GPR[RA], or the value 0 if RA=0, are placed into doubleword 0 of VSR[XT].

The contents of GPR[RB] are placed into doubleword 1 of VSR[XT].

For TX=0, *mtvsrdd* is treated as a *VSX* instruction in terms of resource availability.

For TX=1, *mtvsrdd* is treated as a *Vector* instruction in terms of resource availability.

Special Registers Altered:

None

Data Layout for mtvsrdd

src. dword[0]

GPR[RA]
src. dword[1]
GPR[RB]

tgt

	VSR[XT].dword[0]		VSR[XT].dword[1]	
0	32	64		127

Move To VSR Word & Splat X-form

mtvsrws XT,RA

31	Т	RA	///	403	ТΧ
0	6	11	16	21	31

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR.VEC=0 then Vector_Unavailable() $VSR[32\times TX+T].word[0] \leftarrow GPR[RA].bit[32:63]$

 $\begin{array}{lll} VSR[32*TX+T]. \ word[0] &\leftarrow \ GPR[RA]. \ bit[32:63] \\ VSR[32*TX+T]. \ word[1] &\leftarrow \ GPR[RA]. \ bit[32:63] \\ VSR[32*TX+T]. \ word[2] &\leftarrow \ GPR[RA]. \ bit[32:63] \\ VSR[32*TX+T]. \ word[3] &\leftarrow \ GPR[RA]. \ bit[32:63] \\ \end{array}$

Let XT be the value 32×TX + T.

The contents of bits 32:63 of GPR[RA] are placed into each word element of VSR[XT].

For TX=0, *mtvsrws* is treated as a *VSX* instruction in terms of resource availability.

For TX=1, *mtvsrws* is treated as a *Vector* instruction in terms of resource availability.

Special Registers Altered:


None

Data Layout for mtvsrws

sro

unused	GPR[RA] _{32:63}
--------	--------------------------

tgt



3.3.19 Move To/From System Register Instructions

The *Move To Condition Register Fields* instruction has a preferred form; see Section 1.8.1, "Preferred Instruction Forms" on page 25. In the preferred form, the FXM field satisfies the following rule.

Exactly one bit of the FXM field is set to 1.

Extended mnemonics

Extended mnemonics are provided for the *mtspr* and *mfspr* instructions so that they can be coded with the

SPR name as part of the mnemonic rather than as a numeric operand. An extended mnemonic is provided for the *mtcrf* instruction for compatibility with old software (written for a version of the architecture that precedes Version 2.00) that uses it to set the entire Condition Register. Some of these extended mnemonics are shown as examples with the relevant instructions. See Appendix C, "Assembler Extended Mnemonics" on page 1021 for additional extended mnemonics.

Move To Special Purpose Register XFX-form

SP	'R,	RS
	SP	SPR,

31	RS	spr	467	/
0	6	11	21	31

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. If the SPR field contains a value from 808 through 811, the instruction specifies a reserved SPR, and is treated as a no-op; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs". Otherwise, unless the SPR field contains 13 (denoting the AMR), the contents of register RS are placed into the designated Special Purpose Register. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

The AMR (Authority Mask Register) is used for "storage protection." This use, and operation of *mtspr* for the AMR, are described in Book III.

decimal SPR ¹ spr _{5:9} spr _{0:4}		Register Name
1	0000000001	XER
3	00000 00011	DSCR
8	00000 01000	LR
9	00000 01001	CTR
13	00000 01101	AMR
256	01000 00000	VRSAVE
769	11000 00001	MMCR2
770	11000 00010	MMCRA

- Note that the order of the two 5-bit halves of the SPR number is reversed.
- Accesses to these registers are no-ops; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs"

decimal	SPR ¹	Register
uecilliai	spr _{5:9} spr _{0:4}	Name
771	11000 00011	PMC1
772	11000 00100	PMC2
773	11000 00101	PMC3
774	11000 00110	PMC4
775	11000 00111	PMC5
776	11000 01000	PMC6
779	11000 01011	MMCR0
800	11001 00000	BESCRS
801	11001 00001	BESCRSU
802	11001 00010	BESCRR
803	11001 00011	BESCRRU
804	11001 00100	EBBHR
805	11001 00101	EBBRR
806	11001 00110	BESCR
808	11001 01000	reserved ²
809	11001 01001	reserved ²
810	11001 01010	reserved ²
811	11001 01011	reserved ²
815	11001 01111	TAR ²
896	11100 00000	PPR
898	11100 00010	PPR32

- 1. Note that the order of the two 5-bit halves of the SPR number is reversed.
- Accesses to these registers are no-ops; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs"

If execution of this instruction is attempted specifying an SPR number that is not shown above, one of the following occurs.

- If spr₀ = 0, the illegal instruction error handler is invoked.
- If spr₀ = 1, the system privileged instruction error handler is invoked.

A complete description of this instruction can be found in Book III.

Special Registers Altered:

See above

Extended Mnemonics:

Examples of extended mnemonics for *Move To Special Purpose Register*.

Extended mnemonic:		Equival	ent to:
mtxer	Rx	mtspr	1, Rx
mtlr	Rx	mtspr	8, Rx
mtctr	Rx	mtspr	9, Rx
mtppr	Rx	mtspr	896, Rx
mtppr32	Rx	mtspr	898, Rx

- Programming Note

The AMR is part of the "context" of the program (see Book III). Therefore modification of the AMR requires "synchronization" by software. For this reason, most operating systems provide a system library program that application programs can use to modify the AMR.

Compiler and Assembler Note —

For the *mtspr* and *mfspr* instructions, the SPR number coded in Assembler language does not appear directly as a 10-bit binary number in the instruction. The number coded is split into two 5-bit halves that are reversed in the instruction, with the high-order 5 bits appearing in bits 16:20 of the instruction and the low-order 5 bits in bits 11:15.

Move From Special Purpose Register XFX-form

mfspr RT,SPR

31	RT	spr	339	/
0	6	11	21	31

The SPR field denotes a Special Purpose Register, encoded as shown in the table below. If the SPR field contains a value from 808 through 811, the instruction specifies a reserved SPR, and is treated as a no-op; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs". Otherwise, the contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the high-order 32 bits of RT are set to zero.

decimal	SPR ¹	Register
ueciiiai	spr _{5:9} spr _{0:4}	Name
1	00000 00001	XER
3	00000 00011	DSCR
8	00000 01000	LR
9	00000 01001	CTR
13	00000 01101	AMR
136	00100 01000	CTRL
256	01000 00000	VRSAVE
259	01000 00011	SPRG3
268	01000 01100	TB ²
269	01000 01101	TBU ²
455	01110 00111	HDEXCR
736	10111 00000	SIER2
737	10111 00001	SIER3
738	10111 00010	MMCR3
768	11000 00000	SIER
769	11000 00001	MMCR2
770	11000 00010	MMCRA
771	11000 00011	PMC1
772	11000 00100	PMC2
773	11000 00101	PMC3
774	11000 00110	PMC4
775	11000 00111	PMC5
776	11000 01000	PMC6
779	11000 01011	MMCR0

- Note that the order of the two 5-bit halves of the SPR number is reversed.
- 2. See Chapter 5 of Book II
- Accesses to these SPRs are no-ops; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs".

SPR ¹	Register
spr _{5:9} spr _{0:4}	Name
11000 01100	SIAR
11000 01101	SDAR
11000 01110	MMCR1
11001 00000	BESCRS
11001 00001	BESCRSU
11001 00010	BESCRR
11001 00011	BESCRRU
11001 00100	EBBHR
11001 00101	EBBRR
11001 00110	BESCR
11001 01000	reserved ³
11001 01001	reserved ³
11001 01010	reserved ³
11001 01011	reserved ³
11001 01100	DEXCR
11001 01111	TAR
11100 00000	PPR
11100 00010	PPR32
	spr _{5:9} spr _{0:4} 11000 01100 11000 01101 11000 01110 11001 00000 11001 00001 11001 00010 11001 00101 11001 00101 11001 01001 11001 01000 11001 01001 11001 01010 11001 01010 11001 01010 11001 01010 11001 01011 11001 01100 11001 01111 11001 01100

- Note that the order of the two 5-bit halves of the SPR number is reversed.
- 2. See Chapter 5 of Book II
- Accesses to these SPRs are no-ops; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs".

If execution of this instruction is attempted specifying an SPR number that is not shown above, one of the following occurs.

- If spr₀ = 0, the illegal instruction error handler is invoked.
- If spr₀ = 1, the system privileged instruction error handler is invoked.

A complete description of this instruction can be found in Book III.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Move From Special Purpose Register:

Extend	ed mnemonic:	Equival	ent to:
mfxer	Rx	mfspr	Rx, 1
mflr	Rx	mfspr	Rx, 8
mfctr	Rx	mfspr	Rx. 9

- Note -

See the Notes that appear with *mtspr*.

Move to CR from XER Extended X-form

mcrxrx		E	3F			
31	BF	//	///	///	576	/
0	6	9	11	16	21	31

 $\text{CR}_{4 \times \text{BF}+32: \ 4 \times \text{BF}+35} \leftarrow \text{XER}_{\text{OV OV32 CA CA32}}$

The contents of the OV, OV32, CA, and CA32 are copied to Condition Register field BF.

Special Registers Altered:

CR field BF

Move To One Condition Register Field XFX-form

FXM,RS mtocrf

31	RS	1	FXM	/	144	1
0	6	11 12		20 21		31

```
count \, \leftarrow \, 0
do i = 0 to 7
   if FXM_i = 1 then
       n ← i
   count ← count + 1
if count = 1 then
   CR_{4\times n+32: 4\times n+35} \leftarrow (RS)_{4\times n+32: 4\times n+35}
el se
   CR ← undefined
```

If exactly one bit of the FXM field is set to 1, let n be the position of that bit in the field $(0 \le n \le 7)$. The contents of bits 4×n+32: 4×n+35 of register RS are placed into CR field n (CR bits 4×n+32: 4×n+35). Otherwise, the contents of the Condition Register are undefined.

Special Registers Altered:

CR field selected by FXM

Move To Condition Register Fields XFX-form

mtcrf FXM,RS

31	RS	0	FXM	/	144	/
0	6		12	20 21		31

The contents of bits 32:63 of register RS are placed into the Condition Register under control of the field mask specified by FXM. The field mask identifies the 4-bit fields affected. Let i be an integer in the range 0-7. If $FXM_i = 1$ then CR field i (CR bits $4 \times i + 32$: $4 \times i + 35$) is set to the contents of the corresponding field of the low-order 32 bits of RS.

Special Registers Altered:

CR fields selected by mask

Extended Mnemonics:

Example of extended mnemonics for Move To Condition Register Fields:

Extended mnemonic: Equivalent to: mtcr Rχ mtcrf 0xFF, Rx

Move From One Condition Register Field XFX-form

mfocrf RT,FXM 31 RT **FXM** 19

```
\mathsf{RT} \, \leftarrow \, \mathsf{undefi} \, \mathsf{ned}
count \leftarrow 0
do i = 0 to 7
     if FXM_i = 1 then
           n ← i
            count \, \leftarrow \, count \, + \, 1
if count = 1 then
     RT \leftarrow 640
     \mathsf{RT}_{4\times n+32\colon 4\times n+35} \,\leftarrow\, \mathsf{CR}_{4\times n+32\colon 4\times n+35}
```

If exactly one bit of the FXM field is set to 1, let n be the position of that bit in the field $(0 \le n \le 7)$. The contents of CR field n (CR bits 4*n+32: 4*n+35) are placed into bits 4×n+32:4×n+35 of register RT, and the contents of the remaining bits of register RT are undefined. Otherwise, the contents of register RT are undefined.

If exactly one bit of the FXM field is set to 1, the contents of the remaining bits of register RT are set to 0's instead of being undefined as specified above.

Special Registers Altered:


None

Programming Note

Warning: mfocrf is not backward compatible with processors that comply with versions of the architecture that precede Version 2.08. Such processors may not set to 0 the bits of register RT that do not correspond to the specified CR field. If programs that depend on this clearing behavior are run on such processors, the programs may get incorrect results.

The POWER4, POWER5, POWER7 and POWER8 processors set to 0's all bytes of register RT other than the byte that contains the specified CR field. In the byte that contains the CR field, bits other than those containing the CR field may or may not be set to 0s.

Move From Condition Register XFX-form



The contents of the Condition Register are placed into $RT_{32: 63}$. $RT_{0: 31}$ are set to 0.

Special Registers Altered: None

Set Boolean X-form

setb RT,BFA

31	RT	BFA	//	///	128	/
0	6	11	14	16	21	31

if $\text{CR}_{4\times BFA+32}\text{=}1$ then RT ← 0xFFFF_FFFF_FFFF

else if $\text{CR}_{4\times BFA+33}\text{=}1$ then $RT \leftarrow 0x0000_0000_0000_0001$

el se

 $RT \leftarrow 0x0000_0000_0000_0000$

If the contents of bit 0 of CR field BFA are equal to 0b1, the contents of register RT are Oxffff_ffff_ffff_fff.

Otherwise, if the contents of bit 1 of CR field BFA are equal to 0b1, the contents of register RT are set to 0x0000_0000_0000_0001.

Otherwise, the contents of register RT are set to 0x0000_0000_0000_0000.

Special Registers Altered:

None

Set Boolean Condition X-form

RT,BI setbc

31	RT	BI	///	384	/
0	6	11	16	21	31

$$RT = (CR_{BI} = 1) ? 1 : 0$$

If bit BI of the CR contains a 1, register RT is set to 1. Otherwise, register RT is set to 0.

Special Registers Altered:

None

Set Boolean Condition Reverse X-form

RT,BI setbcr

31	RT	BI	///	416	/
0	6	11	16	21	31

$$RT = (CR_{BI} = 1) ? 0 : 1$$

If bit BI of the CR contains a 1, register RT is set to 0. Otherwise, register RT is set to 1.

Special Registers Altered:

None

Set Negative Boolean Condition X-form

RT,BI setnbc

31	RT	BI	///	448	/
0	6	11	16	21	31

$$RT = (CR_{BI} = 1) ? -1 : 0$$

If bit BI of the CR contains a 1, register RT is set to -1. Otherwise, register RT is set to 0.

Special Registers Altered:

None

Set Negative Boolean Condition Reverse X-form

setnbcr RT.BI

31	RT	BI	///	480	/
0	6	11	16	21	31

$$RT = (CR_{BI} = 1) ? 0 : -1$$

If bit BI of the CR contains a 1, register RT is set to 0. Otherwise, register RT is set to -1.

Special Registers Altered:


None

3.3.20 Prefixed No-Operation Instruction


Prefixed Nop MRR:*-form

pnop

Prefix:



Suffix::



 Value must not correspond to a Branch instruction, an rfebb instruction, a context synchronizing instruction other than isync, or a "Service Processor Attention" instruction

No operation is performed.

Special Registers Altered:

None

Programming Note

The *pnop* instruction behaves as a *b* \$+8 instruction regardless of its suffix. However, it does not cause any side effects such as modification of the Come From Address Register. (see Section 10.2 of Book III).

Programming Note

If the value in the suffix of a *pnop* instruction corresponds to a *Branch* instruction, an *rfebb* instruction, a context synchronizing instruction other than *isync*, or a "*Service Processor Attention*" instruction, the instruction form is invalid. The behavior associated with invalid form instructions is described in Section 1.8.2 on page 25. *rfebb* and *isync* are defined in Book II: Power ISA Virtual Environment Architecture. Context synchronization and other context synchronizing instructions are defined in Book III: Power ISA Operating Environment Architecture. *Service Processor Attention* is a reserved instruction; see Appendix C, "Reserved Instructions" on page 1369.)

This restriction eases hardware implementation complexity.

Engineering Note

Because the list of word instructions that must not be used as the suffix of **pnop** may change in the future, hardware should treat these invalid instruction forms of **pnop** either as a no-op or as an illegal instruction. This treatment enhances software compatibility. The choice may vary according to which of the word instructions is used as the suffix.

Chapter 4. Floating-Point Facility

4.1 Floating-Point Facility Overview

This chapter describes the registers and instructions that make up the Floating-Point Facility.

The processor (augmented by appropriate software support, where required) implements a floating-point system compliant with the ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic" (hereafter referred to as "the IEEE standard"). That standard defines certain required "operations" (addition, subtraction, etc.). Herein, the term "floating-point operation" is used to refer to one of these required operations and to additional operations defined (e.g., those performed by *Multiply-Add* or *Reciprocal Estimate* instructions). A Non-IEEE mode is also provided. This mode, which may produce results not in strict compliance with the IEEE standard, allows shorter latency.

Instructions are provided to perform arithmetic, rounding, conversion, comparison, and other operations in floating-point registers; to move floating-point data between storage and these registers; and to manipulate the Floating-Point Status and Control Register explicitly.

These instructions are divided into two categories.

computational instructions

The computational instructions are those that perform addition, subtraction, multiplication, division, extracting the square root, rounding, conversion, comparison, and combinations of these operations. These instructions provide the floating-point operations. They place status information into the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.6 through 4.6.8.

· non-computational instructions

The non-computational instructions are those that perform loads and stores, move the contents of a floating-point register to another floating-point register possibly altering the sign, manipulate the Floating-Point Status and Control Register explic-

itly, and select the value from one of two floating-point registers based on the value in a third floating-point register. The operations performed by these instructions are not considered floating-point operations. With the exception of the instructions that manipulate the Floating-Point Status and Control Register explicitly, they do not alter the Floating-Point Status and Control Register. They are the instructions described in Sections 4.6.2 through 4.6.5, and 4.6.10.

A floating-point number consists of a signed exponent and a signed significand. The quantity expressed by this number is the product of the significand and the number 2^{exponent}. Encodings are provided in the data format to represent finite numeric values, ±Infinity, and values that are "Not a Number" (NaN). Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. Their encoding permits a variable diagnostic information field. They may be used to indicate such things as uninitialized variables and can be produced by certain invalid operations.

There is one class of exceptional events that occur during instruction execution that is unique to the Floating-Point Facility: the Floating-Point Exception. Floating-point exceptions are signaled with bits set in the Floating-Point Status and Control Register (FPSCR). They can cause the system floating-point enabled exception error handler to be invoked, precisely or imprecisely, if the proper control bits are set.

Floating-Point Exceptions

The following floating-point exceptions are detected by the processor:

•	Invalid Operation Exception	(VX)
	SNaN	(VXSNAN)
	Infinity-Infinity	(VXI SI)
	Infinity÷Infinity	(VXI DI)
	Zero÷Zero	(VXZDZ)
	Infinity×Zero	(VXI MZ)
	Invalid Compare	(VXVC)
	Software-Defined Condition	(VXS0FT)
	Invalid Square Root	(VXSQRT)

	Invalid Integer Convert	(VXCVI)
•	Zero Divide Exception	(ZX)
•	Overflow Exception	(0X)
•	Underflow Exception	(UX)
•	Inexact Exception	(XX)

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. See Section 4.2.2, "Floating-Point Status and Control Register" on page 136 for a description of these exception and enable bits, and Section 4.4, "Floating-Point Exceptions" on page 144 for a detailed discussion of floating-point exceptions, including the effects of the enable bits.

4.2 Floating-Point Facility Registers

4.2.1 Floating-Point Registers

Implementations of this architecture provide 32 floating-point registers (FPRs). The floating-point instruction formats provide 5-bit fields for specifying the FPRs to be used in the execution of the instruction. The FPRs are numbered 0-31. See Figure 45 on page 136.

Each FPR contains 64 bits that support the floating-point double format. Every instruction that interprets the contents of an FPR as a floating-point value uses the floating-point double format for this interpretation.

The computational instructions, and the *Move* and *Select* instructions, operate on data located in FPRs and, with the exception of the *Compare* instructions, place the result value into an FPR and optionally (when Rc=1) place status information into the Condition Register.

Load Double and Store Double instructions are provided that transfer 64 bits of data between storage and the FPRs with no conversion. Load Single instructions are provided to transfer and convert floating-point values in floating-point single format from storage to the same value in floating-point double format in the FPRs. Store Single instructions are provided to transfer and convert floating-point values in floating-point double format from the FPRs to the same value in floating-point single format in storage.

Instructions are provided that manipulate the Floating-Point Status and Control Register and the Condition Register explicitly. Some of these instructions copy data from an FPR to the Floating-Point Status and Control Register or vice versa.

The computational instructions and the *Select* instruction accept values from the FPRs in double format. For single-precision arithmetic instructions, all input values must be representable in single format; if they are not,

the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if Rc=1), are undefined.

FPR 0	
FPR 1	
FPR 30	
FPR 31	
0	63

Figure 45. Floating-Point Registers

4.2.2 Floating-Point Status and Control Register

The Floating-Point Status and Control Register (FPSCR) controls the handling of floating-point exceptions and records status resulting from the floating-point operations. Bits 32:55 are status bits. Bits 56:63 are control bits.

The exception bits in the FPSCR (bits 35:44, 53:55) are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an *mcrfs*, *mtfsfi*, *mtfsf*, or *mtfsb0* instruction. The exception summary bits in the FPSCR (FX, FEX, and VX, which are bits 32:34) are not considered to be "exception bits", and only FX is sticky.

FEX and VX are simply the ORs of other FPSCR bits. Therefore these two bits are not listed among the FPSCR bits affected by the various instructions.



Figure 46. Floating-Point Status and Control Register

The bit definitions for the FPSCR are as follows.

Bit(s) Description

0:28 Reserved

29:31 **Decimal Rounding Mode** (DRN)

See Section 5.2.1, "DFP Usage of Floating-Point Registers" on page 192.

32 Floating-Point Exception Summary (FX)

Every floating-point instruction, except *mtfsfi* and *mtfsf*, implicitly sets FX to 1 if that instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* can alter FX explicitly.

Programming Note -

FX is defined not to be altered implicitly by *mtfsfi* and *mtfsf* because permitting these instructions to alter FX implicitly could cause a paradox. An example is an *mtfsfi* or *mtfsf* instruction that supplies 0 for FX and 1 for 0X, and is executed when 0X=0. See also the Programming Notes with the definition of these two instructions.

33 Floating-Point Enabled Exception Summary (FEX)

This bit is the OR of all the floating-point exception bits masked by their respective enable bits. *mcrfs*, *mtfsfi*, *mtfsb0*, and *mtfsb1* cannot alter FEX explicitly.

34 Floating-Point Invalid Operation Exception Summary (VX)

This bit is the OR of all the Invalid Operation exception bits. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* cannot alter VX explicitly.

- 35 Floating-Point Overflow Exception (0X)
 See Section 4.4.3, "Overflow Exception" on page 147.
- 36 Floating-Point Underflow Exception (UX) See Section 4.4.4, "Underflow Exception" on page 148.
- 37 Floating-Point Zero Divide Exception (ZX)
 See Section 4.4.2, "Zero Divide Exception" on page 146.
- 38 Floating-Point Inexact Exception (XX)
 See Section 4.4.5, "Inexact Exception" on page 148.

XX is a sticky version of FI (see below). Thus the following rules completely describe how XX is set by a given instruction.

- If the instruction affects FI, the new value of XX is obtained by ORing the old value of XX with the new value of FI.
- If the instruction does not affect FI, the value of XX is unchanged.
- 39 Floating-Point Invalid Operation Exception (SNaN) (VXSNAN)

See Section 4.4.1, "Invalid Operation Exception" on page 146.

- 40 Floating-Point Invalid Operation Exception (∞ ∞) (VXISI)
 See Section 4.4.1.
- 41 Floating-Point Invalid Operation Exception (∞ ÷ ∞) (VXI DI)
 See Section 4.4.1.

42 Floating-Point Invalid Operation Exception (0÷0) (VXZDZ)

See Section 4.4.1.

- 43 Floating-Point Invalid Operation Exception (∞ ×0) (VXI MZ)
 See Section 4.4.1.
- 44 Floating-Point Invalid Operation Exception (Invalid Compare) (VXVC)
 See Section 4.4.1.

45 Floating-Point Fraction Rounded (FR)

The last *Arithmetic* or *Rounding and Conversion* instruction incremented the fraction during rounding. See Section 4.3.6, "Rounding" on page 143. This bit is not sticky.

46 Floating-Point Fraction Inexact (FI)

The last *Arithmetic* or *Rounding and Conversion* instruction either produced an inexact result during rounding or caused a disabled Overflow Exception. See Section 4.3.6. This bit is not sticky.

See the definition of XX, above, regarding the relationship between FI and XX.

47:51 Floating-Point Result Flags (FPRF)

Arithmetic, rounding, and *Convert From Integer* instructions set this field based on the result placed into the target register and on the target precision, except that if any portion of the result is undefined then the value placed into FPRF is undefined. Floating-point *Compare* instructions set this field based on the relative values of the operands being compared. For *Convert To Integer* instructions, the value placed into FPRF is undefined. Additional details are given below.

Programming Note

A single-precision operation that produces a denormalized result sets FPRF to indicate a denormalized number. When possible, single-precision denormalized numbers are represented in normalized double format in the target register.

47 Floating-Point Result Class Descriptor (C)
Arithmetic, rounding, and Convert From Integer instructions may set this bit with the FPCC bits, to indicate the class of the result as shown in Figure 47 on page 139.

48:51 Floating-Point Condition Code (FPCC)

Floating-point *Compare* instructions set one of the FPCC bits to 1 and the other three FPCC bits to 0. Arithmetic, rounding, and *Convert From Integer* instructions may set the FPCC bits with the C bit, to indicate the class of the result as shown in Figure 47 on page 139. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.

- 48 Floating-Point Less Than or Negative (FL or <)
- 49 Floating-Point Greater Than or Positive (FG or >)
- 50 Floating-Point Equal or Zero (FE or =)
- 51 Floating-Point Unordered or NaN (FU or ?)
- 52 Reserved
- 53 Floating-Point Invalid Operation Exception (Software-Defined Condition) (VXSOFT)

This bit can be altered only by *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, or *mtfsb1*. See Section 4.4.1.

Programming Note -

FPSCR_{VXSOFT} can be used by software to indicate the occurrence of an arbitrary, software-defined, condition that is to be treated as an Invalid Operation Exception. For example, the bit could be set by a program that computes a base 10 logarithm if the supplied input is negative.

- 54 Floating-Point Invalid Operation Exception (Invalid Square Root) (VXSQRT) See Section 4.4.1.
- 55 Floating-Point Invalid Operation Exception (Invalid Integer Convert) (VXCVI)
 See Section 4.4.1.
- 56 Floating-Point Invalid Operation Exception Enable (VE)
 See Section 4.4.1.
- 57 Floating-Point Overflow Exception Enable (0E)

See Section 4.4.3, "Overflow Exception" on page 147.

- 58 Floating-Point Underflow Exception
 Enable (UE)
 See Section 4.4.4 "Underflow Exception" on
 - See Section 4.4.4, "Underflow Exception" on page 148.
- 59 Floating-Point Zero Divide Exception Enable (ZE)
 See Section 4.4.2, "Zero Divide Exception" on page 146.

60 Floating-Point Inexact Exception Enable (XE)

See Section 4.4.5, "Inexact Exception" on page 148.

61 Floating-Point Non-IEEE Mode (NI)

Floating-point non-IEEE mode is optional. If floating-point non-IEEE mode is not implemented, this bit is treated as reserved, and the remainder of the definition of this bit does not apply.

If floating-point non-IEEE mode is implemented, this bit has the following meaning.

- 0 The processor is not in floating-point non-IEEE mode (i.e., all floating-point operations conform to the IEEE standard).
- 1 The processor is in floating-point non-IEEE mode.

When the processor is in floating-point non-IEEE mode, the remaining FPSCR bits may have meanings different from those given in this document, and floating-point operations need not conform to the IEEE standard. The effects of executing a given floating-point instruction with FPSCR_{NI}=1, and any additional requirements for using non-IEEE mode, are implementation-dependent. The results of executing a given instruction in non-IEEE mode may vary between implementations, and between different executions on the same implementation.

Programming Note -

When the processor is in floating-point non-IEEE mode, the results of floating-point operations may be approximate, and performance for these operations may be better, more predictable, or less data-dependent than when the processor is not in non-IEEE mode. For example, in non-IEEE mode an implementation may return 0 instead of a denormalized number, and may return a large number instead of an infinity.

- 62:63 Floating-Point Rounding Control (RN) See Section 4.3.6, "Rounding" on page 143.
 - 00 Round to Nearest
 - 01 Round toward Zero
 - 10 Round toward +Infinity
 - 11 Round toward -Infinity

Result Flags	Result Value Class
C < > = ?	
1 0 0 0 1	Quiet NaN
0 1 0 0 1	– Infinity
0 1 0 0 0	 Normalized Number
1 1 0 0 0	 Denormalized Number
10010	- Zero
00010	+ Zero
10100	+ Denormalized Number
0 0 1 0 0	+ Normalized Number
0 0 1 0 1	+ Infinity

Figure 47. Floating-Point Result Flags

4.3 Floating-Point Data

4.3.1 Data Format

This architecture defines the representation of a floating-point value in two different binary fixed-length formats. The format may be a 32-bit single format for a single-precision value or a 64-bit double format for a double-precision value. The single format may be used for data in storage. The double format may be used for data in storage and for data in floating-point registers.

The lengths of the exponent and the fraction fields differ between these two formats. The structure of the single and double formats is shown below.

S	EXP		FRACTION
0	1	9	31

Figure 48. Floating-point single format

S	EXP	FRACTION	
0	1	12	63

Figure 49. Floating-point double format

Values in floating-point format are composed of three fields:

S sign bit
EXP exponent+bias
FRACTION fraction

Representation of numeric values in the floating-point formats consists of a sign bit (S), a biased exponent (EXP), and the fraction portion (FRACTI ON) of the significand. The significand consists of a leading implied bit concatenated on the right with the FRACTI ON. This leading implied bit is 1 for normalized numbers and 0 for denormalized numbers and is located in the unit bit position (i.e., the first bit to the left of the binary point). Values representable within the two floating-point for-

mats can be specified by the parameters listed in Figure 50.

	Format	
	Single	Double
Exponent Bias	+127	+1023
Maximum Exponent	+127	+1023
Minimum Exponent	-126	-1022
Widths (bits)		
Format	32	64
Sign	1	1
Exponent	8	11
Fraction	23	52
Significand	24	53

Figure 50. IEEE floating-point fields

The architecture requires that the FPRs of the Floating-Point Facility support the floating-point double format only.

4.3.2 Value Representation

This architecture defines numeric and non-numeric values representable within each of the two supported formats. The numeric values are approximations to the real numbers and include the normalized numbers, denormalized numbers, and zero values. The non-numeric values representable are the infinities and the Not a Numbers (NaNs). The infinities are adjoined to the real numbers, but are not numbers themselves, and the standard rules of arithmetic do not hold when they are used in an operation. They are related to the real numbers by order alone. It is possible however to define restricted operations among numbers and infinities as defined below. The relative location on the real number line for each of the defined entities is shown in Figure 51.




Figure 51. Approximation to real numbers

The NaNs are not related to the numeric values or infinities by order or value but are encodings used to convey diagnostic information such as the representation of uninitialized variables.

The following is a description of the different floating-point values defined in the architecture:

Binary floating-point numbers

Machine representable values used as approximations to real numbers. Three categories of numbers are supported: normalized numbers, denormalized numbers, and zero values.

Normalized numbers (± NOR)

These are values that have a biased exponent value in the range:

1 to 254 in single format 1 to 2046 in double format

They are values in which the implied unit bit is 1. Normalized numbers are interpreted as follows:

NOR =
$$(-1)^s \times 2^E \times (1.fraction)$$

where s is the sign, E is the unbiased exponent, and 1.fraction is the significand, which is composed of a leading unit bit (implied bit) and a fraction part.

The ranges covered by the magnitude (M) of a normalized floating-point number are approximately equal to:

Single Format:

$$1.2x10^{-38} \le M \le 3.4x10^{38}$$

Double Format:

$$2.2x10^{-308} \le M \le 1.8x10^{308}$$

Zero values (± 0)

These are values that have a biased exponent value of zero and a fraction value of zero. Zeros can have a positive or negative sign. The sign of zero is ignored by comparison operations (i.e., comparison regards +0 as equal to -0).

Denormalized numbers (± DEN)

These are values that have a biased exponent value of zero and a nonzero fraction value. They are nonzero numbers smaller in magnitude than the representable normalized numbers. They are values in which the implied unit bit is 0. Denormalized numbers are interpreted as follows:

$$DEN = (-1)^{s} \times 2^{Emin} \times (0.fraction)$$

where Emin is the minimum representable exponent value (-126 for single-precision, -1022 for double-precision).

Infinities $(\pm \infty)$

These are values that have the maximum biased exponent value:

255 in single format 2047 in double format

and a zero fraction value. They are used to approximate values greater in magnitude than the maximum normalized value.

Infinity arithmetic is defined as the limiting case of real arithmetic, with restricted operations defined among numbers and infinities. Infinities and the real numbers can be related by ordering in the affine sense:

$$- ∞$$
 < every finite number < $+ ∞$

Arithmetic on infinities is always exact and does not signal any exception, except when an exception occurs

due to the invalid operations as described in Section 4.4.1, "Invalid Operation Exception" on page 146.

For comparison operations, +Infinity compares equal to +Infinity and -Infinity compares equal to -Infinity.

Not a Numbers (NaNs)

These are values that have the maximum biased exponent value and a nonzero fraction value. The sign bit is ignored (i.e., NaNs are neither positive nor negative). If the high-order bit of the fraction field is 0 then the NaN is a *Signaling NaN*; otherwise it is a *Quiet NaN*.

Signaling NaNs are used to signal exceptions when they appear as operands of computational instructions.

Quiet NaNs are used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when Invalid Operation Exception is disabled (VE=0). Quiet NaNs propagate through all floating-point operations except ordered comparison, *Floating Round to Single-Precision*, and conversion to integer. Quiet NaNs do not signal exceptions, except for ordered comparison and conversion to integer operations. Specific encodings in QNaNs can thus be preserved through a sequence of floating-point operations, and used to convey diagnostic information to help identify results from invalid operations.

When a QNaN is the result of a floating-point operation because one of the operands is a NaN or because a QNaN was generated due to a disabled Invalid Operation Exception, then the following rule is applied to determine the NaN with the high-order fraction bit set to 1 that is to be stored as the result.

```
if (FRA) is a NaN then FRT \leftarrow (FRA) else if (FRB) is a NaN then if instruction is frsp then FRT \leftarrow (FRB)_{0:34} || ^{29}0 else FRT \leftarrow (FRB) else if (FRC) is a NaN then FRT \leftarrow (FRC) else if generated QNaN then FRT \leftarrow generated QNaN
```

If the operand specified by FRA is a NaN, then that NaN is stored as the result. Otherwise, if the operand specified by FRB is a NaN (if the instruction specifies an FRB operand), then that NaN is stored as the result, with the low-order 29 bits of the result set to 0 if the instruction is *frsp*. Otherwise, if the operand specified by FRC is a NaN (if the instruction specifies an FRC operand), then that NaN is stored as the result. Otherwise, if a QNaN was generated due to a disabled Invalid Operation Exception, then that QNaN is stored as the result. If a QNaN is to be generated as a result, then the QNaN generated has a sign bit of 0, an exponent field of all 1s, and a high-order fraction bit of 1 with all other fraction bits 0. Any instruction that generates a QNaN as

the result of a disabled Invalid Operation Exception generates this QNaN (i.e., 0x7FF8_0000_0000_0000).

A double-precision NaN is considered to be representable in single format if and only if the low-order 29 bits of the double-precision NaN's fraction are zero.

4.3.3 Sign of Result

The following rules govern the sign of the result of an arithmetic, rounding, or conversion operation, when the operation does not yield an exception. They apply even when the operands or results are zeros or infinities.

• The sign of the result of an add operation is the sign of the operand having the larger absolute value. If both operands have the same sign, the sign of the result of an add operation is the same as the sign of the operands. The sign of the result of the subtract operation x-y is the same as the sign of the result of the add operation x+(-y).

When the sum of two operands with opposite sign, or the difference of two operands with the same sign, is exactly zero, the sign of the result is positive in all rounding modes except Round toward –Infinity, in which mode the sign is negative.

- The sign of the result of a multiply or divide operation is the Exclusive OR of the signs of the operands.
- The sign of the result of a Square Root or Reciprocal Square Root Estimate operation is always positive, except that the square root of -0 is -0 and the reciprocal square root of -0 is -Infinity.
- The sign of the result of a Round to Single-Precision, or Convert From Integer, or Round to Integer operation is the sign of the operand being converted.

For the *Multiply-Add* instructions, the rules given above are applied first to the multiply operation and then to the add or subtract operation (one of the inputs to the add or subtract operation is the result of the multiply operation).

4.3.4 Normalization and Denormalization

The intermediate result of an arithmetic or *frsp* instruction may require normalization and/or denormalization as described below. Normalization and denormalization do not affect the sign of the result.

When an arithmetic or rounding instruction produces an intermediate result which carries out of the significand, or in which the significand is nonzero but has a leading zero bit, it is not a normalized number and must be normalized before it is stored. For the carry-out case, the significand is shifted right one bit, with a one shifted into the leading significand bit, and the exponent is incre-

mented by one. For the leading-zero case, the significand is shifted left while decrementing its exponent by one for each bit shifted, until the leading significand bit becomes one. The Guard bit and the Round bit (see Section 4.5.1, "Execution Model for IEEE Operations" on page 149) participate in the shift with zeros shifted into the Round bit. The exponent is regarded as if its range were unlimited.

After normalization, or if normalization was not required, the intermediate result may have a nonzero significand and an exponent value that is less than the minimum value that can be represented in the format specified for the result. In this case, the intermediate result is said to be "Tiny" and the stored result is determined by the rules described in Section 4.4.4, "Underflow Exception". These rules may require denormalization.

A number is denormalized by shifting its significand right while incrementing its exponent by 1 for each bit shifted, until the exponent is equal to the format's minimum value. If any significant bits are lost in this shifting process then "Loss of Accuracy" has occurred (See Section 4.4.4, "Underflow Exception" on page 148) and Underflow Exception is signaled.

4.3.5 Data Handling and Precision

Most of the Floating-Point Facility Architecture, including all computational, Move, and Select instructions, use the floating-point double format to represent data in the FPRs. Single-precision and integer-valued operands may be manipulated using double-precision operations. Instructions are provided to coerce these values from a double format operand. Instructions are also provided for manipulations which do not require double-precision. In addition, instructions are provided to access a true single-precision representation in storage, and a fixed-point integer representation in GPRs.

4.3.5.1 Single-Precision Operands

For single format data, a format conversion from single to double is performed when loading from storage into an FPR and a format conversion from double to single is performed when storing from an FPR to storage. No floating-point exceptions are caused by these instructions. An instruction is provided to explicitly convert a double format operand in an FPR to single-precision. Floating-point single-precision is enabled with four types of instruction.

1. Load Floating-Point Single

This form of instruction accesses a single-precision operand in single format in storage, converts it to double format, and loads it into an FPR. No floating-point exceptions are caused by these instructions.

2. Round to Floating-Point Single-Precision

The Floating Round to Single-Precision instruction rounds a double-precision operand to single-precision, checking the exponent for single-precision range and handling any exceptions according to respective enable bits, and places that operand into an FPR in double format. For results produced by single-precision arithmetic instructions, single-precision loads, and other instances of the Floating Round to Single-Precision instruction, this operation does not alter the value.

3. Single-Precision Arithmetic Instructions

This form of instruction takes operands from the FPRs in double format, performs the operation as if it produced an intermediate result having infinite precision and unbounded exponent range, and then coerces this intermediate result to fit in single format. Status bits, in the FPSCR and optionally in the Condition Register, are set to reflect the single-precision result. The result is then converted to double format and placed into an FPR. The result lies in the range supported by the single format.

If any input value is not representable in single format and either 0E=1 or UE=1, the result placed into the target FPR, and the setting of status bits in the FPSCR and in the Condition Register (if Rc=1), are undefined.

For *fres*[.] or *frsqrtes*[.], if the input value is finite and has an unbiased exponent greater than +127, the input value is interpreted as an Infinity.

4. Store Floating-Point Single

This form of instruction converts a double-precision operand to single format and stores that operand into storage. No floating-point exceptions are caused by these instructions. (The value being stored is effectively assumed to be the result of an instruction of one of the preceding three types.)

When the result of a *Load Floating-Point Single*, *Floating Round to Single-Precision*, or single-precision arithmetic instruction is stored in an FPR, the low-order 29 FRACTION bits are zero.

Programming Note

The Floating Round to Single-Precision instruction is provided to allow value conversion from double-precision to single-precision with appropriate exception checking and rounding. This instruction should be used to convert double-precision floating-point values (produced by double-precision load and arithmetic instructions and by fcfid) to single-precision values prior to storing them into single format storage elements or using them as operands for single-precision arithmetic instructions. Values produced by single-precision load and arithmetic instructions are already single-precision values and can be stored directly into single format storage elements, or used directly as operands for single-precision arithmetic instructions, without preceding the store, or the arithmetic instruction, by a Floating Round to Single-Precision instruction.

Programming Note -

A single-precision value can be used in double-precision arithmetic operations. The reverse is true only if the double-precision value is representable in single format.

Some implementations may execute single-precision arithmetic instructions faster than double-precision arithmetic instructions. Therefore, if double-precision accuracy is not required, single-precision data and instructions should be used.

4.3.5.2 Integer-Valued Operands

Instructions are provided to round floating-point operands to integer values in floating-point format. To facilitate exchange of data between the floating-point and fixed-Point facilities, instructions are provided to convert between floating-point double format and fixed-point integer format in an FPR. Computation on integer-valued operands may be performed using arithmetic instructions of the required precision. (The results may not be integer values.) The two groups of instructions provided specifically to support integer-valued operands are described below.

1. Floating Round to Integer

The Floating Round to Integer instructions round a double-precision operand to an integer value in floating-point double format. These instructions may cause Invalid Operation (VXSNAN) exceptions. See Sections 4.3.6 and 4.5.1 for more information about rounding.

2. Floating Convert To/From Integer

The Floating Convert To Integer instructions convert a double-precision operand to a 32-bit or 64-bit signed fixed-point integer format. Variants are provided both to perform rounding based on

the value of FPSCR_{RN} and to round toward zero. These instructions may cause Invalid Operation (VXSNAN, VXCVI) and Inexact exceptions. The *Floating Convert From Integer* instruction converts a 64-bit signed fixed-point integer to a double-precision floating-point integer. Because of the limitations of the source format, only an Inexact exception may be generated.

4.3.6 Rounding

The material in this section applies to operations that have numeric operands (i.e., operands that are not infinities or NaNs). Rounding the intermediate result of such an operation may cause an Overflow Exception, an Underflow Exception, or an Inexact Exception. The remainder of this section assumes that the operation causes no exceptions and that the result is numeric. See Section 4.3.2, "Value Representation" and Section 4.4, "Floating-Point Exceptions" for the cases not covered here.

The Arithmetic and Rounding and Conversion instructions round their intermediate results. With the exception of the Estimate instructions, these instructions produce an intermediate result that can be regarded as having infinite precision and unbounded exponent range. All but two groups of these instructions normalize or denormalize the intermediate result prior to rounding and then place the final result into the target FPR in double format. The Floating Round to Integer and Floating Convert To Integer instructions with biased exponents ranging from 1022 through 1074 are prepared for rounding by repetitively shifting the significand right one position and incrementing the biased exponent until it reaches a value of 1075. (Intermediate results with biased exponents 1075 or larger are already integers, and with biased exponents 1021 or less round to zero.) After rounding, the final result for Floating Round to Integer is normalized and put in double format, and for Floating Convert To Integer is converted to a signed fixed-point integer.

FPSCR bits FR and FI generally indicate the results of rounding. Each of the instructions which rounds its intermediate result sets these bits. If the fraction is incremented during rounding then FR is set to 1, otherwise FR is set to 0. If the result is inexact then FI is set to 1, otherwise FI is set to zero. The *Round to Integer* instructions are exceptions to this rule, setting FR and FI to 0. The *Estimate* instructions set FR and FI to undefined values. The remaining floating-point instructions do not alter FR and FI.

Four user-selectable rounding modes are provided through the Floating-Point Rounding Control field in the FPSCR. See Section 4.2.2, "Floating-Point Status and Control Register". These are encoded as follows.

RN	Rounding Mode
00	Round to Nearest
01	Round toward Zero
10	Round toward +Infinity
11	Round toward -Infinity

Let Z be the intermediate arithmetic result or the operand of a convert operation. If Z can be represented exactly in the target format, then the result in all rounding modes is Z as represented in the target format. If Z cannot be represented exactly in the target format, let Z1 and Z2 bound Z as the next larger and next smaller numbers representable in the target format. Then Z1 or Z2 can be used to approximate the result in the target format

Figure 52 shows the relation of Z, Z1, and Z2 in this case. The following rules specify the rounding in the four modes. "LSB" means "least significant bit".




Figure 52. Selection of Z1 and Z2

Round to Nearest

Choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the one that is even (least significant bit 0).

Round toward Zero

Choose the smaller in magnitude (Z1 or Z2).

Round toward +Infinity

Choose Z1.

Round toward -Infinity

Choose Z2.

See Section 4.5.1, "Execution Model for IEEE Operations" on page 149 for a detailed explanation of rounding.

4.4 Floating-Point Exceptions

This architecture defines the following floating-point exceptions:

Invalid Operation Exception

SNaN

Infinity-Infinity

Infinity÷Infinity

Zero÷Zero

Infinity×Zero

Invalid Compare

Software-Defined Condition

Invalid Square Root

Invalid Integer Convert

- Zero Divide Exception
- Overflow Exception
- Underflow Exception
- Inexact Exception

These exceptions, other than Invalid Operation Exception due to Software-Defined Condition, may occur during execution of computational instructions. An Invalid Operation Exception due to Software-Defined Condition occurs when a *Move To FPSCR* instruction sets VXS0FT to 1.

Each floating-point exception, and each category of Invalid Operation Exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. The exception bit indicates occurrence of the corresponding exception. If an exception occurs, the corresponding enable bit governs the result produced by the instruction and, in conjunction with the FEO and FE1 bits (see page 145), whether and how the system floating-point enabled exception error handler is invoked. (In general, the enabling specified by the enable bit is of invoking the system error handler, not of permitting the exception to occur. The occurrence of an exception depends only on the instruction and its inputs, not on the setting of any control bits. The only deviation from this general rule is that the occurrence of an Underflow Exception may depend on the setting of the enable bit.)

A single instruction, other than *mtfsfi* or *mtfsf*, may set more than one exception bit only in the following cases:

- Inexact Exception may be set with Overflow Exception.
- Inexact Exception may be set with Underflow Exception.
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Compare) for Compare Ordered instructions.
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Integer Convert) for Convert To Integer instructions.

When an exception occurs the writing of a result to the target register may be suppressed or a result may be delivered, depending on the exception.

The writing of a result to the target register is suppressed for the following kinds of exception, so that there is no possibility that one of the operands is lost:

- Enabled Invalid Operation
- · Enabled Zero Divide

For the remaining kinds of exception, a result is generated and written to the destination specified by the instruction causing the exception. The result may be a different value for the enabled and disabled conditions for some of these exceptions. The kinds of exception that deliver a result are the following:

- Disabled Invalid Operation
- · Disabled Zero Divide
- Disabled Overflow
- Disabled Underflow
- Disabled Inexact
- Enabled Overflow
- Enabled Underflow
- Enabled Inexact

Subsequent sections define each of the floating-point exceptions and specify the action that is taken when they are detected.

The IEEE standard specifies the handling of exceptional conditions in terms of "traps" and "trap handlers". In this architecture, an FPSCR exception enable bit of 1 causes generation of the result value specified in the IEEE standard for the "trap enabled" case; the expectation is that the exception will be detected by software, which will revise the result. An FPSCR exception enable bit of 0 causes generation of the "default result" value specified for the "trap disabled" (or "no trap occurs" or "trap is not implemented") case; the expectation is that the exception will not be detected by software, which will simply use the default result. The result to be delivered in each case for each exception is described in the sections below.

The IEEE default behavior when an exception occurs is to generate a default value and not to notify software. In this architecture, if the IEEE default behavior when an exception occurs is desired for all exceptions, all FPSCR exception enable bits should be set to 0 and Ignore Exceptions Mode (see below) should be used. In this case the system floating-point enabled exception error handler is not invoked, even if floating-point exceptions occur: software can inspect the FPSCR exception bits if necessary, to determine whether exceptions have occurred.

In this architecture, if software is to be notified that a given kind of exception has occurred, the corresponding FPSCR exception enable bit must be set to 1 and a mode other than Ignore Exceptions Mode must be used. In this case the system floating-point enabled exception error handler is invoked if an enabled float-

ing-point exception occurs. The system floating-point enabled exception error handler is also invoked if a *Move To FPSCR* instruction causes an exception bit and the corresponding enable bit both to be 1; the *Move To FPSCR* instruction is considered to cause the enabled exception.

The FE0 and FE1 bits control whether and how the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The location of these bits and the requirements for altering them are described in Book III. (The system floating-point enabled exception error handler is never invoked because of a disabled floating-point exception.) The effects of the four possible settings of these bits are as follows.

FE0 FE1 Description

0 0 Ignore Exceptions Mode

Floating-point exceptions do not cause the system floating-point enabled exception error handler to be invoked.

0 1 Imprecise Nonrecoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. It may not be possible to identify the excepting instruction or the data that caused the exception. Results produced by the excepting instruction may have been used by or may have affected subsequent instructions that are executed before the error handler is invoked.

1 0 Imprecise Recoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. Sufficient information is provided to the error handler that it can identify the excepting instruction and the operands, and correct the result. No results produced by the excepting instruction have been used by or have affected subsequent instructions that are executed before the error handler is invoked.

1 1 Precise Mode

The system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled exception.

In all cases, the question of whether a floating-point result is stored, and what value is stored, is governed by the FPSCR exception enable bits, as described in subsequent sections, and is not affected by the value of the FE0 and FE1 bits.

In all cases in which the system floating-point enabled exception error handler is invoked, all instructions

before the instruction at which the system floating-point enabled exception error handler is invoked have completed, and no instruction after the instruction at which the system floating-point enabled exception error handler is invoked has begun execution. The instruction at which the system floating-point enabled exception error handler is invoked has completed if it is the excepting instruction and there is only one such instruction. Otherwise it has not begun execution (or may have been partially executed in some cases, as described in Book III).

Programming Note –

In any of the three non-Precise modes, a *Floating-Point Status and Control Register* instruction can be used to force any exceptions, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to be recorded in the FPSCR. (This forcing is superfluous for Precise Mode.)

In either of the Imprecise modes, a *Floating-Point Status and Control Register* instruction can be used to force any invocations of the system floating-point enabled exception error handler, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to occur. (This forcing has no effect in Ignore Exceptions Mode, and is superfluous for Precise Mode.)

The last sentence of the paragraph preceding this Programming Note can apply only in the Imprecise modes, or if the mode has just been changed from Ignore Exceptions Mode to some other mode. (It always applies in the latter case.)

In order to obtain the best performance across the widest range of implementations, the programmer should obey the following guidelines.

- If the IEEE default results are acceptable to the application, Ignore Exceptions Mode should be used with all FPSCR exception enable bits set to 0
- If the IEEE default results are not acceptable to the application, Imprecise Nonrecoverable Mode should be used, or Imprecise Recoverable Mode if recoverability is needed, with FPSCR exception enable bits set to 1 for those exceptions for which the system floating-point enabled exception error handler is to be invoked.
- Ignore Exceptions Mode should not, in general, be used when any FPSCR exception enable bits are set to 1.
- Precise Mode may degrade performance in some implementations, perhaps substantially, and therefore should be used only for debugging and other specialized applications.

4.4.1 Invalid Operation Exception

4.4.1.1 Definition

An Invalid Operation Exception occurs when an operand is invalid for the specified operation. The invalid operations are:

- Any floating-point operation on a Signaling NaN (SNaN)
- For add or subtract operations, magnitude subtraction of infinities (∞ ∞)
- Division of infinity by infinity (∞ ÷ ∞)
- Division of zero by zero (0 ÷ 0)
- Multiplication of infinity by zero (∞ × 0)
- Ordered comparison involving a NaN (Invalid Compare)
- Square root or reciprocal square root of a negative (and nonzero) number (Invalid Square Root)
- Integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN (Invalid Integer Convert)

An Invalid Operation Exception also occurs when an *mtfsfi*, *mtfsf*, or *mtfsb1* instruction is executed that sets VXS0FT to 1 (Software-Defined Condition).

4.4.1.2 Action

The action to be taken depends on the setting of the Invalid Operation Exception Enable bit of the FPSCR.

When Invalid Operation Exception is enabled (VE=1) and an Invalid Operation Exception occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set

VXSNAN	(if SNaN)
VXISI	$(if \infty - \infty)$
VXI DI	$(if \infty \div \infty)$
VXZDZ	$(if 0 \div 0)$
VXIMZ	$(if \infty \times 0)$
VXVC	(if invalid compare)
VXS0FT	(if software-defined condition)
VXSQRT	(if invalid square root)
VXCVI	(if invalid integer convert)

2. If the operation is an arithmetic, Floating Round to Single-Precision, Floating Round to Integer, or convert to integer operation,

the target FPR is unchanged

FR FI are set to zero

FPRF is unchanged

3. If the operation is a compare,

FR FI C are unchanged

FPCC is set to reflect unordered

If an *mtfsfi*, *mtfsf*, or *mtfsb1* instruction is executed that sets VXSOFT to 1,

The FPSCR is set as specified in the instruction description.

When Invalid Operation Exception is disabled (VE=0) and an Invalid Operation Exception occurs, the following actions are taken:

One or two Invalid Operation Exceptions are set

(if SNaN)	VXSNAN
(if ∞ - ∞)	VXISI
$(if \infty \div \infty)$	VXI DI
(if 0 ÷ 0)	VXZDZ
$(if \infty \times 0)$	VXI MZ
(if invalid compare)	VXVC
(if software-defined condition)	VXS0FT
(if invalid square root)	VXSQRT
(if invalid integer convert)	VXCVI

2. If the operation is an arithmetic or *Floating Round* to *Single-Precision* operation,

the target FPR is set to a Quiet NaN

FR FI are set to zero

FPRF is set to indicate the class of the result (Quiet NaN)

If the operation is a convert to 64-bit integer operation,

the target FPR is set as follows:

FRT is set to the most positive 64-bit integer if the operand in FRB is a positive number or $+\infty$, and to the most negative 64-bit integer if the operand in FRB is a negative num-

ber, - ∞, or NaN

FR FI are set to zero FPRF is undefined

 If the operation is a convert to 32-bit integer operation.

the target FPR is set as follows:

 $FRT_{0:31} \leftarrow undefined$

FRT_{32:63} are set to the most positive 32-bit integer if the operand in FRB is a positive number or +infinity, and to the most negative 32-bit integer if the operand in FRB is a negative number, -infinity, or NaN

FR FI are set to zero

FPRF is undefined

5. If the operation is a compare,

FR FI C are unchanged

FPCC is set to reflect unordered

If an *mtfsfi*, *mtfsf*, or *mtfsb1* instruction is executed that sets VXSOFT to 1,

The FPSCR is set as specified in the instruction description.

4.4.2 Zero Divide Exception

4.4.2.1 Definition

A Zero Divide Exception occurs when a *Divide* instruction is executed with a zero divisor value and a finite nonzero dividend value. It also occurs when a *Reciprocal Estimate* instruction (*fre*[s] or *frsqrte*[s]) is executed with an operand value of zero.

4.4.2.2 Action

The action to be taken depends on the setting of the Zero Divide Exception Enable bit of the FPSCR.

When Zero Divide Exception is enabled (ZE=1) and a Zero Divide Exception occurs, the following actions are taken:

- 1. Zero Divide Exception is set $ZX \leftarrow 1$
- The target FPR is unchanged
- 3. FR FI are set to zero
- 4. FPRF is unchanged

When Zero Divide Exception is disabled (ZE=0) and a Zero Divide Exception occurs, the following actions are taken:

- 1. Zero Divide Exception is set
 - $ZX \leftarrow 1$
- 2. The target FPR is set to \pm Infinity, where the sign is determined by the XOR of the signs of the operands
- 3. FR FI are set to zero
- FPRF is set to indicate the class and sign of the result (± Infinity)

4.4.3 Overflow Exception

4.4.3.1 Definition

An Overflow Exception occurs when the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision.

4.4.3.2 Action

The action to be taken depends on the setting of the Overflow Exception Enable bit of the FPSCR.

When Overflow Exception is enabled (0E=1) and an Overflow Exception occurs, the following actions are taken:

1. Overflow Exception is set

$$0X \leftarrow 1$$

- For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by subtracting 1536
- For single-precision arithmetic instructions and the Floating Round to Single-Precision instruction, the exponent of the normalized intermediate result is adjusted by subtracting 192
- The adjusted rounded result is placed into the target FPR
- FPRF is set to indicate the class and sign of the result (± Normal Number)

When Overflow Exception is disabled (0E=0) and an Overflow Exception occurs, the following actions are taken:

1. Overflow Exception is set

2. Inexact Exception is set

$$XX \leftarrow 1$$

- The result is determined by the rounding mode (RN) and the sign of the intermediate result as follows:
 - Round to Nearest
 - Store \pm Infinity, where the sign is the sign of the intermediate result
 - Round toward Zero
 - Store the format's largest finite number with the sign of the intermediate result
 - Round toward + Infinity
 - For negative overflow, store the format's most negative finite number; for positive overflow, store +Infinity
 - Round toward Infinity
 - For negative overflow, store -Infinity; for positive overflow, store the format's largest finite number
- 4. The result is placed into the target FPR
- 5. FR is undefined
- 6. FI is set to 1
- FPRF is set to indicate the class and sign of the result (± Infinity or ± Normal Number)

4.4.4 Underflow Exception

4.4.4.1 Definition

Underflow Exception is defined separately for the enabled and disabled states:

- Enabled:
 - Underflow occurs when the intermediate result is "Tiny".
- Disabled:
 - Underflow occurs when the intermediate result is "Tiny" and there is "Loss of Accuracy".

A "Tiny" result is detected before rounding, when a non-zero intermediate result computed as though both the precision and the exponent range were unbounded would be less in magnitude than the smallest normalized number.

If the intermediate result is "Tiny" and Underflow Exception is disabled (UE=0) then the intermediate result is denormalized (see Section 4.3.4, "Normalization and Denormalization" on page 141) and rounded (see Section 4.3.6, "Rounding" on page 143) before being placed into the target FPR.

"Loss of Accuracy" is detected when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

4.4.4.2 Action

The action to be taken depends on the setting of the Underflow Exception Enable bit of the FPSCR.

When Underflow Exception is enabled (UE=1) and an Underflow Exception occurs, the following actions are taken:

- Underflow Exception is set
 UX ← 1
- For double-precision arithmetic instructions, the exponent of the normalized intermediate result is adjusted by adding 1536
- For single-precision arithmetic instructions and the Floating Round to Single-Precision instruction, the exponent of the normalized intermediate result is adjusted by adding 192
- The adjusted rounded result is placed into the target FPR
- FPRF is set to indicate the class and sign of the result (± Normalized Number)

Programming Note

The FR and FI bits are provided to allow the system floating-point enabled exception error handler, when invoked because of an Underflow Exception, to simulate a "trap disabled" environment. That is, the FR and FI bits allow the system floating-point enabled exception error handler to unround the result, thus allowing the result to be denormalized.

When Underflow Exception is disabled (UE=0) and an Underflow Exception occurs, the following actions are taken:

- 1. Underflow Exception is set
 - UX ← **1**
- 2. The rounded result is placed into the target FPR
- 3. FPRF is set to indicate the class and sign of the result (\pm Normalized Number, \pm Denormalized Number, or \pm Zero)

4.4.5 Inexact Exception

4.4.5.1 Definition

An Inexact Exception occurs when one of two conditions occur during rounding:

- The rounded result differs from the intermediate result assuming both the precision and the exponent range of the intermediate result to be unbounded. In this case the result is said to be inexact. (If the rounding causes an enabled Overflow Exception or an enabled Underflow Exception, an Inexact Exception also occurs only if the significands of the rounded result and the intermediate result differ.)
- The rounded result overflows and Overflow Exception is disabled.

4.4.5.2 Action

The action to be taken does not depend on the setting of the Inexact Exception Enable bit of the FPSCR.

When an Inexact Exception occurs, the following actions are taken:

- Inexact Exception is set
 - $XX \leftarrow 1$
- The rounded or overflowed result is placed into the target FPR
- FPRF is set to indicate the class and sign of the result

Programming Note -

In some implementations, enabling Inexact Exceptions may degrade performance more than does enabling other types of floating-point exception.

4.5 Floating-Point Execution Models

All implementations of this architecture must provide the equivalent of the following execution models to ensure that identical results are obtained.

Special rules are provided in the definition of the computational instructions for the infinities, denormalized numbers and NaNs. The material in the remainder of this section applies to instructions that have numeric operands and a numeric result (i.e., operands and result that are not infinities or NaNs), and that cause no exceptions. See Section 4.3.2 and Section 4.4 for the cases not covered here.

Although the double format specifies an 11-bit exponent, exponent arithmetic makes use of two additional bits to avoid potential transient overflow conditions. One extra bit is required when denormalized double-precision numbers are prenormalized. The second bit is required to permit the computation of the adjusted exponent value in the following cases when the corresponding exception enable bit is 1:

- Underflow during multiplication using a denormalized operand.
- Overflow during division using a denormalized divisor.

The IEEE standard includes 32-bit and 64-bit arithmetic. The standard requires that single-precision arithmetic be provided for single-precision operands. The standard permits double-precision floating-point operations to have either (or both) single-precision or double-precision operands, but states that single-precision floating-point operations should not accept double-precision operands. The Power ISA follows these guidelines; double-precision arithmetic instructions can have operands of either or both precisions, while single-precision arithmetic instructions and *fcfid* produce double-precision values, while single-precision arithmetic instructions produce single-precision values.

For arithmetic instructions, conversions from double-precision to single-precision must be done explicitly by software, while conversions from single-precision to double-precision are done implicitly.

4.5.1 Execution Model for IEEE Operations

The following description uses 64-bit arithmetic as an example. 32-bit arithmetic is similar except that the FRACTI ON is a 23-bit field, and the single-precision Guard, Round, and Sticky bits (described in this section) are logically adjacent to the 23-bit FRACTI ON field.

IEEE-conforming significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:55 comprise the significand of the intermediate result.

S	CL	FRACTION	G	R	Χ
0 1 53 54		54	55		

Figure 53. IEEE 64-bit execution model

The S bit is the sign bit.

The C bit is the carry bit, which captures the carry out of the significand.

The L bit is the leading unit bit of the significand, which receives the implicit bit from the operand.

The FRACTI ON is a 52-bit field that accepts the fraction of the operand.

The Guard (G), Round (R), and Sticky (X) bits are extensions to the low-order bits of the accumulator. The G and R bits are required for postnormalization of the result. The G, R, and X bits are required during rounding to determine if the intermediate result is equally near the two nearest representable values. The X bit serves as an extension to the G and R bits by representing the logical OR of all bits that may appear to the low-order side of the R bit, due either to shifting the accumulator right or to other generation of low-order result bits. The G and R bits participate in the left shifts with zeros being shifted into the R bit. Figure 54 shows the significance of the G, R, and X bits with respect to the intermediate result (IR), the representable number next lower in magnitude (NL), and the representable number next higher in magnitude (NH).

GRX	Interpretation
0 0 0	IR is exact
0 0 1	
0 1 0	IR closer to NL
0 1 1	
1 0 0	IR midway between NL and NH
1 0 1	
1 1 0	IR closer to NH
1 1 1	

Figure 54. Interpretation of G, R, and X bits

Figure 55 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision floating-point numbers relative to the accumulator illustrated in Figure 53.

Format	Guard	Round	Sticky
Double	G bit	R bit	X bit
Single	24	25	OR of 26:52, G, R, X

Figure 55. Location of the Guard, Round, and Sticky bits in the IEEE execution model

The significand of the intermediate result is prepared for rounding by shifting its contents right, if required, until the least significant bit to be retained is in the low-order bit position of the fraction. Four user-selectable rounding modes are provided through RN as described in Section 4.3.6, "Rounding" on page 143. Using Z1 and Z2 as defined on page 143, the rules for rounding in each mode are as follows.

Round to Nearest

Guard bit = 0

The result is truncated. (Result exact (GRX=000) or closest to next lower value in magnitude (GRX=001, 010, or 011))

Guard bit = 1

Depends on Round and Sticky bits:

Case a

If the Round or Sticky bit is 1 (inclusive), the result is incremented. (Result closest to next higher value in magnitude (GRX=101, 110, or 111))

Case b

If the Round and Sticky bits are 0 (result midway between closest representable values), then if the low-order bit of the result is 1 the result is incremented. Otherwise (the low-order bit of the result is 0) the result is truncated (this is the case of a tie rounded to even).

Round toward Zero

Choose the smaller in magnitude of Z1 or Z2. If the Guard, Round, or Sticky bit is nonzero, the result is inexact.

Round toward + Infinity Choose Z1.

Round toward – Infinity Choose Z2.

If rounding results in a carry into C, the significand is shifted right one position and the exponent is incremented by one. This yields an inexact result, and possibly also exponent overflow. If any of the Guard, Round, or Sticky bits is nonzero, then the result is also inexact. Fraction bits are stored to the target FPR. For Floating Round to Integer, Floating Round to Single-Precision, and single-precision arithmetic instructions, low-order zeros must be appended as appropriate to fill out the double-precision fraction.

4.5.2 Execution Model for Multiply-Add Type Instructions

The Power ISA provides a special form of instruction that performs up to three operations in one instruction (a multiplication, an addition, and a negation). With this added capability comes the special ability to produce a more exact intermediate result as input to the rounder. 32-bit arithmetic is similar except that the FRACTI ON field is smaller.

Multiply-add significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:106 comprise the significand of the intermediate result.

S	С	L	FRACTION	X'
0	1	2	3 1	06

Figure 56. Multiply-add 64-bit execution model

The first part of the operation is a multiplication. The multiplication has two 53-bit significands as inputs, which are assumed to be prenormalized, and produces a result conforming to the above model. If there is a carry out of the significand (into the C bit), then the significand is shifted right one position, shifting the L bit (leading unit bit) into the most significant bit of the FRAC-TION and shifting the C bit (carry out) into the L bit. All 106 bits (L bit, the FRACTION) of the product take part in the add operation. If the exponents of the two inputs to the adder are not equal, the significand of the operand with the smaller exponent is aligned (shifted) to the right by an amount that is added to that exponent to make it equal to the other input's exponent. Zeros are shifted into the left of the significand as it is aligned and bits shifted out of bit 105 of the significand are ORed into the X' bit. The add operation also produces a result conforming to the above model with the X' bit taking part in the add operation.

The result of the addition is then normalized, with all bits of the addition result, except the X' bit, participating in the shift. The normalized result serves as the intermediate result that is input to the rounder.

For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 57 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision floating-point numbers in the multiply-add execution model.

Format	Guard	Round	Sticky
Double	53	54	OR of 55:105, X'
Single	24	25	OR of 26:105, X'

Figure 57. Location of the Guard, Round, and Sticky bits in the multiply-add execution model

The rules for rounding the intermediate result are the same as those given in Section 4.5.1.

If the instruction is *Floating Negative Multiply-Add* or *Floating Negative Multiply-Subtract*, the final result is negated.

4.6 Floating-Point Facility Instructions

4.6.1 **Floating-Point Storage Access Instructions**

The Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.10.3, "Effective Address Calculation" on page 30.

Programming Note

The la extended mnemonic permits computing an effective address as a Load or Store instruction would, but loads the address itself into a GPR rather than loading the value that is in storage at that address. This extended mnemonic is described in Section C.10, "Miscellaneous Mnemonics" on page 1032.

4.6.1.1 **Storage Access Exceptions**

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (Store only), or if the program attempts to access storage that is unavailable.

4.6.2 Floating-Point Load Instructions

There are three basic forms of load instruction: single-precision, double-precision, and integer. The integer form is provided by the Load Floating-Point as Integer Word Algebraic instruction, described on page 157. Because the FPRs support only floating-point double format, single-precision Load Floating-Point instructions convert single-precision data to double format prior to loading the operand into the target FPR. The conversion and loading steps are as follows.

Let WORD_{0: 31} be the floating-point single-precision operand accessed from storage.

Normalized Operand

```
if WORD_{1:8} > 0 and WORD_{1:8} < 255 then
       \begin{array}{l} \mathsf{FRT}_{0:\:1} \leftarrow \mathsf{WORD}_{0:\:1} \\ \mathsf{FRT}_{2} \leftarrow \neg \mathsf{WORD}_{1} \end{array}
       FRT_3 \leftarrow \neg WORD_1
       FRT_4 \leftarrow \neg WORD_1
       FRT_{5:63} \leftarrow WORD_{2:31} \mid \mid ^{29}0
```

Denormalized Operand

```
if WORD_{1:8} = 0 and WORD_{9:31} \neq 0 then
si\,gn\,\leftarrow\, \mathtt{WORD}_0
exp \leftarrow -126
\mathsf{frac}_{0:\,52}\leftarrow\,\mathsf{ObO}\,\mid\mid\,\mathsf{WORD}_{9:\,31}\,\mid\mid\,{}^{29}\mathsf{O}
normalize the operand
     do while frac_0 = 0
          frac_{0:52} \leftarrow frac_{1:52} \mid\mid 0b0
          exp \leftarrow exp - 1
FRT_0 \leftarrow sign
FRT_{1: 11} \leftarrow exp + 1023
FRT_{12:63} \leftarrow frac_{1:52}
```

Zero / Infinity / NaN

```
if WORD_{1:8} = 255 or WORD_{1:31} = 0 then
     FRT_{0: 1} \leftarrow WORD_{0: 1}
     FRT_2 \leftarrow WORD_1
     FRT_3 \leftarrow WORD_1
     FRT_4 \leftarrow WORD_1
     \mathsf{FRT}_{5:\,63}\,\leftarrow\,\dot{\mathtt{WORD}}_{2:\,31}\,\mid\,\mid\,^{29}\mathtt{0}
```

For double-precision Load Floating-Point instructions and for the Load Floating-Point as Integer Word Algebraic instruction no conversion is required, as the data from storage are copied directly into the FPR.

Many of the Load Floating-Point instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if RA≠0, the effective address is placed into register RA and the storage element (word or doubleword) addressed by EA is loaded into FRT.

Note: Recall that RA and RB denote General Purpose Registers, while FRT denotes a Floating-Point Regis-

Load Floating-Point Single D-form

lfs FRT,D(RA)

48	FRT	RA	D
0	6	11	16 31

Prefixed Load Floating-Point Single MLS:D-form

plfs FRT,D(RA),R

Prefix:

1	2	0	//	R	//	d0
0	6	8	9	11	12	14 31

Suffix::

48	FRT	RA	d1
0	6	11	16 31

```
if "Ifs" then
   EA \leftarrow (RA|0) + EXTS64(D)
if "plfs" & R=O then
   EA \leftarrow (RA|0) + EXTS64(d0||d1)
if "plfs" & R=1 then
   EA \leftarrow CIA + EXTS64(d0||d1)
```

FRT ← DOUBLE(MEM(EA, 4))

For Ifs, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value D, sign-extended to 64 bits.

For plfs with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For plfs with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 153) and placed into register FRT.

For plfs, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended mnemonics for Prefixed Load Floating-Point Single:

Extended mnemonic: Equivalent to:

plfs Fx, value(Ry) plfs Fx, value(Ry), 0 plfs Fx, value plfs Fx, value(0), 1

Load Floating-Point Single Indexed X-form

lfsx FRT,RA,RB

31	FRT	RA	RB	535	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
el se
                     b \leftarrow (RA)
EA \leftarrow b + (RB)
FRT \leftarrow DOUBLE(MEM(EA, 4))
```

Let the effective address (EA) be the sum (RA|0) + (RB).

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 153) and placed into register FRT.

Special Registers Altered:

None

Load Floating-Point Single with Update D-form

Ifsu FRT,D(RA)

49	FRT	RA	D
0	6	11	16 31

$$\begin{array}{l} \mathsf{EA} \; \leftarrow \; (\mathsf{RA}) \; + \; \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{FRT} \; \leftarrow \; \mathsf{DOUBLE}(\mathsf{MEM}(\mathsf{EA}, \;\; \mathsf{4})) \\ \mathsf{RA} \; \leftarrow \; \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D.

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 153) and placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Load Floating-Point Single with Update Indexed X-form

FRT,RA,RB Ifsux

31	FRT	RA	RB	567	/
0	6	11	16	21	31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{FRT} \leftarrow \mathsf{DOUBLE}(\mathsf{MEM}(\mathsf{EA}, \ \mathsf{4})) \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + (RB).

The word in storage addressed by EA is interpreted as a floating-point single-precision operand. This word is converted to floating-point double format (see page 153) and placed into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Load Floating-Point Double D-form

lfd FRT,D(RA)

50	FRT	RA	D
0	6	11	16 31

Prefixed Load Floating-Point Double MLS:D-form

plfd FRT,D(RA),R

Prefix:

1	2	0	//	R	//	d0
0	6	8	9	11	12	14 31

Suffix::

50	FRT	RA	d1
0	6	11	16 3

if "Ifd" then
$$EA \leftarrow (RA|0) + EXTS64(D)$$
 if "pIfd" & R=0 then
$$EA \leftarrow (RA|0) + EXTS64(d0||d1)$$
 if "pIfd" & R=1 then
$$EA \leftarrow CIA + EXTS64(d0||d1)$$

 $FRT \leftarrow MEM(EA, 8)$

For Ifd, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value D, sign-extended to 64 bits.

For plfd with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plfd** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The doubleword in storage addressed by EA is loaded into register FRT.

For plfd, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended mnemonics for Prefixed Load Floating-Point Double:

Extended mnemonic:

Equivalent to: plfd Fx, value(Ry), 0

pl fd Fx, value(Ry) pl fd Fx, value

pl fd Fx, value(0), 1

Load Floating-Point Double Indexed X-form

lfdx FRT,RA,RB

31	FRT	RA	RB	599	/
0	6	11	16	21	31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$
EA $\leftarrow b + (RB)$
FRT $\leftarrow MEM(EA, 8)$

Let the effective address be the (EA) sum (RA|0) + (RB).

The doubleword in storage addressed by EA is loaded into register FRT.

Special Registers Altered:

Load Floating-Point Double with Update D-form

lfdu FRT,D(RA)

51	FRT	RA	D	
0	6	11	16	31

$$\begin{array}{l} \mathsf{EA} \;\leftarrow\; (\mathsf{RA}) \;+\; \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{FRT} \;\leftarrow\; \mathsf{MEM}(\mathsf{EA}, \;\; 8) \\ \mathsf{RA} \;\leftarrow\; \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + D.

The doubleword in storage addressed by EA is loaded into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Load Floating-Point Double with Update Indexed X-form

Ifdux FRT.RA.RB

31	FRT	RA	RB	631	1
0	6	11	16	21	31

$$\begin{aligned} \mathsf{EA} &\leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{FRT} &\leftarrow \mathsf{MEM}(\mathsf{EA}, \ 8) \\ \mathsf{RA} &\leftarrow \mathsf{EA} \end{aligned}$$

Let the effective address (EA) be the sum (RA) + (RB).

The doubleword in storage addressed by EA is loaded into register FRT.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Load Floating-Point as Integer Word Algebraic Indexed X-form

Ifiwax FRT,RA,RB

31	FRT	RA	RB	855	/
0	6	11	16	21	31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$
EA $\leftarrow b + (RB)$
FRT \leftarrow EXTS(MEM(EA, 4))

Let the effective address (EA) be the sum $(RA \mid 0)$ + (RB).

The word in storage addressed by EA is loaded into ${\rm FRT}_{32:\,63}.~{\rm FRT}_{0:\,31}$ are filled with a copy of bit 0 of the loaded word.

Special Registers Altered:

None

Load Floating-Point as Integer Word & Zero Indexed X-form

Ifiwzx FRT,RA,RB

31	FRT	RA	RB	887	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
FRT \leftarrow ³²0 || MEM(EA, 4)

Let the effective address (EA) be the sum $(RA \mid 0) + (RB)$.

The word in storage addressed by EA is loaded into $FRT_{32:63}$. $FRT_{0:31}$ are set to 0.

Special Registers Altered:

4.6.3 Floating-Point Store Instructions

There are three basic forms of store instruction: single-precision, double-precision, and integer. The integer form is provided by the Store Floating-Point as Integer Word instruction, described on page 162. Because the FPRs support only floating-point double format for floating-point data, single-precision Store Floating-Point instructions convert double-precision data to single format prior to storing the operand into storage. The conversion steps are as follows.

Let WORD_{0: 31} be the word in storage written to.

No Denormalization Required (includes Zero / Infinitv / NaN)

```
if FRS_{1:11} > 896 or FRS_{1:63} = 0 then
    WORD_{0: 1} \leftarrow FRS_{0: 1}
    WORD_{2: 31} \leftarrow FRS_{5: 34}
```

Denormalization Required

```
if 874 \le FRS_{1:11} \le 896 then
     sign \leftarrow FRS_0
     exp \leftarrow FRS_{1: 11} - 1023
     frac_{0:52} \leftarrow Ob1 \mid \mid FRS_{12:63}
     denormalize operand
          do while exp < -126
               frac_{0:52} \leftarrow 0b0 \mid \mid frac_{0:51}
               exp \leftarrow exp + 1
     \text{WORD}_{O} \, \leftarrow \, \text{sign}
     WORD_{1: 8} \leftarrow 0x00
     \texttt{WORD}_{9:\;31} \;\leftarrow\; \texttt{frac}_{1:\;23}
else WORD ← undefined
```

Notice that if the value to be stored by a single-precision Store Floating-Point instruction is larger in magnitude than the maximum number representable in single format, the first case above (No Denormalization Required) applies. The result stored in WORD is then a well-defined value, but is not numerically equal to the value in the source register (i.e., the result of a single-precision Load Floating-Point from WORD will not compare equal to the contents of the original source register).

For double-precision Store Floating-Point instructions and for the Store Floating-Point as Integer Word instruction no conversion is required, as the data from the FPR are copied directly into storage.

Many of the Store Floating-Point instructions have an "update" form, in which register RA is updated with the effective address. For these forms, if RA≠0, the effective address is placed into register RA.

Note: Recall that RA and RB denote General Purpose Registers, while FRS denotes a Floating-Point Register.

Store Floating-Point Single D-form

stfs FRS,D(RA)

52	FRS	RA	D
0	6	11	16 31

Prefixed Store Floating-Point Single MLS:D-form

pstfs FRS,D(RA),R

Prefix:

Ī	1	2	0	//	R	//	d0
	0	6	8	9	11	12	14 3

Suffix::

52	FRS	RA	d1	
0	6	11	16	31

```
if "stfs" then EA \leftarrow (RA|0) + EXTS64(D) if "pstfs" & R=0 then EA \leftarrow (RA|0) + EXTS64(d0||d1) if "pstfs" & R=1 then EA \leftarrow CIA + EXTS64(d0||d1)
```

 $MEM(EA, 4) \leftarrow SINGLE((FRS))$

For **stfs**, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value D, sign-extended to 64 bits.

For *pstfs* with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *pstfs* with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The contents of register FRS are converted to single format (see page 158) and stored into the word in storage addressed by EA.

For *pstfs*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended mnemonics for *Prefixed Store Floating-Point Single*:

Extended mnemonic: Equivalent to:

pstfs Fx, value(Ry) pstfs Fx, value(Ry), 0 pstfs Fx, value pstfs Fx, value(0), 1

Store Floating-Point Single Indexed X-form

stfsx FRS,RA,RB

31	FRS	RA	RB	663	/
0	6	11	16	21	31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$
EA $\leftarrow b + (RB)$
MEM(EA, 4) \leftarrow SINGLE((FRS))

Let the effective address (EA) be the sum (RA|0) + (RB).

The contents of register FRS are converted to single format (see page 158) and stored into the word in storage addressed by EA.

Special Registers Altered:

None

Store Floating-Point Single with Update D-form

stfsu FRS,D(RA)

53	FRS	RA	D
0	6	11	16 31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) \; + \; \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{MEM}(\mathsf{EA}, \; \; \mathsf{4}) \; \leftarrow \; \mathsf{SI} \; \mathsf{NGLE}((\mathsf{FRS})) \\ \mathsf{RA} \; \leftarrow \; \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) +D.

The contents of register FRS are converted to single format (see page 158) and stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Floating-Point Single with Update Indexed X-form

stfsux FRS,RA,RB

31	FRS	RA	RB	695	/
0	6	11	16	21	31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{MEM}(\mathsf{EA}, \ \mathsf{4}) \leftarrow \mathsf{SINGLE}((\mathsf{FRS})) \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + (RB).

The contents of register FRS are converted to single format (see page 158) and stored into the word in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Floating-Point Double D-form

stfd FRS,D(RA)

54	FRS	RA	D
0	6	11	16 3

Prefixed Store Floating-Point Double MLS:D-form

pstfd FRS,D(RA),R

Prefix:

1	2	0	//	R	//	d0
0	6	8	9	11	12	14 31

Suffix::

54	FRS	RA	d1
0	6	11	16 3

if "stfd" then $EA \leftarrow (RA|0) + EXTS64(D)$ if "pstfd" & R=0 then $EA \leftarrow (RA|0) + EXTS64(d0||d1)$ if "pstfd" & R=1 then $EA \leftarrow CIA + EXTS64(d0||d1)$

 $MEM(EA, 8) \leftarrow (FRS)$

For **stfd**, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value D, sign-extended to 64 bits.

For *pstfd* with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **pstfd** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

The contents of register FRS are stored into the doubleword in storage addressed by EA.

For *pstfd*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended mnemonics for *Prefixed Store Floating-Point Double*:

Extended mnemonic: Equivalent to:

pstfd Fx, value(Ry) pstfd Fx, value(Ry), 0 pstfd Fx, value pstfd Fx, value(0), 1

Store Floating-Point Double Indexed X-form

stfdx FRS,RA,RB

31	FRS	RA	RB	727	/
0	6	11	16	21	31

if RA = 0 then $b \leftarrow 0$ else $b \leftarrow (RA)$ EA $\leftarrow b + (RB)$ MEM(EA, 8) $\leftarrow (FRS)$

Let the effective address (EA) be the sum (RA|0) + (RB).

The contents of register FRS are stored into the doubleword in storage addressed by EA.

Special Registers Altered:

None

Store Floating-Point Double with Update D-form

stfdu FRS,D(RA)

55	FRS	RA	D	
0	6	11	16	31

 $\begin{array}{l} \mathsf{EA} \; \leftarrow \; (\mathsf{RA}) \; + \; \mathsf{EXTS}(\mathsf{D}) \\ \mathsf{MEM}(\mathsf{EA}, \; 8) \; \leftarrow \; (\mathsf{FRS}) \\ \mathsf{RA} \; \leftarrow \; \mathsf{EA} \end{array}$

Let the effective address (EA) be the sum (RA) + D.

The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

Store Floating-Point Double with Update Indexed X-form

stfdux FRS,RA,RB

	31	FRS	RA	RB	759	/
0		6	11	16	21	31

$$\begin{array}{l} \mathsf{EA} \leftarrow (\mathsf{RA}) + (\mathsf{RB}) \\ \mathsf{MEM}(\mathsf{EA}, \ 8) \leftarrow (\mathsf{FRS}) \\ \mathsf{RA} \leftarrow \mathsf{EA} \end{array}$$

Let the effective address (EA) be the sum (RA) + (RB).

The contents of register FRS are stored into the doubleword in storage addressed by EA.

EA is placed into register RA.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Store Floating-Point as Integer Word Indexed X-form

stfiwx FRS,RA,RB

31	FRS	RA	RB	983	/
0	6	11	16	21	31

$$\begin{array}{ll} \text{if RA} = 0 \text{ then } b \leftarrow 0 \\ \text{el se} & b \leftarrow \text{(RA)} \\ \text{EA} \leftarrow b + \text{(RB)} \\ \text{MEM(EA, 4)} \leftarrow \text{(FRS)}_{32: 63} \end{array}$$

Let the effective address (EA) be the sum (RA|0)+(RB).

(FRS)_{32:63} are stored, without conversion, into the word in storage addressed by EA.

If the contents of register FRS were produced, either directly or indirectly, by a Load Floating-Point Single instruction, a single-precision Arithmetic instruction, or frsp, then the value stored is undefined. (The contents of register FRS are produced directly by such an instruction if FRS is the target register for the instruction. The contents of register FRS are produced indirectly by such an instruction if FRS is the final target register of a sequence of one or more Floating-Point Move instructions, with the input to the sequence having been produced directly by such an instruction.)

Special Registers Altered:

4.6.4 Floating-Point Load and Store Double Pair Instructions [Phased-Out]

For *Ifdp[x]*, the doubleword-pair in storage addressed by EA is loaded into an even-odd pair of FPRs with the even-numbered FPR being loaded with the leftmost doubleword from storage and the odd-numbered FPR being loaded with the rightmost doubleword.


For **stfdp[x]**, the content of an even-odd pair of FPRs stored into the doubleword-pair in storage addressed by EA, with the even-numbered FPR being stored into the leftmost doubleword in storage and the odd-numbered FPR being stored into the rightmost doubleword.

Programming Note

The instructions described in this section should not be used to access an operand in DFP Extended format when the processor is in Little-Endian mode.

Load Floating-Point Double Pair DS-form

lfdp FRTp,DS(RA)



$$\begin{array}{lll} \text{if RA} = 0 \text{ then } b \leftarrow 0 \\ \text{else} & b \leftarrow \text{(RA)} \\ \text{EA} \leftarrow b + \text{EXTS(DS} | | \text{0b00}) \\ \text{FRTp}_{\text{even}} \leftarrow \text{MEM(EA, 8)} \\ \text{FRTp}_{\text{odd}} & \leftarrow \text{MEM(EA+8, 8)} \end{array}$$

Let the effective address (EA) be the sum (RA|0) + (DS||0b00).

The doubleword in storage addressed by EA is placed into the even-numbered register of FRTp.

The doubleword in storage addressed by EA+8 is placed into the odd-numbered register of FRTp.

If FRTp is odd, the instruction form is invalid.

Special Registers Altered:

None

Load Floating-Point Double Pair Indexed X-form

Ifdpx FRTp,RA,RB

31	FRTp	RA	RB	791	/
0	6	11	16	21	31

$$\begin{array}{ll} \text{if RA = 0 then b} \leftarrow 0 \\ \text{else} & \text{b} \leftarrow \text{(RA)} \\ \text{EA} \leftarrow \text{b} + \text{(RB)} \\ \text{FRTp}_{\text{even}} \leftarrow \text{MEM(EA, 8)} \\ \text{FRTp}_{\text{odd}} \leftarrow \text{MEM(EA+8, 8)} \end{array}$$

Let the effective address (EA) be the sum (RA|0) + (RB).

The doubleword in storage addressed by EA is placed into the even-numbered register of FRTp.

The doubleword in storage addressed by EA+8 is placed into the odd-numbered register of FRTp.

If FRTp is odd, the instruction form is invalid.

Special Registers Altered:

Store Floating-Point Double Pair DS-form

stfdp FRSp,DS(RA)

61	FRSp	RA	DS	0
0	6	11	16	30 31

$$\begin{array}{lll} \text{if RA} = 0 \text{ then b} \leftarrow 0 \\ \text{else} & \text{b} \leftarrow (\text{RA}) \\ \text{EA} \leftarrow \text{b} + \text{EXTS}(\text{DS}||\text{Ob00}) \\ \text{MEM}(\text{EA}, 8) & \leftarrow \text{FRSp}_{\text{even}} \\ \text{MEM}(\text{EA+8}, 8) & \leftarrow \text{FRSp}_{\text{odd}} \end{array}$$

Let the effective address (EA) be the sum (RA|0) + (DS||0b00).

The contents of the even-numbered register of FRSp are stored into the doubleword in storage addressed by EA.

The contents of the odd-numbered register of FRSp are stored into the doubleword in storage addressed by EA+8.

If FRSp is odd, the instruction form is invalid.

Special Registers Altered:

None

Store Floating-Point Double Pair Indexed X-form

stfdpx FRSp,RA,RB

31	FRSp	RA	RB	919	/
0	6	11	16	21	31

$$\begin{array}{lll} \text{if RA} = 0 \text{ then } b \leftarrow 0 \\ \text{el se} & b \leftarrow (\text{RA}) \\ \text{EA} \leftarrow b + (\text{RB}) \\ \text{MEM(EA, 8)} & \leftarrow \text{FRSp}_{\text{even}} \\ \text{MEM(EA+8, 8)} & \leftarrow \text{FRSp}_{\text{odd}} \end{array}$$

Let the effective address (EA) be (RA|0) + (DS||0b00).

The contents of the even-numbered register of FRSp are stored into the doubleword in storage addressed by EA.

The contents of the odd-numbered register of FRSp are stored into the doubleword in storage addressed by EA+8.

If FRSp is odd, the instruction form is invalid.

Special Registers Altered:

4.6.5 Floating-Point Move Instructions

These instructions copy data from one floating-point register to another, altering the sign bit (bit 0) as described below for *fneg*, *fabs*, *fnabs*, and *fcpsgn*. These instructions treat NaNs just like any other kind of

value (e.g., the sign bit of a NaN may be altered by *fneg*, *fabs*, *fnabs*, and *fcpsgn*). These instructions do not alter the FPSCR.

Floating Move Register X-form

fmr	FRT,F		(Rc=0		
fmr.	FRT,F		(Rc=1		
63	FRT	///	FRB	72	Rc
	6	11	16	21	31

The contents of register FRB are placed into register FRT.

Special Registers Altered:

Floating Negate X-form

fneg fneg.	FRT,F				(RC=0) (RC=1)
63	FRT	///	FRB	40	Rc

The contents of register FRB with bit 0 inverted are placed into register FRT.

Special Registers Altered:

Floating Absolute Value X-form

fabs fabs.	FRT,F FRT,F					
63 0	FRT	///	FRB	264 21	Rc 31	

The contents of register FRB with bit 0 set to zero are placed into register FRT.

Special Registers Altered:

Floating Negative Absolute Value X-form

fnabs fnabs.	FRT,F FRT,F			(Rc=0) (Rc=1)	
63	FRT	///	FRB	136	Ro
0	6	11	16	21	31

The contents of register FRB with bit 0 set to one are placed into register FRT.

Special Registers Altered:

Floating Copy Sign X-form

fcpsgn	FRT, FRA, FRB				(Rc=0)		
fcpsgn.	FRT, FRA, FRB				(Rc=1)		
63 0	FRT 6	FRA 11	FRB 16	21	Rc 31		

The contents of register FRB with bit 0 set to the value of bit 0 of register FRA are placed into register FRT.

Floating Merge Even Word X-form

fmrgew FRT, FRA, FRB

63	FRT	FRA	FRB	966	/
0	6	11	16	21	31

if MSR.FP=0 then FP_Unavailable() $\mathsf{FPR}[\mathsf{FRT}].\,\mathsf{word}[\mathsf{0}]\,\leftarrow\,\mathsf{FPR}[\mathsf{FRA}].\,\mathsf{word}[\mathsf{0}]$ $FPR[FRT]. word[1] \leftarrow FPR[FRB]. word[0]$

The contents of word element 0 of FPR[FRA] are placed into word element 0 of FPR[FRT].

The contents of word element 0 of FPR[FRB] are placed into word element 1 of FPR[FRT].

fmrgew is treated as a Floating-Point instruction in terms of resource availability.

Special Registers Altered

None

Floating Merge Odd Word X-form

fmrgow FRT, FRA, FRB

63	FRT	FRA	FRB	838	/
0	6	11	16	21	31

if MSR.FP=0 then FP_Unavailable() $\mathsf{FPR}[\mathsf{FRT}].\,\mathsf{word}[\mathsf{0}]\,\leftarrow\,\mathsf{FPR}[\mathsf{FRA}].\,\mathsf{word}[\mathsf{1}]$ $FPR[FRT].word[1] \leftarrow FPR[FRB].word[1]$

The contents of word element 1 of FPR[FRA] are placed into word element 0 of FPR[FRT].

The contents of word element 1 of FPR[FRB] are placed into word element 1 of FPR[FRT].

fmrgow is treated as a Floating-Point instruction in terms of resource availability.

Special Registers Altered

4.6.6 Floating-Point Arithmetic Instructions

4.6.6.1 Floating-Point Elementary Arithmetic Instructions

Floating Add A-form

fadd.	FRT,FRA,FRB FRT,FRA,FRB				`	C=0) C=1)
63	FRT	FRA	FRB	///	21	Rc

63	FRT	FRA	FRB	///	21	Rc
0	6	11	16	21	26	31

Floating Add Single A-form

fadds	FRT,FRA,FRB			(Rc=			
fadds.	FRT,FRA,FRB			(Rc=			
59	FRT	FRA	FRB	///	21	Rc	
	6	11	16	21	²⁶	31	

The floating-point operand in register FRA is added to the floating-point operand in register FRB.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

If a carry occurs, the sum's significand is shifted right one bit position and the exponent is increased by one.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

Floating Subtract A-form

fsub fsub.		RA,FRB RA,FRB			(Rc= (Rc=	,
63	FRT 6	FRA 11	FRB 16	/// 21	20 ²⁶	Rc 31

Floating Subtract Single A-form

fsubs	FRT,FRA,FRB				(Rc=0)			
fsubs.	FRT,FRA,FRB				(Rc=1)			
59	FRT	FRA	FRB	///	20	Rc		
0	6	11	16	21	26	31		

The floating-point operand in register FRB is subtracted from the floating-point operand in register FRA.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

The execution of the Floating Subtract instruction is identical to that of Floating Add, except that the contents of FRB participate in the operation with the sign bit (bit 0) inverted.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Floating Multiply A-form

fmul FRT,FRA,FRC fmul. FRT,FRA,FRC				(Rc=	,		
	63	FRT	FRA	///	FRC	25	Rc

Floating Multiply Single A-form

fmuls	FRT,FRA,FRC			(Rc=0)			
fmuls.	FRT,FRA,FRC			(Rc=1)			
59	FRT	FRA	///	FRC	25	Rc	
0	6	11	16	21	26	31	

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

FPRF FR FI
FX 0X UX XX
VXSNAN VXIMZ
CR1 (if Rc=1)

Floating Divide A-form

fdiv.		FRT,FRA,FRB FRT,FRA,FRB			(Rc= (Rc=			
	63	FRT	FRA	FRB	///	18	Rc	
	0	6	11	16	21	26	31	

Floating Divide Single A-form

fdivs fdivs.		FRT,FRA,FRB FRT,FRA,FRB			(Rc=0) (Rc=1)			
	59	FRT	FRA	FRB	///	18	Rc	
	0	6	11	16	21	26	31	

The floating-point operand in register FRA is divided by the floating-point operand in register FRB. The remainder is not supplied as a result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

Floating-point division is based on exponent subtraction and division of the significands.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1 and Zero Divide Exceptions when ZE=1.

Floating Square Root A-form

fsqrt fsqrt.		FRT,F			(RC=0 (RC=1				
	63	FRT	/// 11	FRB 16	/// 21	22 26	Rc 31		

Floating Square Root Single A-form

fsqrts fsqrts.	FRT,F FRT,F			(Rc= (Rc=		
59	FRT	///	FRB	///	22	Rc
	6	11	16	21	26	31

The square root of the floating-point operand in register FRB is placed into register FRT.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

Operation with various special values of the operand is summarized below.

Operand	Result	Exception				
-∞	QNaN ¹	VXSQRT				
< 0	QNaN ¹	VXSQRT				
-0	-0	None				
+∞	+∞	None				
SNaN	QNaN ¹	VXSNAN				
QNaN	QNaN	None				
¹ No result if VF=1						

 $FPSCR_{FPRF}$ is set to the class and sign of the result, except for Invalid Operation Exceptions when $FPSCR_{VF}=1$.

Special Registers Altered:

Floating Reciprocal Estimate A-form

fre fre.		FRT,F FRT,F			(Rc	,	
	63	FRT	///	FRB	///	24	Rc
	0	6	11	16	21	26	31

Floating Reciprocal Estimate Single A-form

fres fres.		FRT,F FRT,F			(Rc=0 (Rc=1			
	59	FRT 6	/// 11	FRB 16	/// 21	24 26	Rc 31	

An estimate of the reciprocal of the floating-point operand in register FRB is placed into register FRT. Unless the reciprocal would be a zero, an infinity, the result of a trap-disabled Overflow exception, or a QNaN, the estimate is correct to a precision of one part in 256 of the reciprocal of (FRB), i.e.,

$$ABS(\frac{\text{estimate} - 1/x}{1/x}) \le \frac{1}{256}$$

where x is the initial value in FRB.

Operation with various special values of the operand is summarized below.

Operand	Result	Exception
-1/2	-0	None
-0	-½ ¹	ZX
+0	+1/21	ZX
+1/2	+0	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None
¹ No resul	t if ZE=1.	
² No resul	t if VE=1.	

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1 and Zero Divide Exceptions when ZE=1.

The results of executing this instruction may vary between implementations, and between different executions on the same implementation.

Special Registers Altered:

Programming Note

For the *Floating-Point Estimate* instructions, some implementations might implement a precision higher than the minimum architected precision. Thus, a program may take advantage of the higher precision instructions to increase performance by decreasing the iterations needed for software emulation of floating-point instructions. However, there is no guarantee given about the precision which may vary (up or down) between implementations. Only programs targeted at a specific implementation (i.e., the program will not be migrated to another implementation) should take advantage of the higher precision of the instructions. All other programs should rely on the minimum architected precision, which will guarantee the program to run properly across different implementations.

Floating Reciprocal Square Root Estimate A-form

frsqrte frsqrte.		FRT,F FRT,F			(Rc=0) (Rc=1)		
	63	FRT	///	FRB	///	26	Rc
	0	6	11	16	21	26	31

Floating Reciprocal Square Root Estimate Single A-form

frsqrtes		FRT,FRB			(Rc=				
frsqrtes.		FRT,FRB			(Rc=				
	59	FRT 6	/// 11	FRB 16	/// 21	26 ²⁶	Rc 31		

A estimate of the reciprocal of the square root of the floating-point operand in register FRB is placed into register FRT. The estimate placed into register FRT is correct to a precision of one part in 32 of the reciprocal of the square root of (FRB), i.e.,

$$ABS(\frac{estimate-1/(\sqrt{x})}{1/(\sqrt{x})}) \leq \frac{1}{32}$$
 where x is the initial value in FRB.

Operation with various special values of the operand is summarized below.

Operand	Result	Exception
-∞	QNaN ²	VXSQRT
< 0	QNaN ²	VXSQRT
-0	_∞1	ZX
+0	+∞1	ZX
+∞	+0	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None
1 No resul	t if 7F_1	

No result if ZE=1.

No result if VE=1.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1 and Zero Divide Exceptions when ZE=1.

The results of executing this instruction may vary between implementations, and between different executions on the same implementation.

Special Registers Altered:

FPRF FR (undefined) FI (undefined) FX 0X UX ZX XX (undefined) VXSNAN VXSQRT CR1 (if Rc=1)

Note

See the Notes that appear with fre[s].

Floating Test for software Divide X-form

ftdiv BF,FRA,FRB

63	BF	//	FRA	FRB	128	/
0	6	9	11	16	21	31

Let e_a be the unbiased exponent of the double-precision floating-point operand in register FRA.

Let e_b be the unbiased exponent of the double-precision floating-point operand in register FRB.

fe_fl ag is set to 1 if any of the following conditions occurs.

- The double-precision floating-point operand in register FRA is a NaN or an Infinity.
- The double-precision floating-point operand in register FRB is a Zero, a NaN, or an Infinity.
- e_b is less than or equal to -1022.
- e_b is greater than or equal to 1021.
- The double-precision floating-point operand in register FRA is not a zero and the difference, e_a - e_b, is greater than or equal to 1023.
- The double-precision floating-point operand in register FRA is not a zero and the difference, e_a - e_b, is less than or equal to -1021.
- The double-precision floating-point operand in register FRA is not a zero and e_a is less than or equal to -970

Otherwise fe_fl ag is set to 0.

fg_fl ag is set to 1 if either of the following conditions occurs.

- The double-precision floating-point operand in register FRA is an Infinity.
- The double-precision floating-point operand in register FRB is a Zero, an Infinity, or a denormalized value.

Otherwise fg_fl ag is set to 0.

If the implementation guarantees a relative error of fre[s][.] of less than or equal to 2⁻¹⁴, then fl_fl ag is set to 1. Otherwise fl_fl ag is set to 0.

field BF is value set tο the fl_fl ag || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered:

CR field BF

Floating Test for software Square Root X-form

ftsqrt BF,FRB

63	BF	//	///	FRB	160	/
0	6	9	11	16	21	31

Let e_b be the unbiased exponent of the double-precision floating-point operand in register FRB.

fe_fl ag is set to 1 if either of the following conditions occurs.

- The double-precision floating-point operand in register FRB is a zero, a NaN, or an infinity, or a negative value.
- e_b is less than or equal to -970.

Otherwise fe_fl ag is set to 0.

fg_fl ag is set to 1 if the following condition occurs.

The double-precision floating-point operand in register FRB is a Zero, an Infinity, or a denormalized value.

Otherwise fg_fl ag is set to 0.

If the implementation guarantees a relative error of frsqrte[s][.] of less than or equal to 2⁻¹⁴, then fl_fl ag is set to 1. Otherwise fl_fl ag is set to 0.

field BF set value is the fl_fl ag || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered:

CR field BF

Programming Note-

ftdiv and ftsqrt are provided to accelerate software emulation of divide and square root operations, by performing the requisite special case checking. Software needs only a single branch, on FE=1 (in CR[BF]), to a special case handler. FG and FL may provide further acceleration opportunities.

4.6.6.2 Floating-Point Multiply-Add Instructions

These instructions combine a multiply and an add operation without an intermediate rounding operation. The fraction part of the intermediate product is 106 bits wide (L bit, FRACTION), and all 106 bits take part in the add/subtract portion of the instruction.

Status bits are set as follows.

 Overflow, Underflow, and Inexact Exception bits, the FR and FI bits, and the FPRF field are set based on the final result of the operation, and not on the result of the multiplication.

• Invalid Operation Exception bits are set as if the multiplication and the addition were performed using two separate instructions (fmul[s], followed by fadd[s] or fsub[s]). That is, multiplication of infinity by 0 or of anything by an SNaN, and/or addition of an SNaN, cause the corresponding exception bits to be set.

Floating Multiply-Add A-form

fmadd	FRT,F		(Rc=0)			
fmadd.	FRT,F		(Rc=1)			
63	FRT	FRA	FRB	FRC	29	Rc
	6	11	16	21	²⁶	31

Floating Multiply-Add Single A-form

fmadds		FRT,F		(Rc=0)			
fmadds.		FRT,F		(Rc=1)			
	59	FRT 6	FRA 11	FRB 16	FRC 21	29 ²⁶	Rc 31

The operation

$$FRT \leftarrow [(FRA) \times (FRC)] + (FRB)$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

Floating Multiply-Subtract A-form

fmsub fmsub.	FRT,F FRT,F		(Rc=0) (Rc=1)			
63	FRT 6	FRA	FRB 16	FRC 21	28 26	Rc 31

Floating Multiply-Subtract Single A-form

fmsubs	FRT,F		(Rc=0)			
fmsubs.	FRT,F		(Rc=1)			
59	FRT	FRA	FRB	FRC	28	Rc
	6	11	16	21	²⁶	31

The operation

$$FRT \leftarrow [(FRA) \times (FRC)] - (FRB)$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN and placed into register FRT.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

(Da 0)

Floating Negative Multiply-Add A-form

fnmadd.		FRT,F	(RC=0) (RC=1)				
	63	FRT	FRA	FRB	FRC	31	Rc

Floating Negative Multiply-Add Single A-form

fnmadds fnmadds.			FRT,FRA,FRC,FRB FRT,FRA,FRC,FRB				
	59	FRT	FRA	FRB	FRC	31	Rc
	0	6	11	16	21	26	31

The operation

$$FRT \leftarrow - ([(FRA) \times (FRC)] + (FRB))$$

is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is added to this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the Floating Multiply-Add instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the "sign" bit of the SNaN.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

Floating Negative Multiply-Subtract A-form

fnmsub fnmsub.		FRT,F FRT,F		(Rc=0) (Rc=1)				
	63 0	FRT 6	FRA 11	FRB 16	FRC 21	30 ₂₆	Rc 31	

Floating Negative Multiply-Subtract Single A-form

fnmsubs fnmsubs.	FRT,F FRT,F	(Rc=0) (Rc=1)				
59	FRT	FRA	FRB	FRC	30	Rc
0	р	11	16	21	20	31

The operation $FRT \leftarrow - ([(FRA) \times (FRC)] - (FRB))$ is performed.

The floating-point operand in register FRA is multiplied by the floating-point operand in register FRC. The floating-point operand in register FRB is subtracted from this intermediate result.

If the most significant bit of the resultant significand is not 1, the result is normalized. The result is rounded to the target precision under control of RN, then negated and placed into register FRT.

This instruction produces the same result as would be obtained by using the Floating Multiply-Subtract instruction and then negating the result, with the following exceptions.

- QNaNs propagate with no effect on their "sign" bit.
- QNaNs that are generated as the result of a disabled Invalid Operation Exception have a "sign" bit
- SNaNs that are converted to QNaNs as the result of a disabled Invalid Operation Exception retain the "sign" bit of the SNaN.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

4.6.7 Floating-Point Rounding and Conversion Instructions

4.6.7.1 Floating-Point Rounding Instruction

Floating Round to Single-Precision X-form

frsp frsp.	FRT,FRB FRT,FRB				(Rc=0) (Rc=1)
63	FRT	///	FRB	12	Rc
	6	11	16	²¹	31

The floating-point operand in register FRB is rounded to single-precision, using the rounding mode specified by RN, and placed into register FRT.

The rounding is described fully in Section A.1, "Floating-Point Round to Single-Precision Model" on page 1005.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

4.6.7.2 Floating-Point Convert To/From Integer Instructions

Floating Convert with round Double-Precision To Signed Doubleword format X-form

fctid fctid.		FRT,FRB FRT,FRB			,	(Rc=0) (Rc=1)	
	63	FRT 6	/// 11	FRB 16	814 ²¹	Rc 31	

Let src be the double-precision floating-point value in FRR

If src is a NaN, then the result is $0x8000_0000_0000_0000$, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode specified by RN.

If the rounded value is greater than 2⁶³-1, then the result is 0x7FFF_FFFF_FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than $^{-2^{63}}$, then the result is $0x8000_0000_0000_0000$ and VXCVI is set to 1

Otherwise, the result is the rounded value converted to 64-bit signed-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into FRT.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Floating Convert with truncate Double-Precision To Signed Doubleword format X-form

fctidz FRT,FRB (Rc=0) fctidz. FRT,FRB (Rc=1) 63 FRT /// FRB 815 Rc 0 6 11 16 21 31

Let src be the double-precision floating-point value in FRR

If src is a NaN, then the result is $0x8000_0000_0000_0000$, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round toward Zero.

If the rounded value is greater than 2^{63} -1, then the result is 0x7FFF FFFF FFFF FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than -2^{63} , then the result is $0x8000_0000_0000_0000$ and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit signed-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into FRT.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Floating Convert with round Double-Precision To Unsigned Doubleword format X-form

fctidu fctidu.	FRT,FRB FRT,FRB				(Rc=0) (Rc=1)
63	FRT	///	FRB	9 42	Rc
	6	11	16	21	31

Let src be the double-precision floating-point value in FRB.

If src is a NaN, then the result is $0x0000_0000_0000_0000$, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode specified by RN.

If the rounded value is greater than 2⁶⁴-1, then the result is 0xFFFF_FFFF_FFFF, and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, then the result is 0x0000_0000_0000_0000, and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit unsigned-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into FRT.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Floating Convert with truncate Double-Precision To Unsigned Doubleword format X-form

fctiduz fctiduz.	FRT,F FRT,F				(Rc=0) (Rc=1)	
63	FRT	///	FRB	943	Rc	
0	6	11	16	21	31	

Let src be the double-precision floating-point value in FRB.

If src is a NaN, then the result is $0x0000_-0000_-0000_-0000$, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round toward Zero.

If the rounded value is greater than 2⁶⁴-1, then the result is 0xFFFF_FFFF_FFFFF, and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, then the result is 0x0000 0000 0000 0000, and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit unsigned-integer format, and XX is set to 1 if the result is inexact.


If an enabled Invalid Operation Exception does not occur, then the result is placed into FRT.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Floating Convert with round Double-Precision To Signed Word format X-form



Let src be the double-precision floating-point value in FRR

If src is a NaN, then the result is 0x8000_0000, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode specified by RN.

If the rounded value is greater than 2³¹-1, then the result is 0x7FFF_FFFF, and VXCVI is set to 1.

Otherwise, if the rounded value is less than -2³¹, then the result is 0x8000 0000, and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit signed-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into ${\rm FRT}_{32:63}$ and ${\rm FRT}_{0:31}$ is undefined.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Floating Convert with truncate Double-Precision To Signed Word fomat X-form

fctiwz	FRT,F		(Rc		
fctiwz.	FRT,F		(Rc		
63	FRT	///	FRB	15	Rc
0	6	11	16	21	31

Let src be the double-precision floating-point value in FRB.

If src is a NaN, then the result is $0x8000_0000$, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round toward Zero.

If the rounded value is greater than 2^{31} -1, then the result is 0x7FFF FFFF, and VXCVI is set to 1.

Otherwise, if the rounded value is less than -2^{31} , then the result is $0x8000_0000$, and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit signed-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into ${\rm FRT}_{32:\,63}$ and ${\rm FRT}_{0:\,31}$ is undefined.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Floating Convert with round Double-Precision To Unsigned Word format X-form

fctiwu fctiwu.	FRT,F FRT,F				(Rc=0) (Rc=1)
63	FRT	///	FRB	142	Rc
0	6	11	16	21	31

Let src be the double-precision floating-point value in FRR

If src is a NaN, then the result is $0x0000_0000$, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode specified by RN.

If the rounded value is greater than 2^{32} -1, then the result is <code>0xFFFF_FFFF</code> and <code>VXCVI</code> is set to 1.

Otherwise, if the rounded value is less than 0, then the result is 0x0000 0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit unsigned-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into ${\rm FRT}_{32:\,63}$ and ${\rm FRT}_{0:\,31}$ is undefined,

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Floating Convert with truncate Double-Precision To Unsigned Word format X-form

fctiwuz fctiwuz.	FRT,F FRT,F				(Rc=0) (Rc=1)
63	FRT	///	FRB	143	Rc

Let src be the double-precision floating-point value in

If src is a NaN, then the result is 0x0000_0000, VXCVI is set to 1, and, if src is an SNaN, VXSNAN is set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round toward Zero.

If the rounded value is greater than 2^{32} -1, then the result is 0xFFFF_FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0.0, then the result is 0x0000_0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit unsigned-integer format, and XX is set to 1 if the result is inexact.

If an enabled Invalid Operation Exception does not occur, then the result is placed into FRT_{32: 63} and FRT_{0: 31} is undefined.

The conversion is described fully in Section A.2, "Floating-Point Convert to Integer Model" on page 1009.

Except for enabled Invalid Operation Exceptions, FPRF is undefined. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Floating Convert with round Signed Doubleword to Double-Precision format X-form

fcfid fcfid.	FRT,F FRT,F				(Rc=0) (Rc=1)
63	FRT 6	/// 11	FRB 16	846 21	Rc 31

The 64-bit signed fixed-point operand in register FRB is converted to an infinitely precise floating-point integer. The result of the conversion is rounded to double-precision, using the rounding mode specified by RN, and placed into register FRT.

The conversion is described fully in Section A.3, "Floating-Point Convert from Integer Model".


FPRF is set to the class and sign of the result. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Programming Note-

Converting a signed integer word to double-precision floating-point can be accomplished by loading the word from storage using Load Float Word Algebraic Indexed and then using fcfid.

Floating Convert with round Unsigned Doubleword to Double-Precision format X-form



The 64-bit unsigned fixed-point operand in register FRB is converted to an infinitely precise floating-point integer. The result of the conversion is rounded to double-precision, using the rounding mode specified by RN, and placed into register FRT.

The conversion is described fully in Section A.3, "Floating-Point Convert from Integer Model".

FPRF is set to the class and sign of the result. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Programming Note-

Converting an unsigned integer word to double-precision floating-point can be accomplished by loading the word from storage using Load Float Word and Zero Indexed and then using fcfidu.

Floating Convert with round Signed Doubleword to Single-Precision format X-form

fcfids fcfids.		FRT,F FRT,F				(Rc=0) (Rc=1)
	59	FRT 6	/// 11	FRB 16	846 21	Rc 31

The 64-bit signed fixed-point operand in register FRB is converted to an infinitely precise floating-point integer. The result of the conversion is rounded to single-precision, using the rounding mode specified by RN, and placed into register FRT.

The conversion is described fully in Section A.3, "Floating-Point Convert from Integer Model".

FPRF is set to the class and sign of the result. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Programming Note

Converting a signed integer word to single-precision floating-point can be accomplished by loading the word from storage using Load Float Word Algebraic Indexed and then using fcfids.

Floating Convert with round Unsigned Doubleword to Single-Precision format X-form

fcfidus	FRT,FRB	(Rc=0)
fcfidus.	FRT,FRB	(Rc=1)

59	FRT	///	FRB	974	Rc
0	6	11	16	21	31

The 64-bit unsigned fixed-point operand in register FRB is converted to an infinitely precise floating-point integer. The result of the conversion is rounded to single-precision, using the rounding mode specified by RN, and placed into register FRT.

The conversion is described fully in Section A.3, "Floating-Point Convert from Integer Model".

FPRF is set to the class and sign of the result. FR is set if the result is incremented when rounded. FI is set if the result is inexact.

Special Registers Altered:

Programming Note-

Converting a unsigned integer word to single-precision floating-point can be accomplished by loading the word from storage using Load Float Word and Zero Indexed and then using fcfidus.

4.6.7.3 Floating Round to Integer Instructions

The Floating Round to Integer instructions provide direct support for rounding functions found in high level languages. For example, **frin**, **friz**, **frip**, and **frim** implement C++ round(), trunc(), ceil(), and floor(), respectively. Note that **frin** does not implement the IEEE

Round to Nearest function, which is often further described as "ties to even." The rounding performed by these instructions is described fully in Section A.4, "Floating-Point Round to Integer Model" on page 1014.

Programming Note

These instructions set FR and FI to 0b00 regardless of whether the result is inexact or rounded because there is a desire to preserve the value of XX. Furthermore, it is believed that most programs do not need to know whether these rounding operations produce inexact or rounded results. If it is necessary to determine whether the result is inexact or rounded, software must compare the result with the original source operand.

Floating Round to Integer Nearest X-form

frin frin.		FRT,FRB FRT,FRB				(Rc=0) (Rc=1)	
	63	FRT	///	FRB	392	Rc 31	

The floating-point operand in register FRB is rounded to an integral value as follows, with the result placed into register FRT. If the sign of the operand is positive, (FRB) + 0.5 is truncated to an integral value, otherwise (FRB) - 0.5 is truncated to an integral value.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

FPRF
$$FR$$
 (set to 0) FI (set to 0) FX VXSNAN CR1 (if Rc=1)

Floating Round to Integer Toward Zero X-form

fri fri		FRT,F FRT,F				(Rc=0) (Rc=1)
0	63	FRT 6	/// 11	FRB 16	424	Rc 31

The floating-point operand in register FRB is rounded to an integral value using the rounding mode round toward zero, and the result is placed into register FRT.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE = 1.

Special Registers Altered:

Floating Round to Integer Plus X-form

frip frip.	FRT,F FRT,F				(Rc=0) (Rc=1)
63	FRT 6	/// 11	FRB 16	456 21	Rc 31

The floating-point operand in register FRB is rounded to an integral value using the rounding mode round toward +infinity, and the result is placed into register FRT.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

Special Registers Altered:

Floating Round to Integer Minus X-form

frim frim.	FRT,F FRT,F				(Rc=0) (Rc=1)
63	FRT	///	FRB	488	Rc
	6	11	16	21	31

The floating-point operand in register FRB is rounded to an integral value using the rounding mode round toward -infinity, and the result is placed into register FRT.

FPRF is set to the class and sign of the result, except for Invalid Operation Exceptions when VE=1.

```
FPRF FR (set to 0) FI (set to 0)
FX
VXSNAN
CR1
                                               (if Rc=1)
```

4.6.8 Floating-Point Compare Instructions

The floating-point *Compare* instructions compare the contents of two floating-point registers. Comparison ignores the sign of zero (i.e., regards +0 as equal to -0). The comparison can be ordered or unordered.

The comparison sets one bit in the designated CR field to 1 and the other three to 0. The FPCC is set in the same way.

The CR field and the FPCC are set as follows.

Bit	Name	Description
0	FL	(FRA) < (FRB)
1	FG	(FRA) > (FRB)
2	FE	(FRA) = (FRB)
3	FU	(FRA) ? (FRB) (unordered)

Floating Compare Unordered X-form

fcmpu BF,FRA,FRB

63	BF	//	FRA	FRB	0	/
0	6	9	11	16	21	31

```
if (FRA) is a NaN or 
 (FRB) is a NaN then c \leftarrow 0b0001 else if (FRA) < (FRB) then c \leftarrow 0b1000 else if (FRA) > (FRB) then c \leftarrow 0b0100 else c \leftarrow 0b0100 else c \leftarrow 0b0010 FPCC c \leftarrow 0 c \leftarrow 0b0010 FPCC c \leftarrow 0 c \leftarrow 0b0010 is an SNaN or 
 (FRB) is an SNaN then c \leftarrow 0
```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.


If either of the operands is a NaN, either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, then VXSNAN is set.

Special Registers Altered:

CR field BF FPCC FX VXSNAN

Floating Compare Ordered X-form

fcmpo BF,FRA,FRB



```
if (FRA) is a NaN or (FRB) is a NaN then c \leftarrow 0b0001 else if (FRA) < (FRB) then c \leftarrow 0b1000 else if (FRA) > (FRB) then c \leftarrow 0b0100 else c \leftarrow 0b0100 else c \leftarrow 0b0010 FPCC c \leftarrow 0c CR<sub>4×BF: 4×BF+3</sub> c \leftarrow 0c if (FRA) is an SNaN or (FRB) is an SNaN then VXSNAN c \leftarrow 1 if c \leftarrow 0c then c \leftarrow 0c
```

The floating-point operand in register FRA is compared to the floating-point operand in register FRB. The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, then CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, then VXSNAN is set and, if Invalid Operation is disabled (VE=0), VXVC is set. If neither operand is a Signaling NaN but at least one operand is a Quiet NaN, then VXVC is set.

Special Registers Altered:

CR field BF FPCC FX VXSNAN VXVC

4.6.9 Floating-Point Select Instruction

Floating Select A-form

fsel fsel.		,	RA,FRC RA,FRC		(Rc= (Rc=		
	63	FRT	FRA	FRB	FRC	23	Rc 31

if (FRA)
$$\geq$$
 0.0 then FRT \leftarrow (FRC) else FRT \leftarrow (FRB)

The floating-point operand in register FRA is compared to the value zero. If the operand is greater than or equal to zero, register FRT is set to the contents of register FRC. If the operand is less than zero or is a NaN, register FRT is set to the contents of register FRB. The comparison ignores the sign of zero (i.e., regards +0 as equal to -0).

Special Registers Altered:

Programming Note

Warning: Care must be taken in using fsel if IEEE compatibility is required, or if the values being tested can be NaNs or infinities.

fsel Usage Notes

This section gives examples of how the *Floating Select* instruction can be used to implement certain simple forms of if-then-else constructions, without branching.

The examples show program fragments in an imaginary, C-like, high-level programming language, and the corresponding program fragment using *fsel* and other Power ISA instructions. In the examples, a, b, x, y, and z are floating-point variables, which are assumed to be in FPRs fa, fb, fx, fy, and fz. FPR fs is assumed to be available for scratch space.

Warning: Care must be taken in using **fsel** if IEEE compatibility is required, or if the values being tested can be NaNs or infinities; see Section .

Comparison to Zero

High-level language:	Power ISA:	Notes
if $a \ge 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	fsel fx, fa, fy, fz	(1)
if $a > 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	fneg fs, fa fsel fx, fs, fz, fy	(1, 2)
if $a = 0.0$ then $x \leftarrow y$ else $x \leftarrow z$	fsel fx, fa, fy, fz fneg fs, fa fsel fx, fs, fx, fz	(1)

Notes:

The following Notes apply to the preceding examples and to the corresponding cases using the other three arithmetic relations (<, \le , and \ne). They should also be considered when any other use of *fsel* is contemplated.

In these Notes, the "optimized program" is the Power ISA program shown, and the "unoptimized program" (not shown) is the corresponding Power ISA program that uses *fcmpu* and *Branch Conditional* instructions instead of *fsel*.

- The unoptimized program affects the VXSNAN bit of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exception is enabled, while the optimized program does not affect this bit. This property of the optimized program is incompatible with the IEEE standard.
- The optimized program gives the incorrect result if a is a NaN.

Simple if-then-else Constructions

High-level language:	Power ISA:	Notes
if $a \ge b$ then $x \leftarrow y$ else $x \leftarrow z$	fsub fs, fa, fb fsel fx, fs, fy, fz	(4, 5)
if $a > b$ then $x \leftarrow y$ else $x \leftarrow z$	fsub fs, fb, fa fsel fx, fs, fz, fy	(3, 4, 5)
if $a = b$ then $x \leftarrow y$ else $x \leftarrow z$	fsub fs, fa, fb fsel fx, fs, fy, fz fneg fs, fs fsel fx, fs, fx, fz	(4, 5)

- The optimized program gives the incorrect result if a and/or b is a NaN (except that it may give the correct result in some cases for the minimum and maximum functions, depending on how those functions are defined to operate on NaNs).
- 4. The optimized program gives the incorrect result if a and b are infinities of the same sign. (Here it is assumed that Invalid Operation Exceptions are disabled, in which case the result of the subtraction is a NaN. The analysis is more complicated if Invalid Operation Exceptions are enabled, because in that case the target register of the subtraction is unchanged.)
- 5. The optimized program affects the 0X, UX, XX, and VXI SI bits of the FPSCR, and therefore may cause the system error handler to be invoked if the corresponding exceptions are enabled, while the unoptimized program does not affect these bits. This property of the optimized program is incompatible with the IEEE standard.

4.6.10 Floating-Point Status and Control Register Instructions

Except as described below for *mffsce*, *mffscdrn[i]*, *mffscrn[i]*, and *mffsl*, *Floating-Point Status and Control Register* instructions synchronize the effects of all floating-point instructions executed by a given processor. Executing a *Floating-Point Status and Control Register* instruction ensures that all floating-point instructions previously initiated by the given processor have completed before the *Floating-Point Status and Control Register* instruction is initiated, and that no subsequent floating-point instructions are initiated by the given processor until the *Floating-Point Status and Control Register* instruction has completed. In particular:

- All exceptions that will be caused by the previously initiated instructions are recorded in the FPSCR before the Floating-Point Status and Control Register instruction is initiated.
- All invocations of the system floating-point enabled exception error handler that will be caused by the previously initiated instructions have occurred before the Floating-Point Status and Control Register instruction is initiated.
- No subsequent floating-point instruction that depends on or alters the settings of any FPSCR bits is initiated until the Floating-Point Status and Control Register instruction has completed.

While not satisfying all of the conditions described above, *mffsce*, *mffscdrn[i]*, *mffscrn[i]*, and *mffsI* still obey the sequential execution model. Any FPSCR status bits read by *mffsce* or *mffsI* will reflect updates due to all preceding floating-point instructions. That is, all floating-point instructions following an *mffsce*, *mffscdrn[i]*, or *mffscrn[i]* will execute based on any updates applied to any control bits in the FPSCR by the *mffsce*, *mffscdrn[i]*, or *mffscrn[i]*.

(Floating-point Storage Access instructions are not affected.)

The instruction descriptions in this section refer to "FPSCR fields," where FPSCR field k is FPSCR bits 4*k: 4*k+3.

Move From FPSCR X-form

mffs mffs.	FRT FRT				(Rc=0) (Rc=1)
63	FRT 6	0 11	/// 16	583 21	Rc 31

The contents of the FPSCR are placed into register FRT.

If Rc=1, CR field 1 is set to the value FX||FEX||VX||0X.

Special Registers Altered:

CR1 (if Rc=1)

Move From FPSCR & Clear Enables X-form

mirsce	FKI				
63	FRT	1	///	583	/
0	6	11	16	21	31

The contents of the FPSCR are placed into register FRT.

The contents of bits 56:60 (VE, 0E, UE, ZE, XE) of the FPSCR are set to 0.

Special Registers Altered:

VE (set to 0) OE (set to 0) UE (set to 0) ZE (set to 0) XE (set to 0)

Move From FPSCR Control & Set DRN X-form

mffscdrn FRT,FRB

63	FRT	20	FRB	583	/
0	6	11	16	21	31

Let *new_DRN* be the contents of bits 29:31 of register FRB.

The contents of the control bits in the FPSCR, that is, bits 29:31 (DRN) and bits 56:63 (VE, 0E, UE, ZE, XE, NI, RN), are placed into the corresponding bits in register FRT. All other bits in register FRT are set to 0.

new_DRN is placed into bits 62:64 of the FPSCR (DRN).

Special Registers Altered:

DRN

Programming Note -

mffscdrn permits software to simultaneously read control bits in the FPSCR and set the DRN field without the higher latency typically associated with accessing the status bits.

Move From FPSCR Control & Set DRN Immediate X-form

mffscdrni FRT,DRM

ſ	63	FRT	21	//	DRM	583	/
	0	6	11	16	18	21	31

The contents of the control bits in the FPSCR, that is, bits 29:31 (DRN) and bits 56:63 (VE, 0E, UE, ZE, XE, NI, RN), are placed into the corresponding bits in register FRT. All other bits in register FRT are set to 0.

The contents of bits 29:31 of the FPSCR ($\ensuremath{\mathsf{DRN}}$) are set to the value of $\ensuremath{\mathsf{DRM}}$.

Special Registers Altered:

DRN

Programming Note -

mffscdrni permits software to simultaneously read control bits in the FPSCR and set the DRN field without the higher latency typically associated with accessing the status bits.

Move From FPSCR Control & Set RN X-form

mffscrn FRT,FRB

63	FRT	22	FRB	583	/
0	6	11	16	21	31

Let *new_RN* be the contents of bits 62:63 of register FRB.

The contents of the control bits in the FPSCR, that is, bits 29:31 (DRN) and bits 56:63 (VE, 0E, UE, ZE, XE, NI, RN), are placed into the corresponding bits in register FRT. All other bits in register FRT are set to 0.

new_RN is placed into bits 62:63 of the FPSCR (RN).

Special Registers Altered:

RN

Programming Note -

mffscrn permits software to simultaneously read control bits in the FPSCR and set the RN field without the higher latency typically associated with accessing the status bits.

Move From FPSCR Control & Set RN Immediate X-form

mffscrni FRT,RM

63	FRT	23	///	RM	583	/
0	6	11	16	19	21	31

The contents of the control bits in the FPSCR, that is, bits 29:31 (DRN) and bits 56:63 (VE, 0E, UE, ZE, XE, NI, RN), are placed into the corresponding bits in register FRT. All other bits in register FRT are set to 0.

The contents of bits 62:63 of the FPSCR (RN) are set to the value of RM.

Special Registers Altered:

RN

Programming Note -

mffscrni permits software to simultaneously read control bits in the FPSCR and set the RN field without the higher latency typically associated with accessing the status bits.

Move From FPSCR Lightweight X-form

mffsl FRT

63	FRT	24	///	583	/
0	6	11	16	21	31

The contents of the control bits in the FPSCR, that is, bits 29:31 (DRN) and bits 56:63 (VE, 0E, UE, ZE, XE, NI, RN), and the non-sticky status bits in the FPSCR, that is, bits 45:51 (FR, FI, C, FL, FG, FE, FU), are placed into the corresponding bits in register FRT. All other bits in register FRT are set to 0.

Special Registers Altered:

None

Programming Note -

mffsI permits software to read the control and non-sticky status bits in the FPSCR without the higher latency typically associated with accessing the sticky status bits.

Move to Condition Register from FPSCR X-form

mcrfs BF,BFA

I	63	BF	//	BFA	//	///	64	/
	0	6	9	11	14	16	21	31

The contents of $FPSCR_{32:63}$ field BFA are copied to Condition Register field BF. All exception bits copied are set to 0 in the FPSCR. If the FX bit is copied, it is set to 0 in the FPSCR.

Special Registers Altered:

CR field BF

FX 0X	(if BFA=0)
UX ZX XX VXSNAN	(if BFA=1)
VXISI VXIDI VXZDZ VXIMZ	(if BFA=2)
VXVC	(if BFA=3)
VXSOFT VXSQRT VXCVI	(if BFA=5)

Move To FPSCR Field Immediate X-form

mtfsfi	BF,U,W	(Rc=0)
mtfsfi.	BF,U,W	(Rc=1)

63	BF	//	///	W	U	/	134	Rc
0	6	9	11	15 1	16	20 2 ⁻	1	31

The value of the U field is placed into FPSCR field BF+8*(1-W).

FX is altered only if BF=0 and W=0.

Special Registers Altered:

FPSCR field BF +
$$8*(1-W)$$

CR1 (if Rc=1)

Programming Note -

mtfsfi serves as both a basic and an extended mnemonic. The Assembler will recognize a **mtfsfi** mnemonic with three operands as the basic form, and a **mtfsfi** mnemonic with two operands as the extended form. In the extended form the W operand is omitted and assumed to be 0.

Programming Note

When FPSCR_{32:35} is specified, bits 32 (FX) and 35 (0X) are set to the values of $\rm U_0$ and $\rm U_3$ (i.e., even if this instruction causes 0X to change from 0 to 1, FX is set from $\rm U_0$ and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 33 and 34 (FEX and VX) are set according to the usual rule, given on page 137, and not from $\rm U_{1:2}$.

Move To FPSCR Fields XFL-form

mtfsf	FLM,FRB,L,W	(Rc=0)
mtfsf.	FLM,FRB,L,W	(Rc=1)

63	L		W	FRB	711	Rc
0	6	7	15	16	21	31

The FPSCR is modified as specified by the FLM, L, and \mbox{W} fields.

L=0

The contents of register FRB are placed into the FPSCR under control of the W field and the field mask specified by FLM. W and the field mask identify the 4-bit fields affected. Let i be an integer in the range 0-7. If $FLM_i = 1$ then FPSCR field k is set to the contents of the corresponding field of register FRB, where k=i+8*(1-W).

L=1

The contents of register FRB are placed into the FPSCR.

FX is not altered implicitly by this instruction.

Special Registers Altered:

FPSCR fields selected by mask, L, and
$$\mbox{W}$$
 CR1 (if Rc=1)

Programming Note -

mtfsf serves as both a basic and an extended mnemonic. The Assembler will recognize a **mtfsf** mnemonic with four operands as the basic form, and a **mtfsf** mnemonic with two operands as the extended form. In the extended form the W and L operands are omitted and both are assumed to be 0.

Programming Note

If L=1 or if L=0 and FPSCR $_{32:35}$ is specified, bits 32 (FX) and 35 (0X) are set to the values of (FRB) $_{32}$ and (FRB) $_{35}$ (i.e., even if this instruction causes 0X to change from 0 to 1, FX is set from (FRB) $_{32}$ and not by the usual rule that FX is set to 1 when an exception bit changes from 0 to 1). Bits 33 and 34 (FEX and VX) are set according to the usual rule, given on page 137, and not from (FRB) $_{33:34}$.

Move To FPSCR Bit 0 X-form

mtfsb0 mtfsb0.	BT BT				(Rc=0) (Rc=1)
63	BT	///	///	70	Rc
0	6	11	16	21	31

Bit BT+32 of the FPSCR is set to 0.

Special Registers Altered:

FPSCR bit BT+32 CR1 (if Rc=1)

Programming Note

Bits 33 and 34 (FEX and VX) cannot be explicitly reset.

Move To FPSCR Bit 1 X-form

mtfsb1 mtfsb1.	BT BT				(Rc=0) (Rc=1)
63	BT	///	///	38	Rc
	6	11	16	21	31

Bit BT+32 of the FPSCR is set to 1.

Special Registers Altered:

FPSCR bits BT+32 and FX CR1 (if Rc=1)

Programming Note

Bits 33 and 34 (FEX and VX) cannot be explicitly set.

Chapter 5. Decimal Floating-Point

5.1 Decimal Floating-Point (DFP) Facility Overview

This chapter describes the behavior of the decimal floating-point facility, the supported data types, formats, and classes, and the usage of registers. Also included are the execution model, exceptions, and instructions supported by the decimal floating-point facility.

The decimal floating-point (DFP) facility shares the 32 floating-point registers (FPRs) and the Floating-Point Status and Control Register (FPSCR) with the floating-point (BFP) facility. However, the interpretation of data formats in the FPRs, and the meaning of some control and status bits in the FPSCR are different between the BFP and DFP facilities.

The DFP facility also shares the Condition Register (CR) with the fixed-Point facility, the BFP facility, and the vector facility.

The DFP facility supports three DFP data formats: DFP Short (single precision), DFP Long (double precision), and DFP Extended (quad precision). Most operations are performed on DFP Long or DFP Extended format directly. Support for DFP Short is limited to conversion to and from DFP Long. Some DFP instructions operate on other data types, including signed or unsigned binary fixed-point data, and signed or unsigned data.

DFP instructions are provided to perform arithmetic, compare, test, quantum-adjustment, conversion, and format operations on operands held in FPRs or FPR pairs.

■ Arithmetic instructions

These instructions perform addition, subtraction, multiplication, and division operations.

Compare instructions

These instructions perform a comparison operation on the numerical value of two DFP operands.

■ Test instructions

These instructions test the data class, the data group, the exponent, or the number of significant digits of a DFP operand.

Quantum-adjustment instructions

These instructions convert a DFP number to a result in the form that has the designated exponent, which may be explicitly or implicitly specified.

Conversion instructions

These instructions perform conversion between different data formats or data types.

Format instructions

These instructions facilitate composing or decomposing a DFP operand.

These instructions are described in Section 5.6 "DFP Instruction Descriptions" on page 209.

The three DFP data formats allow finite numbers to be represented with different precision and ranges. Special codes are also provided to represent +Infinity, -Infinity, Quiet NaN (Not-a-Number), and Signaling NaN. Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. The encoding of NaNs provides a diagnostic information field. This diagnostic field may be used to indicate such things as the source of an uninitialized variable or the reason an invalid result was produced.

The DFP processor recognizes a set of DFP exceptions which are indicated via bits set in the FPSCR. Additionally, the DFP exception actions depend on the setting of the various exception enable bits in the FPSCR.

The following DFP exceptions are detected by the DFP processor. The exception status bits in the FPSCR are indicated in parentheses.

Invalid Operation Exception (VX)

SNaN	(VXSNAN)
∞ - ∞	(VXISI)
$\infty \div \infty$	(VXI DI)
0 ÷ 0	(VXZDZ)
∞ × 0	(VXI MZ)
Invalid Compare	(VXVC)
Invalid conversion	(VXCVI)
Zero Divide Exception	(ZX)
Overflow Exception	(0X)
Underflow Exception	(UX)
Inexact Exception	(XX)

Each DFP exception and each category of Invalid Operation Exception has an exception status bit in the FPSCR. In addition, each of the five DFP exceptions has a corresponding enable bit in the FPSCR. These enable bits enable or disable the invocation of the system floating-point enabled exception error handler, and may affect the setting of some exception status bits in the FPSCR.

The usage of these bits by the DFP facility differs from the usage by the BFP facility. Section 5.5.10 Exceptions" on page 201 provides a detailed discussion of DFP exceptions, including the effects of the enable bits.

5.2 DFP Register Handling

The following sections describe first how the floating-point registers are utilized by the DFP facility. The subsequent section covers the DFP usage of CR and FPSCR.

5.2.1 **DFP Usage of Float**ing-Point Registers

The DFP facility shares the same 32 64-bit FPRs with the BFP facility. Like the FP instructions, DFP instructions also use 5-bit fields for designating the FPRs to hold the source or target operands.

When data in DFP Short format is held in a FPR, it occupies the rightmost 32 bits of the FPR. The Load Floating-Point as Integer Word Algebraic instruction is provided to load the rightmost 32 bits of a FPR with a single-word data from storage. The Store Floating-Point as Integer Word instruction is available to store the rightmost 32 bits of a FPR to a storage location.

Data in DFP Long format, 64-bit binary fixed-point values, or 64-bit BCD values is held in a FPR using all 64 bits. Data of 64 bits may be loaded from storage via any of the Load Floating-Point Double instructions and stored via any of the Store Floating-Point Double instructions.

Data in DFP Extended format or 128-bit BCD values is held in an even-odd FPR pair using all 128 bits. Data of 128 bits must be loaded into the desired even-odd pair of floating-point registers using an appropriate sequence of the Load Floating-Point Double instructions and stored using an appropriate sequence of the Store Floating-Point Double instructions.

Data used as a source operand by any Decimal Floating-Point instruction that was produced, either directly or indirectly, by a Load Floating-Point Single instruction, a Floating Round to Single-Precision instruction, or a binary floating-point single-precision arithmetic instruction is boundedly undefined.

When an even-odd FPR pair is used to hold a 128-bit operand, the even-numbered FPR is used to hold the leftmost doubleword of the operand and the next higher-numbered FPR is used to hold the rightmost doubleword. A DFP instruction designating an odd-numbered FPR for a 128-bit operand is an invalid instruction form.

Programming Note

The Floating-Point Move instructions can be used to move operands between FPRs.

The bit definitions for the FPSCR are as follows.

Bit(s) Description

0:28 Reserved

29:31 **DFP Rounding Control** (DRN)

See Section 5.5.2, "Rounding Mode Specification" on page 199.

- 000 Round to Nearest, Ties to Even
- 001 Round toward Zero
- 010 Round toward +Infinity
- 011 Round toward -Infinity
- 100 Round to Nearest, Ties away from 0
- 101 Round to Nearest, Ties toward 0
- 110 Round to away from Zero
- 111 Round to Prepare for Shorter Precision

Programming Note

FPSCR₂₈ is reserved for extension of the DRN field, therefore DRN may be set using the *mtfsfi* instruction to set the rounding mode.

32 Floating-Point Exception Summary (FX)

> Every floating-point instruction, except mtfsfi and mtfsf, implicitly sets FX to 1 if that instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1. mcrfs, mtfsfi, mtfsf, mtfsb0, and mtfsb1 can alter FX explicitly.

33 Floating-Point Enabled Exception Summary (FEX)

This bit is the OR of all the floating-point exception bits masked by their respective enable bits. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* cannot alter FEX explicitly.

34 Floating-Point Invalid Operation Exception Summary (VX)

This bit is the OR of all the Invalid Operation exception bits. *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, and *mtfsb1* cannot alter VX explicitly.

- 35 Floating-Point Overflow Exception (0X)See Section 5.5.10.3, "Overflow Exception" on page 205.
- 36 Floating-Point Underflow Exception (UX) See Section 5.5.10.4, "Underflow Exception" on page 205.
- 37 Floating-Point Zero Divide Exception (ZX)
 See Section 5.5.10.2, "Zero Divide Exception" on page 204.
- 38 Floating-Point Inexact Exception (XX)
 See Section 5.5.10.5, "Inexact Exception" on page 206.

XX is a sticky version of FI (see below). Thus the following rules completely describe how XX is set by a given instruction.

- If the instruction affects FI, the new value of XX is obtained by ORing the old value of XX with the new value of FI.
- If the instruction does not affect FI, the value of XX is unchanged.
- 39 Floating-Point Invalid Operation Exception (SNaN) (VXSNAN)
 See Section 5.5.10.1, "Invalid Operation

Exception" on page 203.

- 40 Floating-Point Invalid Operation Exception (Infinity Infinity) (VXI SI)
 See Section 5.5.10.1.
- 41 Floating-Point Invalid Operation Exception (Infinity + Infinity) (VXI DI)
 See Section 5.5.10.1.
- 442 Floating-Point Invalid Operation Exception (Zero ÷ Zero) (VXZDZ)
 See Section 5.5.10.1.
- 43 Floating-Point Invalid Operation Exception (Infinity × Zero) (VXI MZ)
 See Section 5.5.10.1.
- 44 Floating-Point Invalid Operation Exception (Invalid Compare) (VXVC)
 See Section 5.5.10.1.
- 45 Floating-Point Fraction Rounded (FR)
 The last Arithmetic or Rounding and Conver-

sion instruction incremented the fraction during rounding. See Section 5.5.1, "Rounding" on page 198. This bit is not sticky.

46 Floating-Point Fraction Inexact (FI)

The last *Arithmetic* or *Rounding and Conversion* instruction either produced an inexact result during rounding or caused a disabled Overflow Exception. See Section 5.5.1. This bit is not sticky.

See the definition of XX, above, regarding the relationship between FI and XX.

47:51 Floating-Point Result Flags (FPRF)

This field is set as described below. For arithmetic, rounding, and conversion instructions, the field is set based on the result placed into the target register, except that if any portion of the result is undefined then the value placed into FPRF is undefined.

- 47 Floating-Point Result Class Descriptor (C)
 Arithmetic, rounding, and conversion instructions may set this bit with the FPCC bits, to indicate the class of the result as shown in Figure 58 on page 194.
- 48:51 Floating-Point Condition Code (FPCC)

Floating-point *Compare* and *DFP Test* instructions set one of the FPCC bits to 1 and the other three FPCC bits to 0. Arithmetic, rounding, and conversion instructions may set the FPCC bits with the C bit, to indicate the class of the result as shown in Figure 58 on page 194. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.

- 48 Floating-Point Less Than or Negative (FL or <)
- 49 Floating-Point Greater Than or Positive (FG or >)
- 50 Floating-Point Equal or Zero (FE or =)
- 51 Floating-Point Unordered or NaN (FU or ?)
- 52 Reserved
- 53 Floating-Point Invalid Operation Exception (Software Request) (VXS0FT)

 This bit can be altered only by mcrfs, mtfsfi, mtfsf, mtfsb0, or mtfsb1. See Section 5.5.10.1, "Invalid Operation Excep-

Neither used nor changed by DFP.

tion" on page 203.

Programming Note

Although the architecture does not provide a DFP square root instruction, if software simulates such an instruction, it should set bit 54 whenever the source operand of the square root function is invalid.

55 Floating-Point Invalid Operation Exception (Invalid Conversion) (YC)

See Section 5.5.10.1.

56 Floating-Point Invalid Operation Exception Enable (FEX)

See Section 5.5.10.1.

57 Floating-Point Overflow Exception Enable (FEX)

See Section 5.5.10.3, "Overflow Exception" on page 205.

58 Floating-Point Underflow Exception Enable (FEX)

See Section 5.5.10.4, "Underflow Exception" on page 205.

59 Floating-Point Zero Divide Exception Enable (FEX)

See Section 5.5.10.2, "Zero Divide Exception" on page 204.

60 Floating-Point Inexact Exception Enable

See Section 5.5.10.5, "Inexact Exception" on page 206

61 Reserved (not used by FEX)

62:63 **Binary Floating-Point Rounding Control**

See Section 5.5.1, "Rounding" on page 198.

- 00 Round to Nearest
- 01 Round toward Zero
- 10 Round toward +Infinity
- 11 Round toward -Infinity

Result Flags	Result Value Class
C < > = ?	
0 0 0 0 1	Signaling NaN (DFP only)
10001	Quiet NaN
0 1 0 0 1	– Infinity
0 1 0 0 0	- Normal Number
1 1 0 0 0	 Subnormal Number
1 0 0 1 0	- Zero
00010	+ Zero
10100	+ Subnormal Number
0 0 1 0 0	+ Normal Number
0 0 1 0 1	+ Infinity

Figure 58. Floating-Point Result Flags

5.3 DFP Support for Non-DFP Data Types

In addition to the DFP data types, the DFP processor provides limited support for the following non-DFP data types: signed or unsigned binary fixed-point data, and signed or unsigned decimal data.

In unsigned binary fixed-point data, all bits are used to express the absolute value of the number. For signed binary fixed-point data, the leftmost bit represents the sign, which is followed by the numeric field. Positive numbers are represented in true binary notation with the sign bit set to zero. When the value is zero, all bits are zeros, including the sign bit. Negative numbers are represented in two's complement binary notation with a one in the sign-bit position.

For decimal data, each byte contains a pair of four-bit nibbles; each four-bit nibble contains a binary-coded-decimal (BCD) code. There are two kinds of BCD codes: digit code and sign code. For unsigned decimal data, all nibbles contain a digit code (D) as shown in Figure 59

ĺ	D	D	D	D	 D	D	D	D

Figure 59. Format for Unsigned Decimal Data

For signed decimal data, the rightmost nibble contains a sign code (S) and all other nibbles contain a digit code as shown in Figure 60.

D	D	D	D	 D	D	D	S

Figure 60. Format for Signed Decimal Data

The decimal digits 0-9 have the binary encoding 0000-1001. The preferred plus-sign codes are 1100 and 1111. The preferred minus sign code is 1101. These are the sign codes generated for the results of the *Decode DPD To BCD* instruction. A selection is provided by this instruction to specify which of the two preferred plus sign codes is to be generated. Alternate sign codes are also recognized as valid in the sign position: 1010 and 1110 are alternate sign codes for plus, and 1011 is an alternate sign code for minus. Alternate sign codes are accepted for any source operand, but are not generated as a result by the instruction. When an invalid digit or sign code is detected by the *Encode BCD To DPD* instruction, an invalid-operation exception occurs. A

summary of digit and sign codes are provided in Figure 61.

Binary	Recognized As			
Code	Digit	Sign		
0000	0	Invalid		
0001	1	Invalid		
0010	2	Invalid		
0011	3	Invalid		
0100	4	Invalid		
0101	5	Invalid		
0110	6	Invalid		
0111	7	Invalid		
1000	8	Invalid		
1001	9	Invalid		
1010	Invalid	Plus		
1011	Invalid	Minus		
1100	Invalid	Plus (preferred; option 1)		
1101	Invalid	Minus (preferred)		
1110	Invalid	Plus		
1111	Invalid	Plus (preferred; option 2)		

Figure 61. Summary of BCD Digit and Sign Codes

5.4 DFP Number Representation

A DFP finite number consists of three components: a sign bit, a signed exponent, and a significand. The signed exponent is a signed binary integer. The *significand* consists of a number of decimal digits, which are to the left of the implied decimal point. The rightmost digit of the significand is called the *units* digit. The numerical value of a DFP finite number is represented as $(-1)^{sign} \times significand \times 10^{exponent}$ and the unit value of this number is (1×10^{exponent}) , which is called the *quantum*.

DFP finite numbers are not normalized. This allows leading zeros and trailing zeros to exist in the significand. This unnormalized DFP number representation allows some values to have redundant forms; each form represents the DFP number with a different combination of the significand value and the exponent value. For example, 1000000×10^5 and 10×10^{10} are two different forms of the same numerical value. A *form* of this number representation carries information about both the numerical value and the quantum of a DFP finite number.

The significant digits of a DFP finite number are the digits in the significand beginning with the leftmost non-zero digit and ending with the units digit.

5.4.1 DFP Data Format

DFP numbers and NaNs may be represented in FPRs in any of the three data formats: DFP Short, DFP Long, or DFP Extended. The contents of each data format represent encoded information. Special codes are assigned to NaNs and infinities. Different formats support different sizes in both significand and exponent. Arithmetic, compare, test, quantum-adjustment, and format instructions are provided for DFP Long and DFP Extended formats only.

The sign is encoded as a one bit binary value. Significand is encoded as an unsigned decimal integer in two distinct parts. The leftmost digit (LMD) of the significand is encoded as part of the combination field; the remaining digits of the significand are encoded in the trailing significand field. The exponent is contained in the combination field in two parts. However, prior to encoding, the exponent is converted to an unsigned binary value called the biased exponent by adding a bias value which is a constant for each format. The two leftmost bits of the biased exponent are encoded with the leftmost digit of the significand in the leftmost bits of the combination field. The rest of the biased exponent occupies the remaining portion of the combination field.

5.4.1.1 Fields Within the Data Format

The DFP data representation comprises three fields, as diagrammed below for each of the three formats:



Figure 62. DFP Short format




Figure 63. DFP Long format




Figure 64. DFP Extended format

The fields are defined as follows:

Sign bit (S)

The sign bit is in bit 0 of each format, and is zero for plus and one for minus.

Combination field (G)

As the name implies, this field provides a combination of the exponent and the left-most digit (LMD) of the significand, for finite numbers, or provides a special code

for denoting the value as either a Not-a-Number or an Infinity.

The first 5 bits of the combination field contain the encoding of NaN or infinity, or the two leftmost bits of the biased exponent and the leftmost digit (LMD) of the significand. The following tables show the encoding:

G _{0:4}	Description
11111	NaN
11110	Infinity
All others	Finite Number (see Figure 66)

Figure 65. Encoding of the G field for Special Symbols

LMD	Leftmost 2	dexponent	
LIVID	00	01	10
0	00000	01000	10000
1	00001	01001	10001
2	00010	01010	10010
3	00011	01011	10011
4	00100	01100	10100
5	00101	01101	10101
6	00110	01110	10110
7	00111	01111	10111
8	11000	11010	11100
9	11001	11011	11101

Figure 66. Encoding of bits 0:4 of the G field for Finite Numbers

For DFP finite numbers, the rightmost N-5 bits of the N-bit combination field contain the remaining bits of the biased exponent. For NaNs, bit 5 of the combination field is used to distinguish a Quiet NaN from a Signaling NaN; the remaining bits in a source operand are ignored and they are set to zeros in a target operand by most operations. For infinities, the rightmost N-5 bits of the N-bit combination field of a source operand are ignored and they are set to zeros in a target operand by most operations.

Trailing Significand field (T)

For DFP finite numbers, this field contains the remaining *significand* digits. For NaNs, this field may be used to contain diagnostic information. For infinities, contents in this field of a source operand are ignored and they are set to zeros in a target operand by most operations. The trailing significand field is a multiple of 10-bit blocks. The multiple depends on the format. Each 10-bit block is called a declet and represents three decimal digits, using the Densely Packed Decimal (DPD) encoding defined in Appendix B.

5.4.1.2 Summary of DFP Data Formats

The properties of the three DFP formats are summarized in the following table:.

		Format	
	DFP Short	DFP Long	DFP Extended
Widths (bits):			
Format	32	64	128
Sign (S)	1	1	1
Combination (G)	11	13	17
Trailing Significand (T)	20	50	110
Exponent:			
Maximum biased	191	767	12, 287
Maximum (X _{max})	90	369	6111
Minimum (X _{mi n})	-101	-398	-6176
Bias	101	398	6176
Precision (p) (digits)	7	16	34
Magnitude:			
Maximum normal number (N _{max})	$(10^7 - 1) \times 10^{90}$	$(10^{16} - 1) \times 10^{369}$	$(10^{34} - 1) \times 10^{6111}$
Minimum normal number (N _{mi n})	1 × 10 ⁻⁹⁵	1×10^{-383}	1×10^{-6143}
Minimum subnormal number (D_{min})	1 × 10 ⁻¹⁰¹	1 × 10 ⁻³⁹⁸	1 × 10 ⁻⁶¹⁷⁶

Figure 67. Summary of DFP Formats

5.4.1.3 Preferred DPD Encoding

Execution of DFP instructions decodes source operands from DFP data formats to an internal format for processing, and encodes the operation result before the final result is returned as the target operand.

As part of the decoding process, declets in the trailing significand field of source operands are decoded to their corresponding BCD digit codes using the DPD-to-BCD decoding algorithm. As part of the encoding process, BCD digit codes to be stored into the trailing significand field of the target operand are encoded into declets using the BCD-to-DPD encoding algorithm. Both the decoding and encoding algorithms are defined in Appendix B.

As explained in Appendix B, there are eight 3-digit decimal values that have redundant DPD codes and one preferred DPD code. All redundant DPD codes are recognized in source operands for the associated 3-digit decimal number. DFP operations will always generate the preferred DPD codes for the trailing significand field of the target operand.

5.4.2 Classes of DFP Data

There are six classes of DFP data, which include numerical and nonnumeric entities. The numerical entities include zero, subnormal number, normal number, and infinity data classes. The nonnumeric entities include quiet and signaling NaNs data classes. The value of a DFP finite number, including zero, subnormal number, and normal number, is a quantization of the real number based on the data format. The *Test Data Class* instruction may be used to determine the class of a DFP operand. In general, an operation that returns a DFP result sets the FPRF field to indicate the data class of the result.

The following tables show the value ranges for finite-number data classes, and the codes for NaNs and infinities.

Data Class	Sign	Magnitude
Zero	±	0*
Subnormal	±	$D_{min} \le X < N_{min}$
Normal	±	$N_{min} \le Y \le N_{max}$

The significand is zero and the exponent is any representable value

Figure 68. Value Ranges for Finite Number Data Classes

Data Class	S	G	T
+Infinity	0	11110xxx xxx	xxx xxx
-Infinity	1	11110xxx xxx	xxx xxx
Quiet NaN	х	111110xx xxx	xxx xxx
Signaling NaN	х	111111xx xxx	xxx xxx
x Don't care			

Figure 69. Encoding of NaN and Infinity Data Classes

Zeros

Zeros have a zero significand and any representable value in the exponent. A +0 is distinct from -0, and zeros with different exponents are distinct, except that comparison treats them as equal.

Subnormal Numbers

Subnormal numbers have values that are smaller than N_{min} and greater than zero in magnitude.

Normal Numbers

Normal numbers are nonzero finite numbers whose magnitude is between N_{min} and N_{max} inclusively.

Infinities

Infinities are represented by 0b11110 in the leftmost 5 bits of the combination field. When an operation is defined to generate an infinity as the result, a default infinity is sometimes supplied. A default infinity has all remaining bits in the combination field and trailing significand field set to zeros.

When infinities are used as source operands, only the leftmost 5 bits of the combination field are interpreted (i.e., 0b11110 indicates the value is an infinity). The trailing significand field of infinities is usually ignored. For generated infinities, the leftmost 5 bits of the combination field are set to 0b11110 and all remaining combination bits are set to zero.

Infinities can participate in most arithmetic operations and give a consistent result. In comparisons, any +Infinity compares greater than any finite number, and any -Infinity compares less than any finite number. All +Infinity are compared equal and all -Infinity are compared equal.

Signaling and Quiet NaNs

There are two types of Not-a-Numbers (NaNs), Signaling (SNaN) and Quiet (QNaN).

0b111110 in the leftmost 6 bits of the combination field indicates a Quiet NaN, whereas 0b111111 indicates a Signaling NaN.

A special QNaN is sometimes supplied as the *default QNaN* for a disabled invalid-operation exception; it has a plus sign, the leftmost 6 bits of the combination field set to 0b111110 and remaining bits in the combination field and the trailing significand field set to zero.

Normally, source QNaNs are *propagated* during operations so that they will remain visible at the end. When a

QNaN is propagated, the sign is preserved, the decimal value of the trailing significand field is preserved but reencoded using the preferred DPD codes, and the contents in the rightmost N-6 bits of the combination field set to zero, where N is the width of the combination field for the format.

A source SNaN generally causes an invalid-operation exception. If the exception is disabled, the SNaN is converted to the corresponding QNaN and propagated. The primary encoding difference between an SNaN and a QNaN is that bit 5 of an SNaN is 1 and bit 5 of a QNaN is 0. When an SNaN is propagated as a QNaN, bit 5 is set to 0, and, just as with QNaN proagation, the sign is preserved, the decimal value of the trailing significand field is preserved but reencoded using the preferred DPD codes, and the contents in the rightmost N-6 bits of the combination field set to zero, where N is the width of the combination field for the format. For some format-conversion instructions, a source SNaN does not cause an invalid-operation exception, and an SNaN is returned as the target operand.

For instructions with two source NaNs and a NaN is to be propagated as the result, do the following.

- If there is a QNaN in FRA and an SNaN in FRB, the SNaN in FRB is propagated.
- Otherwise, propagate the NaN is FRA.

5.5 DFP Execution Model

DFP operations are performed as if they first produce an intermediate result correct to infinite precision and with unbounded range. The intermediate result is then rounded to the destination's precision according to one of the eight DFP rounding modes. If the rounded result has only one form, it is delivered as the final result; if the rounded result has redundant forms, then an *ideal exponent* is used to select the form of the final result. The ideal exponent determines the form, not the value, of the final result. (See Section 5.5.3 "Formation of Final Result" on page 199.)

5.5.1 Rounding

Rounding takes a number regarded as infinitely precise and, if necessary, modifies it to fit the destination's precision. The destination's precision of an operation defines the set of permissible resultant values. For most operations, the destination's precision is the target-format precision and the permissible resultant values are those values representable in the target format. For some special operations, the destination precision is constrained by both the target format and some additional restrictions, and the permissible resultant values are a subset of the values representable in the target format.

Rounding sets FPSCR bits FR and FI. When an inexact exception occurs, FI is set to one; otherwise, FI is set to

zero. When an inexact exception occurs and if the rounded result is greater in magnitude than the intermediate result, then FR is set to one; otherwise, FR is set to zero. The exception is the *Round to FP Integer Without Inexact* instruction, which always sets FR and FI to zero. Rounding may cause an overflow exception or underflow exception; it may also cause an inexact exception.

Refer to Figure 70 below for rounding. Let Z be the intermediate result of a DFP operation. Z may or may not fit in the destination's precision. If Z is exactly one of the permissible representable resultant values, then the final result in all rounding modes is Z. Otherwise, either Z1 or Z2 is chosen to approximate the result, where Z1 and Z2 are the next larger and smaller permissible resultant values, respectively.




Figure 70. Rounding

Round to Nearest, Ties to Even

Choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the one whose units digit would have been even in the form with the largest common quantum of the two permissible resultant values. However, an infinitely precise result with magnitude at least (N_{max} + 0.5Q(N_{max})) is rounded to infinity with no change in sign; where Q(N_{max}) is the quantum of N_{max}.

Round toward 0

Choose the smaller in magnitude (Z1 or Z2).

Round toward +∞

Choose Z1.

Round toward -∞

Choose Z2.

Round to Nearest, Ties away from 0

Choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the larger in magnitude (Z1 or Z2). However, an infinitely precise result with magnitude at least (N_{max} + 0.50(N_{max})) is rounded to infinity with no change in sign; where Q(N_{max}) is the quantum of N_{max} .

Round to Nearest, Ties toward 0

Choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the smaller in magnitude (Z1 or Z2). However, an infinitely precise result with magnitude greater than (N_{max} + 0.5Q(N_{max}) is rounded to infinity

with no change in sign; where $\mathbb{Q}(N_{\text{max}})$ is the quantum of $N_{\text{max}}.$

Round away from 0

Choose the larger in magnitude (Z1 or Z2).

Round to prepare for shorter precision

Choose the smaller in magnitude (Z1 or Z2). If the selected value is inexact and the units digit of the selected value is either 0 or 5, then the digit is incremented by one and the incremented result is delivered. In all other cases, the selected value is delivered. When a value has redundant forms, the units digit is determined by using the form that has the smallest exponent.

5.5.2 Rounding Mode Specification

Unless otherwise specified in the instruction definition, the rounding mode used by an operation is specified in the DFP rounding control (DRN) field of the FPSCR. The eight DFP rounding modes are encoded in the DRN field as specified in the table below.

DRN	Rounding Mode
000	Round to Nearest, Ties to Even
001	Round toward 0
010	Round toward +Infinity
011	Round toward -Infinity
100	Round to Nearest, Ties away from 0
101	Round to Nearest, Ties toward 0
110	Round away from 0
111	Round to Prepare for Shorter Precision

Figure 71. Encoding of DFP Rounding-Mode Control (DRN)

For the quantum-adjustment, a 2-bit immediate field, called RMC (Rounding Mode Control), in the instruction specifies the rounding mode used. The RMC field may contain a primary encoding or a secondary encoding. For Quantize, Quantize Immediate, and Reround, the RMC field contains the primary encoding. For Round to FP Integer the field contains either encoding, depending on the setting of a RMC-encoding-selection bit. The following tables define the primary encoding and the secondary encoding.

Primary RMC	Rounding Mode
00	Round to nearest, ties to even
01	Round toward 0
10	Round to nearest, ties away from 0
11	Round according to DRN
	-

Figure 72. Primary Encoding of Rounding-Mode Control

Secondary RMC	Rounding Mode
00	Round to + ∞
01	Round to - ∞
10	Round away from 0
11	Round to nearest, ties toward 0

Figure 73. Secondary Encoding of Rounding-Mode Control

5.5.3 Formation of Final Result

An ideal exponent is defined for each DFP instruction that returns a DFP data operand.

5.5.3.1 Use of Ideal Exponent

For all DFP operations,

- if the rounded intermediate result has only one form, then that form is delivered as the final result.
- if the rounded intermediate result has redundant. forms and is exact, then the form with the exponent closest to the ideal exponent is delivered.
- if the rounded intermediate result has redundant forms and is inexact, then the form with the smallest exponent is delivered.

The following table specifies the ideal exponent for each instruction.

Operations	Ideal Exponent
Add	min(E(FRA), E(FRB))
Subtract	min(E(FRA), E(FRB))
Multiply	E(FRA) + E(FRB)
Divide	E(FRA) - E(FRB)
Quantize-Immediate	See Instruction Description
Quantize	E(FRA)
Reround	See Instruction Description
Round to FP Integer	max(O, E(FRA))
Convert to DFP Long	E(FRA)
Convert to DFP Extended	E(FRA)
Round to DFP Short	E(FRA)
Round to DFP Long	E(FRA)
Convert from Fixed	0
Encode BCD to DPD	0
Insert Biased Expo- nent	E(FRA)
Notes: E(x) - exponent of the	ne DFP operand in register x.

Figure 74. Summary of Ideal Exponents

5.5.4 Arithmetic Operations

Four arithmetic operations are provided: Add, Subtract, Multiply, and Divide.

5.5.4.1 Sign of Arithmetic Result

The following rules govern the sign of an arithmetic operation when the operation does not yield an exception. They apply even when the operands or results are zeros or infinities.

- The sign of the result of an add operation is the sign of the source operand having the larger absolute value. If both source operands have the same sign, the sign of the result of an add operation is the same as the sign of the source operands. When the sum of two operands with opposite signs is exactly zero, the sign of the result is positive in all rounding modes except Round toward -∞, in which case the sign is negative.
- The sign of the result of the subtract operation x y is the same as the sign of the result of the add operation x + (-y).
- The sign of the result of a multiply or divide operation is the exclusive-OR of the signs of the source operands.

5.5.5 Compare Operations

Two sets of instructions are provided for comparing numerical values: *Compare Ordered* and *Compare Unordered*. In the absence of NaNs, these instructions work the same. These instructions work differently when either of the followings is true:

- At least one source operand of the instruction is an SNaN and the invalid-operation exception is disabled.
- When there is no SNaN in any source operand, at least one source operand of the instruction is a QNaN

In case 1, Compare Unordered recognizes an invalid-operation exception and sets the VXSNAN flag, but Compare Ordered recognizes the exception and sets both the VXSNAN and VXVC flags. In case 2, Compare Unordered does not recognize an exception, but Compare Ordered recognizes an invalid-operation exception and sets the VXVC flag.

For finite numbers, comparisons are performed on values, that is, all redundant forms of a DFP number are treated equal.

Comparisons are always exact and cannot cause an inexact exception.

Comparison ignores the sign of zero, that is, +0 equals -0

Infinities with like sign compare equal, that is, $+\infty$ equals $+\infty$, and $-\infty$ equals $-\infty$.

A NaN compares as unordered with any other operand, whether a finite number, an infinity, or another NaN, including itself.

Execution of a compare instruction always completes, regardless of whether any DFP exception occurs or not, and whether the exception is enabled or not.

5.5.6 Test Operations

Four kinds of test operations are provided: *Test Data Class, Test Data Group, Test Exponent,* and *Test Significance.*

The *Test Data Class* instruction examines the contents of a source operand and determines if the operand is one of the specified data classes. The test result and the sign of the source operand are indicated in the FPCC field and CR field BF.

The *Test Data Group* instruction examines the contents of a source operand and determines if the operand is one of the specified data groups. The test result and the sign of the source operand are indicated in the FPCC field and CR field BF.

The *Test Exponent* instruction compares the exponent of the two source operands. The test operation ignores the sign and significand of operands. Infinities compare equal, and NaNs compare equal. The test result is indicated in the FPCC field and CR field BF.

The *Test Significance* instruction compares the number of significant digits of one source operand with the referenced number of significant digits in another source operand. The test result is indicated in the FPCC field and CR field BF.

Execution of a test instruction does not cause any DFP exception.

5.5.7 Quantum Adjustment Operations

Four kinds of quantum-adjustment operations are provided: *Quantize*, *Quantize Immediate*, *Reround*, and *Round To FP Integer*. Each of them has an immediate field which specifies whether the rounding mode in FPSCR or a different one is to be used.

The *Quantize* instruction is used to adjust a DFP number to the form that has the specified target exponent. The *Quantize Immediate* instruction is similar to the *Quantize* instruction, except that the target exponent is specified in a 5-bit immediate field as a signed binary integer and has a limited range.

The *Reround* instruction is used to simulate a DFP operation of a precision other than that of DFP Long or DFP Extended. For the *Reround* instruction to produce

a result which accurately reflects that which would have resulted from a DFP operation of the desired precision *d* in the range {1: 33} inclusively, the following conditions must be met:

- The precision of the preceding DFP operation must be at least one digit larger than *d*.
- The rounding mode used by the preceding DFP operation must be round-to-prepare-for-shorter-precision.

The Round To FP Integer instruction is used to round a DFP number to an integer value of the same format. The target exponent is implicitly specified, and is greater than or equal to zero.

5.5.8 Conversion Operations

There are two kinds of conversion operations: data-format conversion and data-type conversion.

5.5.8.1 Data-Format Conversion

The instructions *Convert To DFP Long* and *Convert To DFP Extended* convert DFP operands to wider formats; the instructions *Round To DFP Short* and *Round To DFP Long* convert DFP operands to narrower formats.

When converting a finite number to a wider format, the result is exact. When converting a finite number to a narrower format, the source operand is rounded to the target-format precision, which is specified by the instruction, not by the target register size.

When converting a finite number, the ideal exponent of the result is the source exponent.

Conversion of an infinity or NaN to a different format does not preserve the source combination field. Let N be the width of the target format's combination field.

- When the result is an infinity or a QNaN, the contents of the rightmost N-5 bits of the N-bit target combination field are set to zero.
- When the result is an SNaN, bit 5 of the target format's combination field is set to one and the rightmost N-6 bits of the N-bit target combination field are set to zero.

When converting a NaN to a wider format or when converting an infinity from DFP Short to DFP Long, digits in the source trailing significand field are reencoded using the preferred DPD codes with sufficient zeros appended on the left to form the target trailing significand field. When converting a NaN to a narrower format or when converting an infinity from DFP Long to DFP Short, the appropriate number of leftmost digits of the source trailing significand field are removed and the remaining digits of the field are reencoded using the preferred DPD codes to form the target trailing significand field.

When converting an infinity between DFP Long and DFP Extended, a default infinity with the same sign is produced.

When converting an SNaN between DFP Short and DFP Long, it is converted to an SNaN without causing an invalid-operation exception. When converting an SNaN between DFP Long and DFP Extended, the invalid-operation exception occurs; if the invalid-operation exception is disabled, the result is converted to the corresponding QNaN.

5.5.8.2 Data-Type Conversion

The instructions Convert From Fixed and Convert To Fixed are provided to convert a number between the DFP data type and the signed 64-bit binary-integer data type.

Conversion of a signed 64-bit binary integer to a DFP Extended number is always exact.

Conversion of a DFP number to a signed 64-bit binary integer results in an invalid-operation exception when the converted value does not fit into the target format, or when the source operand is an infinity or NaN. When the exception is disabled, the most positive integer is returned if the source operand is a positive number or $+\infty$, and the most negative integer is returned if the source operand is a negative number, $-\infty$, or NaN.

5.5.9 Format Operations

The format instructions are provided to facilitate composing or decomposing a DFP number, and consist of *Encode BCD To DPD*, *Decode DPD To BCD*, *Extract Biased Exponent*, *Insert Biased Exponent*, *Shift Significand Left Immediate*, and *Shift Significand Right Immediate*. A source operand of SNaN does not cause an invalid-operation exception, and an SNaN may be produced as the target operand.

5.5.10 DFP Exceptions

This architecture defines the following DFP exceptions:

■ Invalid Operation Exception

SNaN

∞ - ∞

 $\infty \div \infty$ $0 \div 0$

∞ × 0

Invalid Compare

Invalid Conversion

- Zero Divide Exception
- Overflow Exception
- Underflow Exception
- Inexact Exception

These exceptions may occur during execution of a DFP instruction.

Each DFP exception, and each category of the Invalid Operation Exception, has an exception status bit in the FPSCR. In addition, each DFP exception has a corresponding enable bit in the FPSCR. The exception status bit indicates occurrence of the corresponding exception. If an exception occurs, the corresponding enable bit governs the result produced by the instruction and, in conjunction with the FEO and FE1 bits (see the discussion of FE0 and FE1 below), whether and how the system floating-point enabled exception error handler is invoked. (In general, the enabling specified by the enable bit is of invoking the system error handler, not of permitting the exception to occur. The occurrence of an exception depends only on the instruction and its source operands, not on the setting of any control bits. The only deviation from this general rule is that the occurrence of an Underflow Exception may depend on the setting of the enable bit.)

A single instruction, other than *mtfsfi* or *mtfsf*, may set more than one exception bit only in the following cases:

- Inexact Exception may be set with Overflow Exception.
- Inexact Exception may be set with Underflow Exception.
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Compare) for Compare Ordered instructions
- Invalid Operation Exception (SNaN) may be set with Invalid Operation Exception (Invalid Conversion) for Convert To Fixed instructions.

When an exception occurs the instruction execution may be completed or partially completed, depending on the exception and the operation.

For all instructions, except for the Compare and Test instructions, the following exceptions cause the instruction execution to be partially completed. That is, setting of CR field 1(when Rc=1) and exception status flags is performed, but no result is stored into the target FPR or FPR pair. For Compare and Test instructions, instruction execution is always completed, regardless of whether any DFP exception occurs or not, and whether the exception is enabled or not.

- Enabled Invalid Operation
- Enabled Zero Divide

For the remaining kinds of exceptions, instruction execution is completed, a result, if specified by the instruction, is generated and stored into the target FPR or FPR pair, and appropriate status flags are set. The result may be a different value for the enabled and disabled conditions for some of these exceptions. The kinds of exceptions that deliver a result in target FPR are the following:

- Disabled Invalid Operation
- Disabled Zero Divide
- Disabled Overflow
- Disabled Underflow

- Disabled Inexact
- Enabled Overflow
- Enabled Underflow
- Enabled Inexact

Subsequent sections define each of the DFP exceptions and specify the action that is taken when they are detected.

The IEEE standard specifies the handling of exceptional conditions in terms of "traps" and "trap handlers". In this architecture, a FPSCR exception enable bit of 1 causes generation of the result value specified in the IEEE standard for the "trap enabled" case: the expectation is that the exception will be detected by software, which will revise the result. A FPSCR exception enable bit of 0 causes generation of the "default result" value specified for the "trap disabled" (or "no trap occurs" or "trap is not implemented") case: the expectation is that the exception will not be detected by software, which will simply use the default result. The result to be delivered in each case for each exception is described in the sections below.

The IEEE default behavior when an exception occurs is to generate a default value and not to notify software. In this architecture, if the IEEE default behavior when an exception occurs is desired for all exceptions, all FPSCR exception enable bits should be set to zero and Ignore Exceptions Mode (see below) should be used. In this case the system floating-point enabled exception error handler is not invoked, even if DFP exceptions occur: software can inspect the FPSCR exception bits if necessary, to determine whether exceptions have occurred.

In this architecture, if software is to be notified that a given kind of exception has occurred, the corresponding FPSCR exception enable bit must be set to one and a mode other than Ignore Exceptions Mode must be used. In this case the system floating-point enabled exception error handler is invoked if an enabled DFP exception occurs. The system floating-point enabled exception error handler is also invoked if a *Move To FPSCR* instruction causes an exception bit and the corresponding enable bit both to be 1; the *Move To FPSCR* instruction is considered to cause the enabled exception.

The FE0 and FE1 bits control whether and how the system floating-point enabled exception error handler is invoked if an enabled DFP exception occurs. The location of these bits and the requirements for altering them are described in Book III, *Power ISA Operating Environment Architecture*. (The system floating-point enabled exception error handler is never invoked

because of a disabled DFP exception.) The effects of the four possible settings of these bits are as follows.

FE0 FE1 Description

0 0 Ignore Exceptions Mode

DFP exceptions do not cause the system floating-point enabled exception error handler to be invoked.

0 1 Imprecise Nonrecoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. It may not be possible to identify the excepting instruction or the data that caused the exception. Results produced by the excepting instruction may have been used by or may have affected subsequent instructions that are executed before the error handler is invoked.

1 0 Imprecise Recoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. Sufficient information is provided to the error handler that it can identify the excepting instruction and the operands, and correct the result. No results produced by the excepting instruction have been used by or have affected subsequent instructions that are executed before the error handler is invoked.

1 1 Precise Mode

The system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled exception.

In all cases, the question of whether a DFP result is stored, and what value is stored, is governed by the FPSCR exception enable bits, as described in subsequent sections, and is not affected by the value of the FE0 and FE1 bits.

In all cases in which the system floating-point enabled exception error handler is invoked, all instructions before the instruction at which the system floating-point enabled exception error handler is invoked have completed, and no instruction after the instruction at which the system floating-point enabled exception error handler is invoked has begun execution. (Recall that, for the two Imprecise modes, the instruction at which the system floating-point enabled exception error handler is invoked need not be the instruction that caused the exception.) The instruction at which the system floating-point enabled exception error handler is invoked has not been executed unless it is the excepting instruction, in which case it has been executed if the

exception is not among those listed on page 201 as suppressed.

Programming Note

In the ignore and both imprecise modes, a *Floating-Point Status and Control Register* instruction can be used to force any exceptions, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to be recorded in the FPSCR. (This forcing is superfluous for Precise Mode.)

In either of the Imprecise modes, a *Floating-Point Status and Control Register* instruction can be used to force any invocations of the system floating-point enabled exception error handler, due to instructions initiated before the *Floating-Point Status and Control Register* instruction, to occur. (This forcing has no effect in Ignore Exceptions Mode, and is superfluous for Precise Mode.)

In order to obtain the best performance across the widest range of implementations, the programmer should obey the following guidelines.

- If the IEEE default results are acceptable to the application, Ignore Exceptions Mode should be used with all FPSCR exception enable bits set to zero.
- If the IEEE default results are not acceptable to the application, Imprecise Nonrecoverable Mode should be used, or Imprecise Recoverable Mode if recoverability is needed, with FPSCR exception enable bits set to one for those exceptions for which the system floating-point enabled exception error handler is to be invoked.
- Ignore Exceptions Mode should not, in general, be used when any FPSCR exception enable bits are set to one.
- Precise Mode may degrade performance in some implementations, perhaps substantially, and therefore should be used only for debugging and other specialized applications.

5.5.10.1 Invalid Operation Exception

Definition

An Invalid Operation Exception occurs when an operand is invalid for the specified DFP operation. The invalid DFP operations are:

Any DFP operation on a signaling NaN (SNaN), except for Test, Round To DFP Short, Convert To DFP Long, Decode DPD To BCD, Extract Biased Exponent, Insert Biased Exponent, Shift Significand Left Immediate, and Shift Significand Right Immediate

- For add or subtract operations, magnitude subtraction of infinities $(+\infty) + (-\infty)$
- Division of infinity by infinity $(\infty \div \infty)$
- Division of zero by zero $(0 \div 0)$
- Multiplication of infinity by zero ($\infty \times 0$)
- Ordered comparison involving a NaN (Invalid Compare)
- The Quantize operation detects that the significand associated with the specified target exponent would have more significant digits than the target-format precision
- For the Quantize operation, when one source operand specifies an infinity and the other specifies a finite number
- The *Reround* operation detects that the target exponent associated with the specified target significance would be greater than X_{max}
- The Encode BCD To DPD operation detects an invalid BCD digit or sign code
- The Convert To Fixed operation involving a number too large in magnitude to be represented in the target format, or involving a NaN.

Programming Note —

In addition, an Invalid Operation Exception occurs if software explicitly requests this by executing an *mtfsfi*, *mtfsf*, or *mtfsb1* instruction that sets VXSOFT to 1 (Software Request). The purpose of VXSOFT is to allow software to cause an Invalid Operation Exception for a condition that is not necessarily associated with the execution of a DFP instruction. For example, it might be set by a program that computes a square root, if the source operand is negative.

Action

The action to be taken depends on the setting of the Invalid Operation Exception Enable bit of the FPSCR.

When Invalid Operation Exception is enabled (VE=1) and Invalid Operation occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set:

VXSNAN	(if SNaN)
VXISI	(if ∞ - ∞)
VXI DI	$(if \infty \div \infty)$
VXZDZ	(if 0 ÷ 0)
VXIMZ	$(if \infty \times 0)$
VXVC	(if invalid comp)
VXCVI	(if invalid conversion)

If the operation is an arithmetic, quantum-adjustment, conversion, or format,

the target FPR is unchanged, FR and FI are set to zero, and FPRF is unchanged.

3. If the operation is a compare,

FR, FI, and C are unchanged, and FPCC is set to reflect unordered.

When Invalid Operation Exception is disabled (VE=0) and Invalid Operation occurs, the following actions are taken:

1. One or two Invalid Operation Exceptions are set:

VXSNAN	(if SNaN)
VXISI	(if ∞ - ∞)
VXI DI	$(if \infty \div \infty)$
VXZDZ	(if 0 ÷ 0)
VXIMZ	(if $\infty \times 0$)
VXVC	(if invalid comp)
VXCVI	(if invalid conversion)

If the operation is an arithmetic, quantum-adjustment, Round to DFP Long, Convert to DFP Extended, or format

the target FPR is set to a Quiet NaN FR and FI are set to zero

FPRF is set to indicate the class of the result (Quiet NaN)

3. If the operation is a Convert To Fixed

the target FPR is set as follows:

FRT is set to the most positive 64-bit binary integer if the operand in FRB is a positive or $+\infty$, and to the most negative 64-bit binary integer if the operand in FRB is a negative number, $-\infty$, or NaN.

FR and FI are set to zero FPRF is unchanged

4. If the operation is a compare,

FR, FI, and C are unchanged FPCC is set to reflect unordered

5.5.10.2 Zero Divide Exception

Definition

A Zero Divide Exception occurs when a Divide instruction is executed with a zero divisor value and a finite nonzero dividend value.

Action

The action to be taken depends on the setting of the Zero Divide Exception Enable bit of the FPSCR.

When Zero Divide Exception is enabled (ZE=1) and Zero Divide occurs, the following actions are taken:

1. Zero Divide Exception is set

 $ZX \leftarrow 1$

- 2. The target FPR is unchanged
- 3. FR and FI are set to zero
- 4. FPRF is unchanged

When Zero Divide Exception is disabled (ZE=0) and Zero Divide occurs, the following actions are taken:

1. Zero Divide Exception is set

ZE ← 1

 The target FPR is set to ±∞, where the sign is determined by the XOR of the signs of the operands

- 3. FR and FI are set to zero
- 4. FPRF is set to indicate the class and sign of the result $(\pm \infty)$

5.5.10.3 Overflow Exception

Definition

An overflow exception occurs whenever the target format's largest finite number is exceeded in magnitude by what would have been the rounded result if the exponent range were unbounded.

Action

Except for *Reround*, the following describes the handling of the IEEE overflow exception condition. The *Reround* operation does not recognize an overflow exception condition.

The action to be taken depends on the setting of the Overflow Exception Enable bit of the FPSCR.

When Overflow Exception is enabled (0E=1) and overflow occurs, the following actions are taken:

- 1. Overflow Exception is set
 - $0X \leftarrow 1$
- 2. The infinitely precise result is divided by 10^{α} . That is, the exponent adjustment α is subtracted from the exponent. This is called the *wrapped result*. The exponent adjustment for all operations, except for *Round To DFP Short* and *Round To DFP Long*, is 576 for DFP Long and 9216 for DFP Extended. For *Round To DFP Short* and *Round To DFP Long*, the exponent adjustment is 192 for the source format of DFP Long and 3072 for the source format of DFP Extended.
- The wrapped result is rounded to the target-format precision. This is called the wrapped rounded result.
- 4. If the wrapped rounded result has only one form, it is the delivered result. If the wrapped rounded result has redundant forms and is exact, the result of the form that has the exponent closest to the wrapped ideal exponent is returned. If the wrapped rounded result has redundant forms and is inexact, the result of the form that has the smallest exponent is returned. The wrapped ideal exponent is the result of subtracting the exponent adjustment from the ideal exponent.
- FPRF is set to indicate the class and sign of the result (± Normal Number)

When Overflow Exception is disabled (0E=0) and overflow occurs, the following actions are taken:

- 1. Overflow Exception is set
 - 0X ← 1
- 2. Inexact Exception is set

XX **←** 1

3. The result is determined by the rounding mode and the sign of the intermediate result as follows.

	Sign of mediate	
Rounding Mode	Plus	Minus
Round to Nearest, Ties to Even	+∞	-∞
Round toward 0	+N _{max}	-N _{max}
Round toward +∞	+∞	-N _{max}
Round toward - ∞	+N _{max}	-∞
Round to Nearest, Ties away from 0	+∞	-∞
Round to Nearest, Ties toward 0	+∞	-∞
Round away from 0	+∞	-∞
Round to prepare for shorter pre- cision	+N _{max}	-N _{max}

Figure 75. Overflow Results When Exception Is Disabled

- 4. The result is placed into the target FPR
- 5. FR is set to one if the returned result is $\pm \infty$, and is set to zero if the returned result is $\pm N_{max}$
- 6. Fl is set to one
- FPRF is set to indicate the class and sign of the result (± ∞ or ± Normal number)

5.5.10.4 Underflow Exception

Definition

Except for *Reround*, the following describes the handling of the IEEE underflow exception condition. The *Reround* operation does not recognize an underflow exception condition.

The Underflow Exception is defined differently for the enabled and disabled states. However, a tininess condition is recognized in both states when a result computed as though both the precision and exponent range were unbounded would be nonzero and less than the target format's smallest normal number, $N_{\min n}$, in magnitude

Unless otherwise defined in the instruction description, an underflow exception occurs as follows:

- Enabled:
 - When the tininess condition is recognized.
- Disabled:

When the tininess condition is recognized and when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

Action

The action to be taken depends on the setting of the Underflow Exception Enable bit of the FPSCR.

When Underflow Exception is enabled (UE=1) and underflow occurs, the following actions are taken:

- Underflow Exception is set
 UX ← 1
- 2. The infinitely precise result is multiplied by 10^{α} . That is, the exponent adjustment α is added to the exponent. This is called the *wrapped result*. The exponent adjustment for all operations, except for *Round To DFP Short* and *Round To DFP Long*, is 576 for DFP Long and 9216 for DFP Extended. For *Round To DFP Short* and *Round To DFP Long*, the exponent adjustment is 192 for the source format of DFP Long and 3072 for the source format of DFP Extended.
- The wrapped result is rounded to the target-format precision. This is called the wrapped rounded result.
- 4. If the wrapped rounded result has only one form, it is the delivered result. If the wrapped rounded result has redundant forms and is exact, the result of the form that has the exponent closest to the wrapped ideal exponent is returned. If the wrapped rounded result has redundant forms and is inexact, the result of the form that has the smallest exponent is returned. The wrapped ideal exponent is the result of adding the exponent adjustment to the ideal exponent.
- FPRF is set to indicate the class and sign of the result (± Normal number)

When Underflow Exception is disabled (UE=0) and underflow occurs, the following actions are taken:

- Underflow Exception is set
 UX ← 1
- 2. The infinitely precise result is rounded to the target-format precision.
- The rounded result is returned. If this result has redundant forms, the result of the form that is closest to the ideal exponent is returned.
- FPRF is set to indicate the class and sign of the result (± Normal number, ± Subnormal Number, or ± Zero)

5.5.10.5 Inexact Exception

Definition

Except for Round to FP Integer Without Inexact, the following describes the handling of the IEEE inexact exception condition. The Round to FP Integer Without Inexact does not recognize an inexact exception condition

An Inexact Exception occurs when either of two conditions occur during rounding:

- The delivered result differs from what would have been computed were both the precision and exponent range unbounded.
- The rounded result overflows and Overflow Exception is disabled.

Action

The action to be taken does not depend on the setting of the Inexact Exception Enable bit of the FPSCR.

When Inexact Exception occurs, the following actions are taken:

1. Inexact Exception is set

 $XX \leftarrow 1$

- The rounded or overflowed result is placed into the target FPR
- FPRF is set to indicate the class and sign of the result

Programming Note

In some implementations, enabling Inexact Exceptions may degrade performance more than does enabling other types of floating-point exception.

5.5.11 Summary of Normal Rounding And Range Actions

Figure 76 and Figure 77 summarize rounding and range actions, with the following exceptions:

- The *Reround* operation recognizes neither an underflow nor an overflow exception.
- The Round to FP Integer Without Inexact operation does not recognize the inexact operation exception.

			Result (r) when Rounding Mode Is							
Rang	ge of v	Case	RNE	RNTZ	RNAZ	RAFZ	RTMI	RFSP	RTPI	RTZ
	;, q < -Nmax	Overflow	-∞1	-∞1	_∞1	_∞1	-∞1	-Nmax	-Nmax	-Nmax
v < -Nmax, q = -Nmax		Normal	-Nmax	-Nmax	-Nmax	_	_	-Nmax	-Nmax	-Nmax
-Nmax ≤	v ≤ -Nmin	Normal	b	b	b	b	b	b	b	b
-Nmin <	v ≤ -Dmin	Tiny	b*	b*	b*	b*	b*	b*	b	b
-Dmin < \	/ < -Dmin/2	Tiny	-Dmin	-Dmin	-Dmi n	-Dmi n	-Dmin	-Dmin	-0	-0
v = -l	Dmin/2	Tiny	-0	-0	-Dmi n	-Dmi n	-Dmin	-Dmi n	-0	-0
	2 < v < 0	Tiny	-0	-0	-0	-Dmi n	-Dmi n	-Dmi n	-0	-0
V	= 0	EZD	+0	+0	+0	+0	-0	+0	+0	+0
0 < v <	+Dmin/2	Tiny	+0	+0	+0	+Dmi n	+0	+Dmi n	+Dmi n	+0
V = +	Dmin/2	Tiny	+0	+0	+Dmi n	+Dmi n	+0	+Dmi n	+Dmi n	+0
+Dmin/2 <	< v < +Dmin	Tiny	+Dmin	+Dmi n	+Dmi n	+Dmi n	+0	+Dmi n	+Dmin	+0
+Dmin ≤	v < +Nmin	Tiny	b*	b*	b*	b*	b	b*	b*	b
+Nmin ≤	v ≤ +Nmax	Normal	b	b	b	b	b	b	b	b
+Nmax < v	, q = +Nmax	Normal	+Nmax	+Nmax	+Nmax	-	+Nmax	+Nmax	ı	+Nmax
+Nmax < v	, q > +Nmax	Overflow	+∞1	+∞1	+∞1	+∞1	+Nmax	+Nmax	+∞1	+Nmax
Explanation:							•			•
_	This situation can	not occur.								
1	The normal result	r is consider	ed to have	e been inci	emented.					
*	The rounded value	e, in the extr	eme case,	may be N	min. In this	s case, the	exception	condition	s are unde	erflow,
	inexact, and incre	mented.								
b	The value derived	d when the pr	ecise resu	ılt v is rour	ided to the	destination	n's precisi	ion, includi	ng both bo	ounded
	precision and bou	ınded expone	ent range.							
q	The value derived	d when the pr	ecise resu	ılt v is rour	ded to the	destination	n's precisi	ion, but ass	suming an	
	unbounded expor	nent range.								
r	This is the returned									
V	Precise result bef data-format conve					on and an	unbounde	d exponent	t range. Fo	or
Dmin	Smallest (in magr	nitude) repres	sentable s	ubnormal r	number in	the target	format.			
EZD	The result r of the	exact-zero-c	difference	case appli	es only to	ADD and S	SUBTRAC	T with both	source of	perands
	having opposite s						erands ha	eve the san	ne sign, th	e sign of
Nimonu	the zero result is	_		-						
Nmax	Largest (in magni	, .			•	•				
Nmin	Smallest (in magr	, ,	sentable n	ormalized	number in	the target	iormat.			
RAFZ	Round away from		S							
RFSP	Round to Prepare									
RNAZ	Round to Nearest									
RNE	Round to Nearest	-								
RNTZ	Round to Nearest	•	I U.							
RTPI	Round toward +∞	-								
RTMI	Round toward -∞.									
RTZ	Round toward 0.									

Figure 76. Rounding and Range Actions (Part 1)

	ls r				Is r Incre-	ls q	Is q Incre-	
	inexact				mented	inexact	mented	
Case	(r≠v)	OE=1	UE=1	XE=1	(r > v)	(q≠v)	(v > v)	Returned Results and Status Setting*
Overflow	Yes ¹	No	_	No	No	_	_	$T(r)$, $0X\leftarrow 1$, $FI\leftarrow 1$, $FR\leftarrow 0$, $XX\leftarrow 1$
Overflow	Yes ¹	No	_	No	Yes	_	_	T(r), 0X←1, FI←1, FR←1, XX←1
Overflow	Yes ¹	No	_	Yes	No	_	_	T(r), 0X←1, FI←1, FR←0, XX←1, TX
Overflow	Yes ¹	No	_	Yes	Yes	_	_	T(r), 0X←1, FI←1, FR←1, XX←1, TX
Overflow	Yes ¹	Yes	_	_	_	No	No ¹	$Tw(q \div \beta)$, $0X \leftarrow 1$, $FI \leftarrow 0$, $FR \leftarrow 0$, TO
Overflow	Yes ¹	Yes	_	_	_	Yes	No	$Tw(q \div \beta)$, $0X \leftarrow 1$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$, TO
Overflow	Yes ¹	Yes	_	_	_	Yes	Yes	$Tw(q \div \beta)$, $0X \leftarrow 1$, $FI \leftarrow 1$, $FR \leftarrow 1$, $XX \leftarrow 1$, TO
Normal	No	_		_	_	_	_	T(r), FI←0, FR←0
Normal	Yes	_	_	No	No	_	_	T(r), FI←1, FR←0, XX←1
Normal	Yes	_	_	No	Yes	_	_	T(r), FI←1, FR←1, XX←1
Normal	Yes	_	_	Yes	No	_	_	T(r), FI←1, FR←0, XX←1, TX
Normal	Yes	_	_	Yes	Yes	_	_	T(r), FI←1, FR←1, XX←1, TX
Tiny	No	_	No	_	_	_	_	T(r), FI←0, FR←0
Tiny	No	_	Yes	_	_	No ¹	No ¹	Tw(qxβ), UX←1, FI←0, FR← 0, TU
Tiny	Yes	_	No	No	No	_	_	T(r), UX←1, FI←1, FR←0, XX←1
Tiny	Yes	_	No	No	Yes	_	_	T(r), UX←1, FI←1, FR←1, XX←1
Tiny	Yes	_	No	Yes	No	_	_	T(r), UX←1, FI←1, FR←0, XX←1, TX
Tiny	Yes	_	No	Yes	Yes	_	_	$T(r)$, $UX\leftarrow 1$, $FI\leftarrow 1$, $FR\leftarrow 1$, $XX\leftarrow 1$, TX
Tiny	Yes	_	Yes	_	_	No	No ¹	Tw(qxβ), UX←1, FI←0, FR←0, TU
Tiny	Yes	_	Yes	_	_	Yes	No	$Tw(qx\beta)$, $UX\leftarrow 1$, $FI\leftarrow 1$, $FR\leftarrow 0$, $XX\leftarrow 1$, TU
Tiny	Yes	_	Yes	_	1	Yes	Yes	Tw(qx β), UX \leftarrow 1, FI \leftarrow 1, FR \leftarrow 1, XX \leftarrow 1, TU

Explanation:

- The results do not depend on this condition.
- 1 This condition is true by virtue of the state of some condition to the left of this column.
- * Rounding sets only FI and FR. Setting of 0X, XX, or UX is part of the exception actions. They are listed here for reference.
- Wrap adjust, which depends on the type of operation and operand format. For all operations except *Round to DFP* Short and *Round to DFP Long*, the wrap adjust depends on the target format: $\beta = 10^{\alpha}$, where α is 576 for DFP Long, and 9216 for DFP Extended. For *Round to DFP Short* and *Round to DFP Long*, the wrap adjust depends on the source format: $\beta = 10^{\kappa}$ where κ is 192 for DFP Long and 3072 for DFP Extended.
- q The value derived when the precise result v is rounded to destination's precision, but assuming an unbounded exponent range.
- r The result as defined in Part 1 of this figure.
- v Precise result before rounding, assuming unbounded precision and unbounded exponent range.
- FI Floating-Point-Fraction-Inexact status flag, FI. This status flag is non-sticky.
- FR Floating-Point-Fraction-Rounded status flag, FR.
- 0X Floating-Point Overflow Exception status flag, 0X.
- To The system floating-point enabled exception error handler is invoked for the overflow exception if FE0 and FE1 are set to any mode other than the ignore-exception mode.
- TU The system floating-point enabled exception error handler is invoked for the underflow exception if FE0 and FE1 are set to any mode other than the ignore-exception mode.
- TX The system floating-point enabled exception error handler is invoked for the inexact exception if FE0 and FE1 are set to any mode other than the ignore-exception mode.
- T(x) The value x is placed at the target operand location.
- Tw(x) The wrapped rounded result x is placed at the target operand location. For all operations except data format conversions, the wrapped rounded result is in the same format and length as normal results at the target location. For data format conversions, the wrapped rounded result is in the same format and length as the source, but rounded to the target-format precision.
 - UX Floating-Point-Underflow-Exception status bit.
- Float-Point Inexact exception status bit. The flag is a sticky version of FI. When FI is set to a new value, the new value of XX is set to the result of ORing the old value of XX with the new value of FI.

Figure 77. Rounding and Range Actions (Part 2)

5.6 DFP Instruction Descriptions

The following sections describe the DFP instructions. When a 128-bit operand is used, it is held in a FPR pair and the instruction mnemonic uses a letter "q" to mean the quad-precision operation. Note that in the following descriptions, FRXp denotes a FPR pair and must address an even-odd pair. If the FRXp field specifies an odd-numbered register, then the instruction form is invalid. The notation FRX[p] means either a FPR, FRX, or a FPR pair, FRXp.

For DFP instructions, if a DFP operand is returned, the trailing significand field of the target operand is encoded using preferred DPD codes.

5.6.1 DFP Arithmetic Instructions

All DFP arithmetic instructions are X-form instructions. They all set the FI and FR status flags, and also set the FPRF field. Furthermore, they all have an ideal exponent assigned and employ the record bit (Rc).

The arithmetic instructions consist of Add, Divide, Multiply, and Subtract.

DFP Add X-form

(Rc=1)

59	FRT	FRA	FRB	2	Ro
0	6	11	16	21	31

DFP Add Quad X-form

daddq daddq.	F F		(Rc=	,		
63	FRTp	FRAp	FRBp		2	Ro
0	6	11	16	21		31

The DFP operand in FRA[p] is added to the DFP operand in FRB[p].

The result is rounded to the target-format precision under control of DRN (bits 29:31 of the FPSCR). An appropriate form of the rounded result is selected based on the ideal exponent and is placed in FRT[p]. The ideal exponent is the smaller exponent of the two source operands.

Figure 78 summarizes the actions for Add. Figure 78 does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation exception, in which case the field remains unchanged.

dadd[g][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXISI CR1 (if Rc=1)

DFP Subtract X-form

dsub dsub.		FRT,FRA,F FRT,FRA,F			(Rc=0) (Rc=1)
59	FRT	FRA	FRB	514 21	Rc 31

DFP Subtract Quad X-form

dsubq dsubq.		RTp,FRAp RTp,FRAp			(Rc=0) (Rc=1)		
63	FRTp	FRAp	FRBp	514	Ro		
0	6	11	16	21	31		

The DFP operand in FRB[p] is subtracted from the DFP operand in FRA[p].

The result is rounded to the target-format precision under control of DRN (bits 29:31 of the FPSCR). An appropriate form of the rounded result is selected based on the ideal exponent and is placed in FRT[p]. The ideal exponent is the smaller exponent of the two source operands.

The execution of Subtract is identical to that of Add, except that the operand in FRB participates in the operation with its sign bit inverted. See Figure 78. The table does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation exception, in which case the field remains unchanged.

dsub[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

FPRF FR FI FX OX UX XX VXSNAN VXISI CR1 (if Rc=1)

Operand a	Actions for Add (a + b) when operand b in FRB[p] is							
in FRA[p] is	-∞	F	+∞	QNaN	SNaN			
-∞	T(-dINF)	T(-dINF)	VXISI: T(dNaN)	P(b)	VXSNAN: U(b)			
F	T(-dINF)	S(a+b)	T(+dINF)	P(b)	VXSNAN: U(b)			
+∞	VXISI: T(dNaN)	T(+dINF)	T(+dINF)	P(b)	VXSNAN: U(b)			
QNaN	P(a)	P(a)	P(a)	P(a)	VXSNAN: U(b)			
SNaN	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)			
Explanation:								
a+b			target-format precis	sion and returned in	the appropriate			
	•	on 5.5.11 on page 2	07)					
+dI NF	Default plus infinity							
- dINF	Default minus infini	ty.						
dNaN	Default quiet NaN.							
F	All finite numbers, i	ncluding zeros.						
P(x)	The QNaN of opera	and x is propagated	and placed in FRT[p]].				
S(x)								
T(x)	The value x is place	ed in FRT[p].						
U(x)	The SNaN of opera	and x is converted to	the corresponding (QNaN and placed in	FRT[p].			
VXI SI :		Floating-Point Invalid Operation (Infinity - Infinity) exception occurs. The result is produced only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on						
VXSNAN:			l) exception occurs. 5.5.10.1 "Invalid O					

Figure 78. Actions: Add

DFP Multiply X-form

dmul dmul.		FRT,FRA,F FRT,FRA,F			(Rc=0) (Rc=1)
59	FRT	FRA	FRB	34	Ro
0	6	11	16	21	31

DFP Multiply Quad X-form

dmulq dmulq.			RTp,FRAp RTp,FRAp	-		(Rc=0) (Rc=1)
	63	FRTp	FRAp	FRBp	34	Ro
	0	6	11	16	21	31

The DFP operand in FRA[p] is multiplied by the DFP operand in FRB[p].

The result is rounded to the target-format precision under control of DRN (bits 29:31 of the FPSCR). An appropriate form of the rounded result is selected based on the ideal exponent and is placed in FRT[p]. The ideal exponent is the sum of the two exponents of the source operands.

Figure 79 summarizes the actions for Multiply. Figure 79 does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation exception, in which case the field remains unchanged.

dmul[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

Operand a	Actions for Multiply (a*b) when operand b in FRB[p] is								
in FRA[p] is	0	Fn	∞	QNaN	SNaN				
0	S(a x b)	S(a × b)	VXIMZ: T(dNaN)	P(b)	VXSNAN: U(b)				
Fn	S(a × b)	S(a × b)	S(dINF)	P(b)	VXSNAN: U(b)				
∞	VXIMZ: T(dNaN)	S(dINF)	S(dINF)	P(b)	VXSNAN: U(b)				
QNaN	P(a)	P(a)	P(a)	P(a)	VXSNAN: U(b)				
SNaN	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)				

Explanation:

$a \times b$	The value a multiplied by b, rounded to the target-format precision and returned in the appropriate
	form. (See Section 5.5.11 on page 207)

dI NF	Default infinity.

dNaN Default quiet NaN.

Fn Finite nonzero number (includes both normal and subnormal numbers).

P(x) The QNaN of operand x is propagated and placed in FRT[p].

S(x) The value x is placed in FRT[p] with the sign set to the exclusive-OR of the source-operand signs.

T(x) The value x is placed in FRT[p].

U(x) The SNaN of operand x is converted to the corresponding QNaN and placed in FRT[p].

VXI MZ: Floating-Point Invalid Operation (Infinity × Zero) exception occurs. The result is produced only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)

Floating-Point Invalid Operation (SNaN) exception occurs. The result is produced only when the

exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)

Figure 79. Actions: Multiply

VXSNAN:

DFP Divide X-form

ddiv FRT,FRA, ddiv. FRT,FRA,						(Rc=0) (Rc=1)
	59	FRT	FRA	FRB	546	Rc
	0	6	11	16	21	31

DFP Divide Quad X-form

ddivq ddivq.			RTp,FRAp RTp,FRAp		(Rc=0) (Rc=1)	
	63	FRTp	FRAp	FRBp	546	Ro
	0	6	11	16	21	31

The DFP operand in FRA[p] is divided by the DFP operand in FRB[p].

The result is rounded to the target-format precision under control of the DRN (bits 29:31 of the FPSCR). An appropriate form of the rounded result is selected based on the ideal exponent and is placed in FRT[p]. The ideal exponent is the difference of subtracting the exponent of the dividend.

Figure 80 summarizes the actions for Divide. Figure 80 does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation and enabled zero-divide exceptions, in which cases the field remains unchanged.

ddiv[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

FPRF FR FI
FX 0X UX ZX XX
VXSNAN VXI DI VXZDZ
CR1 (if Rc=1)

Operand a	Actions for Divide (a ÷ b) when operand b in FRB[p] is								
in FRA[p] is	0	Fn	∞	QNaN	SNaN				
0	VXZDZ: T(dNaN)	S(a÷b)	S(zt)	P(b)	VXSNAN: U(b)				
Fn	Zx: S(dINF)	S(a÷b)	S(zt)	P(b)	VXSNAN: U(b)				
∞	S(dINF)	S(dINF)	VXIDI: T(dNaN)	P(b)	VXSNAN: U(b)				
QNaN	P(a)	P(a)	P(a)	P(a)	VXSNAN: U(b)				
SNaN	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)				
Explanation:	•		•		•				

QNaN	P(a)	P(a)	P(a)	P(a)	VXSNAN: U(b)	
SNaN	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	
Explanation:						
a÷b		by b, rounded to the on 5.5.11 on page 20	e target-format precis	sion and returned in	the appropriate	
dI NF	Default infinity.					
dNaN	Default quiet NaN.					
Fn	Finite nonzero num	ber (includes both n	ormal and subnorma	al numbers).		
P(x)	The QNaN of opera	and x is propagated a	and placed in FRT[p]			
S(x)	The value x is place	ed in FRT[p] with the	sign set to the exclu	sive-OR of the sour	ce-operand signs.	
T(x)	The value x is place	ed in FRT[p].				
U(x)	The SNaN of opera	and x is converted to	the corresponding C	NaN and placed in	FRT[p].	
VXI DI :	· · · · · · · · · · · · · · · · · · ·					
VXSNAN:	J) exception occurs. 7 .5.10.1 "Invalid Op		,	
VXZDZ:	Floating-Point Invalid Operation (Zero ÷ Zero) exception occurs. The result is produced only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)					
zt	True zero (zero sig	nificand and most ne	egative exponent).			
Zx		•	result is produced or ption" on page 204.)	•	on is disabled (See	

Figure 80. Actions: Divide

5.6.2 DFP Compare Instructions

The DFP compare instructions consist of the *Compare Ordered* and *Compare Unordered* instructions. The compare instructions do not provide the record bit.

The comparison sets the designated CR field to indicate the result. \mbox{FPCC} is set in the same way.

The codes in the CR field BF and FPCC are defined for the DFP compare operations as follows.

Bit Name Description

```
0 FL (FRA[p]) < (FRB[p])
1 FG (FRA[p]) > (FRB[p])
2 FE (FRA[p]) = (FRB[p])
3 FU (FRA[p]) ? (FRB[p])
```

DFP Compare Unordered X-form

dcmpu BF,FRA,FRB

59	BF	//	FRA	FRB	642	/
0	6	9	11	16	21	31

DFP Compare Unordered Quad X-form

dcmpuq BF,FRAp,FRBp

63	BF	//	FRAp	FRBp	642	/
0	6	9	11	16	21	31

The DFP operand in FRA[p] is compared to the DFP operand in FRB[p]. The result of the compare is placed into CR field BF and the FPCC.

dcmpu[q] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR field BF FPCC FX VXSNAN

Operand a in	Action	s for Compare Ur	nordered (a:b) whe	en operand b in FRE	B[p] is		
FRA[p] is	-∞	F	+∞	QNaN	SNaN		
-∞	AeqB	AI tB	AI tB	AuoB	Fu, VXSNAN		
F	AgtB	C(a:b)	AI tB	AuoB	Fu, VXSNAN		
+∞	AgtB	AgtB	AeqB	AuoB	Fu, VXSNAN		
QNaN	AuoB	AuoB	AuoB	AuoB	Fu, VXSNAN		
SNaN	Fu, VXSNAN	Fu, VXSNAN	Fu, VXSNAN	Fu, VXSNAN	Fu, VXSNAN		
Explanation:							
C(a:b)	Algebraic comparis	son. See the table	below.				
F	All finite numbers,	including zeros.					
AeqB	CR field BF and FP0	CC are set to 0b0010					
AgtB	CR field BF and FPCC are set to 0b0100.						
AI tB	CR field BF and FPCC are set to 0b1000.						
AuoB	CR field BF and FP0	CC are set to 0b0001					
VXSNAN		lid Operation (SNa otion" on page 203.	N) exception occurs	s. (See Section 5.5.	10.1 "Invalid		

Relation of Value a to Value b	Action for C(a: b)
a = b	AeqB
a < b	AI tB
a > b	AgtB

Figure 81. Actions: Compare Unordered

DFP Compare Ordered X-form

dcmpo BF,FRA,FRB

59	BF	//	FRA	FRB	130	/
0	6	9	11	16	21	31

DFP Compare Ordered Quad X-form

BF,FRAp,FRBp dcmpoq

63	BF	//	FRAp	FRBp	130	/
0	6	9	11	16	21	31

The DFP operand in FRA[p] is compared to the DFP operand in FRB[p]. The result of the compare is placed into CR field BF and the FPCC.

dcmpo[q] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR field BF

FPCC

FX VXSNAN VXVC

Operand a in	Actio	ons for Compare o	ordered (a: b) wher	operand b in FRB[[p] is		
FRA[p] is		F	+∞	QNaN	SNaN		
-∞	AeqB	AI tB	AI tB	AuoB, VXVC	AuoB, VXSV		
F	AgtB	C(a:b)	AI tB	AuoB, VXVC	AuoB, VXSV		
+∞	AgtB	AgtB	AeqB	AuoB, VXVC	AuoB, VXSV		
QNaN	AuoB, VXVC	AuoB, VXVC	AuoB, VXVC	AuoB, VXVC	AuoB, VXSV		
SNaN	AuoB, VXSV	AuoB, VXSV	AuoB, VXSV	AuoB, VXSV	AuoB, VXSV		
Explanation:							
C(a:b)	Algebraic compari	son. See the table b	pelow				
F	All finite numbers,	including zeros					
AeqB	CR field BF and FP	CC are set to 0b0010					
AgtB	CR field BF and FP	CC are set to 0b0100	•				
AI tB	CR field BF and FP	CC are set to 0b1000	•				
AuoB	CR field BF and FP	CC are set to 0b0001	•				
VXSV	Floating-Point Invalid Operation (SNaN) exception occurs. Additionally, if the exception is disabled (VE=0), then VXVC is also set to one. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)						
VXVC	•	alid Operation (Inval on Exception" on pa	. , ,	tion occurs. (See S	ection 5.5.10.1		

Relation of Value a to Value b	Action for C(a: b)
a = b	AeqB
a < b	AI tB
a > b	AgtB

Figure 82. Actions: Compare Ordered

5.6.3 DFP Test Instructions

The DFP test instructions consist of the *Test Data Class*, *Test Data Group*, *Test Exponent*, and *Test Significance* instructions, and they do not provide the record bit.

The test instructions set the designated CR field to indicate the result. The FPSCR_{FPCC} is set in the same way.

DFP Test Data Class Z22-form

dtstdc BF				BF,FRA,DC	M		
Ī	59	BF	//	FRA	DCM	194	/
	0	6	9	11	16	22	31

DFP Test Data Class Quad Z22-form

dtstdcq B				BF,FRAp,D	CM		
	63	BF	//	FRAp	DCM	194	/
	0	6	9	11	16	22	31

Let the DCM (Data Class Mask) field specify one or more of the 6 possible data classes, where each bit corresponds to a specific data class.

DCM Bit	Data Class
0	Zero
1	Subnormal
2	Normal
3	Infinity
4	Quiet NaN
5	Signaling NaN

CR field BF and FPCC are set to indicate the sign of the DFP operand in FRA[p] and whether the data class of the DFP operand in FRA[p] matches any of the data classes specified by DCM.

Field	Meaning
0000	Operand positive with no match
0010	Operand positive with match
1000	Operand negative with no match
1010	Operand negative with match

dtstdc[q] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR field BF FPCC

DFP Test Data Group Z22-form

dtstdg E				BF,FRA,DG	iM		
	59	BF	//	FRA	DGM	226	/
	0	6	9	11	16	22	31

DFP Test Data Group Quad Z22-form

ď	tstdgq		E	BF,FRAp,D	GM		
	63	BF	//	FRAp	DGM	226	/
0	1	6	9	11	16	22	31

Let the DGM (Data Group Mask) field specify one or more of the 6 possible data groups, where each bit corresponds to a specific data group.

The term extreme exponent means either the maximum exponent, $\rm X_{max},$ or the minimum exponent, $\rm X_{mi\,n}.$

DGM Bit Data Group

0	Zero with non-extreme exponent
1	Zero with extreme exponent
2	Subnormal or (Normal with extreme exponent)
3	Normal with non-extreme exponent and leftmost zero digit in significand
4	Normal with non-extreme exponent and leftmost nonzero digit in significand
5	Special symbol (Infinity, QNaN, or SNaN)

CR field BF and FPCC are set to indicate the sign of the DFP operand in FRA[p] and whether the data group of the DFP operand in FRA[p] matches any of the data groups specified by DGM.

Field	Meaning
0000	Operand positive with no match
0010	Operand positive with match
1000	Operand negative with no match
1010	Operand negative with match

dtstdg[q] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR field BF FPCC

DFP Test Exponent X-form

dtstex BF,FRA,FRB

	59	BF	//	FRA	FRB	162	/
0		6	9	11	16	21	31

DFP Test Exponent Quad X-form

BF,FRAp,FRBp dtstexq

ſ	63	BF	//	FRAp	FRBp	162	/
l	0	6	9	11	16	21	31

The exponent value (Ea) of the DFP operand in FRA[p] is compared to the exponent value (Eb) of the DFP operand in FRB[p]. The result of the compare is placed into CR field BF and the FPCC

The codes in the CR field BF and FPCC are defined for the DFP Test Exponent operations as follows.

Bit	Description
0	Ea < Eb
1	Ea > Eb
2	Ea = Eb
3	Ea ? Eb

Special Registers Altered:

CR field BF **FPCC**

Operand a in	Actions for Test Exponent (Ea: Eb) when operand b in FRB[p]						
FRA[p] is	F	8	QNaN	SNaN			
F	C(Ea: Eb)	AuoB	AuoB	AuoB			
∞	AuoB	AeqB	AuoB	AuoB			
QNaN	AuoB	AuoB	AeqB	AeqB			
SNaN	AuoB	AuoB	AeqB	AeqB			
Explanation:							
C(Ea: Eb)	Algebraic comparis	son. See the table	below.				
F	All finite numbers,	including zeros					
AeqB	CR field BF and FP	CC are set to 0b0010.					
AgtB	CR field BF and FPCC are set to 0b0100.						
AI tB	CR field BF and FPCC are set to 0b1000.						
AuoB	CR field BF and FP	CC are set to 0b0001.					

Relation of Value Ea to Value Eb	Action for C(Ea: Eb)
Ea = Eb	AeqB
Ea < Eb	Al tB
Ea > Eb	AgtB

Figure 83. Actions: Test Exponent

DFP Test Significance X-form

dtstsf BF,FRA,FRB

59	BF	//	FRA	FRB	674	/
0	6	9	11	16	21	31

DFP Test Significance Quad X-form

BF,FRA,FRBp dtstsfq

63	BF	//	FRA	FRBp	674	/
0	6	9	11	16	21	31

Let k be the contents of bits 58:63 of FPR[FRA] that specifies the reference significance.

For dtstsf, let the value NSDb be the number of significant digits of the DFP value in FPR[FRB].

For dtstsfq, let the value NSDb be the number of significant digits of the DFP value in FPR[FRBp: FRBp+1].

For this instruction, the number of significant digits of the value 0 is considered to be zero.

NSDb is compared to k. The result of the compare is placed into CR field BF and the FPCC as follows.

Bit	Description
0	$k \neq 0$ and $k < NSDb$
1	$k \neq 0$ and $k > NSDb$, or $k = 0$
2	$k \neq 0$ and $k = NSDb$
3	k ? NSDb

dtstsf[q] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR field BF **FPCC**

Actions for Test Significance when the operand in VSR[FRB] or VSR[FRBp:FRBp+1] is							
F	∞	QNaN	SNaN				
C(UIM: NSDb)	AuoB	AuoB	AuoB				
Explanation:							
C(k: NSDb)	Algebraic comparison. See the table below.						
F	All finite num	bers, includi	ng zeros.				
AeqB	CR field BF ar	nd FPCC are s	et to 0b0010.				
AgtB	CR field BF ar	nd FPCC are s	et to 0b0100.				
AI tB	CR field BF ar	nd FPCC are s	et to 0b1000.				
AuoB	CR field BF ar	nd FPCC are s	et to 0b0001.				

Relation of Value NSDb to Value k	Action for C(k:NSDb)
$k \neq 0$ and $k = NSDb$	AeqB
$k \neq 0$ and $k < NSDb$	AI tB
$k \neq 0$ and $k > NSDb$, or $k = 0$	AgtB

Figure 84. Actions: Test Significance

Programming Note -

The reference significance can be loaded into a FPR using a Load Float as Integer Word Algebraic instruction

DFP Test Significance Immediate X-form

dtstsfi BF,UIM,FRB

59	BF	/	UIM	FRB	675	/
0	6	9	10	16	21	31

DFP Test Significance Immediate Quad X-form

BF,UIM,FRBp dtstsfiq

63	BF	/	UIM	FRBp	675	/
0	6	9	10	16	21	31

Let the value UIM specify the reference significance.

For dtstsfi, let the value NSDb be the number of significant digits of the DFP value in FPR[FRB].

For dtstsfig, let the value NSDb be the number of significant digits of the DFP value in FPR[FRBp: FRBp+1].

For this instruction, the number of significant digits of the value 0 is considered to be zero.

NSDb is compared to UIM. The result of the compare is placed into CR field BF and the FPCC as follows.

Bit	Description
0	$UIM \neq 0$ and $UIM < NSDb$
1	$UIM \neq 0$ and $UIM > NSDb$, or $UIM = 0$
2	$UIM \neq 0$ and $UIM = NSDb$
3	UIM ? NSDb

dtstsfi[q] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR field BF **FPCC**

Actions for Test Significance when the operand in VSR[FRB] or VSR[FRBp:FRBp+1] is									
F ∞ QNaN SNaN									
C(UIM: NSDb)	AuoB	AuoB	AuoB						
Explanation:									
C(UIM: NSDb)	Algebraic com below.	nparison. See	the table						
F	All finite numb	ers, including	zeros.						
AeqB	CR field BF and	d FPCC are set	to 0b0010.						
AgtB CR field BF and FPCC are set to 0b0100.									
AI tB	Al tB CR field BF and FPCC are set to 0b1000.								
AuoB CR field BF and FPCC are set to 0b0001.									

Relation of Value NSDb to Value UIM	Action for C(UIM:NSDb)
UI M≠0 and UI M = NSDb	AeqB
UI M≠0 and UI M < NSDb	AI tB
UI M \neq 0 and UI M > NSDb, or UI M = 0	AgtB

Figure 85. Actions: Test Significance

5.6.4 DFP Quantum Adjustment Instructions

The Quantum Adjustment operations consist of the Quantize, Quantize Immediate, Reround, and Round To FP Integer operations.

The *Quantum Adjustment* instructions are Z23-form instructions and have an immediate RMC (Rounding-Mode-Control) field, which specifies the rounding mode used. For *Quantize*, *Quantize Immediate*, and *Reround*, the RMC field contains the primary encoding. For *Round to FP Integer*, the field contains either primary or secondary encoding, depending on the setting of a RMC-encoding-selection bit. See Section 5.5.2 "Rounding Mode Specification" on page 199 for the definition of RMC encoding.

All *Quantum Adjustment* instructions set the FI and FR status flags, and also set the FPRF field. The record bit is provided to each of these instructions. They return the target operand in a form with the ideal exponent.

DFP Quantize Immediate Z23-form

dqu dqu			TE,FRT,FR TE,FRT,FR	,			(Rc=0) (Rc=1)
0	59	FRT	TE	FRB	RMC 21	67 23	Rc 31

DFP Quantize Immediate Quad Z23-form

مندند

dquaiq.	dquaiq.	ו ד		(RC=0) (RC=1)			
	63	FRTp	TE	FRBp	RMC	67	Ro
	0	6	11	16	21	23	31

TE EDTS EDDS DMC

The DFP operand in FRB[p] is converted and rounded to the form with the exponent specified by TE based on the rounding mode specified in the RMC field. TE is a 5-bit signed binary integer. The result of that form is placed in FRT[p]. The sign of the result is the same as the sign of the operand in FRB[p]. The ideal exponent is the exponent specified by TE.

When the value of the operand in FRB[p] is greater than (10^p-1) % 10^{TE} , where p is the format precision, an invalid operation exception is recognized.

When the delivered result differs in value from the operand in FRB[p], an inexact exception is recognized. No underflow exception is recognized by this operation, regardless of the value of the operand in FRB[p].

FPRF is always set to the class and sign of the result, except for an enabled invalid-operation exception, in which case the field remains unchanged.

dqual[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

FPRF FR FI
FX XX
VXSNAN VXCVI
CR1 (if Rc=1)

Programming Note -

DFP Quantize Immediate can be used to adjust values to a form having the specified exponent in the range -16 to 15. If the adjustment requires the significand to be shifted left, then:

- if the result would cause overflow from the most significant digit, the result is a default QNaN.;
- otherwise the result is the adjusted value (left shifted with matching exponent).

If the adjustment requires the significand to be shifted right, the result is rounded based on the value of the RMC field.

DFP Quantize Immediate can round a value to a specific number of fractional digits. Consider the computation of sales tax. Values expressed in U.S. dollars have 2 fractional digits, and sales tax rates typically have 3 fractional digits. The product of value and rate will yield 5 fractional digits. For example:

This result needs to be rounded to the penny to compute the correct tax of \$3.00.

The following sequence computes the sales tax assuming the pre-tax total is in FRA and the tax rate is in FRB. The DFP Quantize Immediate instruction rounds the product (FRA * FRB) to 2 fractional digits (TE = -2) using Round to nearest, ties away from 0 (RMC = 2). The quantized and rounded result is placed in FRT.

```
dmul f0,FRA,FRB
dquai -2,FRT,f0,2
```

DFP Quantize Z23-form

				 	,	
dqua.	F	RT,FRA,F	RB,RMC		(Rc=1)	
dqua	F	RT,FRA,F	RB,RMC		(Rc=0)	

59	FRT	FRA	FRB	RMC	3	Ro
0	6	11	16	21	23	31

DFP Quantize Quad Z23-form

dquaq dquaq.		RTp,FRAp RTp,FRAp				(RC=	,
63	FRTp	FRAp	FRBp	RMC		3	Ro
0	6	11	16	21	23		31

The DFP operand in register FRB[p] is converted and rounded to the form with the same exponent as that of the DFP operand in FRA[p] based on the rounding mode specified by RMC. The result of that form is placed in FRT[p]. The sign of the result is the same as the sign of the operand in FRB[p]. The ideal exponent is the exponent specified in FRA[p].

When the value of the operand in FRB[p] is greater than (10^p-1) x 10^{Ea} , where p is the format precision and Ea is the exponent of the operand in FRA[p], an invalid operation exception is recognized.

When the delivered result differs in value from the operand in FRB[p], an inexact exception is recognized. No underflow exception is recognized by this operation, regardless of the value of the operand in FRB[p].

Figure 87 and Figure 88 summarize the actions. The tables do not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation exception, in which case the field remains unchanged.

dqua[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Register Altered:

Programming Note -

DFP Quantize can be used to adjust one DFP value (FRB[p]) to a form having the same exponent as a second DFP value (FRA[p]). If the adjustment requires the significand to be shifted left, then:

- if the result would cause overflow from the most significant digit, the result is a default QNaN.:
- otherwise the result is the adjusted value (left shifted with matching exponent).

If the adjustment requires the significand to be shifted right, the result is rounded based on the value of RMC. Figure 86 shows examples of these adjustments.

FRA	FRB	FRT when RMC=1	FRT when RMC=2
1 (1 x 10 ⁰)	9. (9 x 10 ⁰)	9 (9 x 10 ⁰)	9 (9 x 10 ⁰)
1.00 (100 x 10 ⁻²)	9. (9 x 10 ⁰)	9.00 (900 x 10 ⁻²)	9.00 (900 x 10 ⁻²)
1 (1 x 10 ⁰)	49. 1234 (491234 x 10 ⁻⁴)	49 (49 x 10 ⁰)	49 (49 x 10 ⁰)
1.00 (100 x 10 ⁻²)	49. 1234 (491234 x 10 ⁻⁴)	49. 12 (4912 x 10 ⁻²)	49. 12 (4912 x 10 ⁻²)
1 (1 x 10 ⁰)	49. 9876 (499876 x 10 ⁻⁴)	49 (49 x 10 ⁰)	50 (50 x 10 ⁰)
1.00 (100 x 10 ⁻²)	49. 9876 (499876 x 10 ⁻⁴)	49. 98 (4998 x 10 ⁻²)	49. 99 (4999 x 10 ⁻²)
0.01 (1 x 10 ⁻²)	49. 9876 (499876 x 10 ⁻⁴)	49. 98 (4998 x 10 ⁻²)	49. 99 (4999 x 10 ⁻²)
1 (1 x 10 ⁰)	999999999999999999 (99999999999999999 x 10 ⁰)	999999999999999999 (99999999999999999 x 10 ⁰)	999999999999999999 (99999999999999999 x 10 ⁰)
1.0 (10 x 10 ⁻¹)	999999999999999999 (99999999999999999 x 10 ⁰)	QNaN	QNaN

Figure 86. DFP Quantize examples

Operand a		Actions for Qua	ntize when operand	b in FRB[p] is					
in FRA[p] is	0	Fn	∞	QNaN	SNaN				
0	*	*	VXCVI: T(dNaN)	P(b)	VXSNAN: U(b)				
Fn	*	*	VXCVI: T(dNaN)	P(b)	VXSNAN: U(b)				
•	VXCVI: T(dNaN)	VXCVI: T(dNaN)	T(dINF)	P(b)	VXSNAN: U(b)				
QNaN	P(a)	P(a)	P(a)	P(a)	VXSNAN: U(b)				
SNaN	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)	VXSNAN: U(a)				
Explanation:									
*	See next table.								
dI NF	Default infinity								
dNaN	Default quiet NaN								
Fn	Finite nonzero num	bers (includes both s	ubnormal and norma	I numbers)					
P(x)	The QNaN of opera	nd x is propagated a	nd placed in FRT[p]						
T(x)	The value x is place	ed in FRT[p]							
U(x)	The SNaN of opera	nd x is converted to t	the corresponding QN	NaN and placed in F	RT[p].				
VXCVI:									
VXSNAN:	•		exception occurs. Th	•	•				

Figure 87. Actions (part 1) Quantize

	Actions for Quantize when operand b in FRB[p] is					
		0	Fn			
Te < Se	$V_b > (10^p - 1) \times 10^{Te}$	E(0)	VXCVI: T(dNaN)			
	$V_{b} \le (10^{p} - 1) \times 10^{Te}$	E(0)	L(b)			
Te = Se		E(0)	W(b)			
Te > Se		E(0)	QR(b)			
Explanation	n:					
dNaN	Default quiet NaN					
E(0)	The value of zero with the exponent value Te is placed in FRT[p].					
L(x)	The operand x is converted to the form with the exponent value Te.					
р	The precision of the format.					
QR(x)	The operand x is rounded to the result of the form with the exponent value Te based on the specified rounding mode. The result of that form is placed in FRT[p].					
Se	The exponent of the operand in FRB[p].					
Te	The target exponent; FRA[p] for dqua[q], or TE, a 5-bit signed binary integer for dquai[q].					
T(x)	The value x is placed in FRT[p].					
Vb	The value of the operand in FRB[p].					
W(x)	The value and the form of operand x is placed in FRT[p].					
VXCVI:	Floating-Point Invalid Operation (Invalid Conversion) exception occurs. The result is produced only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)					
- : 00	1 - 1 : (10) O1 :					

Figure 88. Actions (part2) Quantize

DFP Reround Z23-form

drrnd drrnd.		F		(Rc=0) (Rc=1)			
	59	FRT	FRA	FRB	RMC	35	Ro
	0	6	11	16	21	23	31

DFP Reround Quad Z23-form

drrndq FRTp,FRA,FRBp,RMC drrndq. FRTp,FRA,FRBp,RMC						(Rc=0) (Rc=1)		
63	FRTp 6	FRA 11	FRBp 16	RMC 21	23	35	Ro 31	

Let k be the contents of bits 58:63 of FRA that specifies the reference significance.

When the DFP operand in FRB[p] is a finite number, and if the reference significance is zero, or if the reference significance is nonzero and the number of significant digits of the source operand is less than or equal to the reference significance, then the value and the form of the source operand is placed in FRT[p]. If the reference significance is nonzero and the number of significant digits of the source operand is greater than the reference significance, then the source operand is converted and rounded to the number of significant digits specified in the reference significance based on the rounding mode specified in the RMC field. The result of the form with the specified number of significant digits is placed in FRT[p]. The sign of the result is the same as the sign of the operand in FRB[p].

For this instruction, the number of significant digits of the value 0 is considered to be zero. The ideal exponent is the greater value of the exponent of the operand in FRB[p] and the referenced exponent. The referenced exponent is the resultant exponent if the operand in FRB[p] would have been converted and rounded to the number of significant digits specified in the reference significance based on the rounding mode specified by RMC.

If the exponent of the rounded result of the form that has the specified number of significant digits would be greater than X_{max} , an invalid operation exception (VXCVI) occurs. When the invalid-operation exception occurs, and if the exception is disabled, a default QNaN is returned. When an invalid-operation exception occurs, no inexact exception is recognized.

In the absence of an invalid-operation exception, if the result differs in value from the operand in FRB[p], an inexact exception is recognized.

This operation causes neither an overflow nor an underflow exception.

Figure 90 summarizes the actions for *Reround*. The table does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation exception, in which case the field remains unchanged.

drmd[*q*][.] are treated as *Floating-Point* instructions in terms of resource availability.

Special Registers Altered:

Programming Note

DFP Reround can be used to adjust a DFP value (FRB[p]) to have no more than a specified number (FRA[p]58:63) of significant digits. The result (FRT[p]) is right-justified leaving the specified number of digits and rounded as specified by RMC. If rounding increases the number of significant digits, the result is adjusted again (the significand is shifted right 1 digit and the exponent is incremented by 1). Figure 89 has example results from DFP Reround for 1, 2, and 10 significant digits.

Programming Note

DFP Reround is primarily used to round a DFP value to a specific number of digits before conversion to string format for printing or display. Another use for DFP Reround is to obtain the effective exponent of the most significant digit by specifying a reference significance of 1. The exponent can be extracted and used to compute the number of significant digits or to left-justify a value.

For example, the following sequence computes the number of significant digits and returns it as an integer. FRB is the DFP value for which we want the number of significant digits; f13 contains the reference significance value 0x000000000000001; and r1 is the stack pointer, with free space for doublewords at offsets -8 and -16. These doublewords are used to transfer the biased exponents from the FPRs to GPRs for integer computation. R3 contains the result of E(reround(1, FRA)) - E(FRA) + 1, where E(x) represents the biased exponent of x.

```
f0,FRB
dxex
stfd
       f0,-16(r1)
drrnd f1,f13,FRB,1 # reround 1 digit toward 0
dxex
       f1,f1
stfd
       f1,-8(r1)
       r11,-16(r1)
lfd
       r3,-8(r1)
lfd
subf
       r3,r11,r3
addi
       r3,r3,1
```

Given the value 412.34 the result is $E(4 \times 102) - E(41234 \times 10-2) + 1 = (398+2) - (398-2) + 1 = 400 - 396 + 1 = 5$. Additional code is required to detect and handle special values like Subnormal, Infinity, and NAN.

FRA _{58:63} (binary)	FRB	FRT when RMC=1	FRT when RMC=2
1	0.41234 (41234 × 10 ⁻⁵)	0.4 (4 × 10 ⁻¹)	0.4 (4 × 10 ⁻¹)
1	4.1234 (41234 × 10 ⁻⁴)	4 (4 × 10 ⁰)	4 (4 × 10 ⁰)
1	41.234 (41234 × 10 ⁻³)	4 (4 × 10 ¹)	4 (4 × 10 ¹)
1	412.34 (41234 × 10 ⁻²)	$4 (4 \times 10^2)$	4 (4 × 10 ²)
2	0.491234 (491234 × 10 ⁻⁶)	0.49 (49 × 10 ⁻²)	0.49 (49 × 10 ⁻²)
2	0.499876 (499876 × 10 ⁻⁶)	0.49 (49 × 10 ⁻²)	0.50 (50 × 10 ⁻²)
2	0.999876 (999876 × 10 ⁻⁶)	0.99 (99 × 10 ⁻²)	1.0 (10 × 10 ⁻¹)
10	0.491234 (491234 × 10 ⁻⁶)	0.491234 (491234 × 10 ⁻⁶)	0.491234 (491234 × 10 ⁻⁶)
10	999.999 (999999 × 10 ⁻³)	999.999 (999999 × 10 ⁻³)	999.999 (999999 × 10 ⁻³)
10	99999999999999999999999999999999999999	9.99999999E+14 (9999999999 × 10 ⁵)	1.00000000E+15 (1000000000 × 10 ⁶)

Figure 89. DFP Reround examples

Programming Note

DFP Reround combined with DFP Quantize can be used to left justify a value (as needed by the frexp function). FRB is the DFP value for which we want to left justify; f13 contains the reference significance value 0x00000000000001; and r1 is the stack pointer, with free space for a doubleword at offset -8. This doubleword is used to transfer the biased exponents from the FPR to a GPR, for integer computation. The adjusted biased exponent (+ format precision - 1) is transferred back into an FPR so it can be inserted into the rerounded value. The adjusted rerounded value becomes the quantize reference value. The quantize instruction returns the left justified result in FRT.

```
drrnd f1,f13,FRB,1 # reround 1 digit toward 0
dxex
       f0,f1
       f0,-8(r1)
stfd
lfd
      r11, -8(r1)
addi
      r11,r11,15
                   # biased exp + precision - 1
lfd
      r11,-8(r1)
stfd
      f0,-8(r1)
diex
       f1,f0,f1
                   # adjust exponent
      FRT,f1,f0,1 # quantize to adjusted
dqua
                     exponent
```

		Actions for Reround when operand b in FRB[p] is						
	0*	Fn	∞	QNaN	SNaN			
k ≠ 0, k < m	-	RR(b) or VXCVI: T(dNaN)	T(dINF)	P(b)	VXSNAN: U(b)			
k ≠ 0, k = m	-	W(b)	T(dINF)	P(b)	VXSNAN: U(b)			
$k \neq 0$ and $k > m$, or $k = 0$	W(b)	W(b)	T(dINF)	P(b)	VXSNAN: U(b)			

Explanation:

- * The number of significant digits of the value 0 is considered to be zero for this instruction.
 - Not applicable.
- dI NF Default infinity.
- Fin Finite nonzero numbers (includes both subnormal and normal numbers).
- k Reference significance, which specifies the number of significant digits in the target operand.
- m Number of significant digits in the operand in FRB[p].
- P(x) The QNaN of operand x is propagated and placed in FRT[p].
- RR(x) The value x is rounded to the form that has the specified number of significant digits.
 - If $RR(x) \le (10^k-1) \times 10^{Xmax}$, then RR(x) is returned; otherwise an invalid-operation exception is recognized.
- T(x) The value x is placed in FRT[p].
- U(x) The SNaN of operand x is converted to the corresponding QNaN and placed in FRT[p].
- VXCVI Floating-Point Invalid Operation (Invalid Conversion) exception occurs. The result is produced
 - only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception"
 - on page 203.)
- VXSNAN: Floating-Point Invalid Operation (SNaN) exception occurs. The result is produced only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)
- W(x) The value and the form of x is placed in FRT[p].

Figure 90. Actions: Reround

DFP Round To FP Integer With Inexact Z23-form

drintx drintx.			R,FRT,FF	,				(RC=0) (RC=1)
	59	FRT	///	R	FRB	RMC	99	Ro
	0	6	11	15 1	16	21	23	31

DFP Round To FP Integer With Inexact Quad Z23-form

drintxq R,FRTp,FRBp,RMC drintxq. R,FRTp,FRBp,RMC				(Rc=0) (Rc=1)		
63	FRTp 6	/// 11	R FRB ₁		99	Rc 31

The DFP operand in FRB[p] is rounded to a floating-point integer and placed into FRT[p]. The sign of the result is the same as the sign of the operand in FRB[p]. The ideal exponent is the larger value of zero and the exponent of the operand in FRB[p].

The rounding mode used is specified by RMC. When the RMC-encoding-selection (R) bit is zero, RMC field contains the primary encoding; when the bit is one, the field contains the secondary encoding.

In addition to coercion of the converted value to fit the target format, the special rounding used by *Round To FP Integer* also coerces the target exponent to the ideal exponent.

When the operand in FRB[p] is a finite number and the exponent is less than zero, the operand is rounded to the result with an exponent of zero. When the exponent is greater than or equal to zero, the result is set to the numerical value and the form of the operand in FRB[p].

When the result differs in value from the operand in FRB[p], an inexact exception is recognized. No underflow exception is recognized by this operation, regardless of the value of the operand in FRB[p].

Figure 91 summarizes the actions for *Round To FP Integer With Inexact*. The table does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation, in which case the field remains unchanged.

drintx[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

FPRF FR FI
FX XX
VXSNAN
CR1 (if Rc=1)

Programming Note -

The DFP Round To FP Integer With Inexact and DFP Round To FP Integer With Inexact Quad instructions can be used to implement the decimal equivalent of the C99 rint function by specifying the primary RMC encoding for round according to DRN (R=0, RMC=11). The specification for rint requires the inexact exception be raised if detected.

Operand b	Is n not pre- cise (n ≠ b)	InvOp. Exception	Inexact Exception	Is n Incre- mented					
	, ,	Enabled	Enabled	(n > b)	Actions*				
-∞	No ¹	-	-	-	T(-dINF), FI←0, FR←0				
F	No	-	-	-	W(n), FI←0, FR←0				
F	Yes	-	No	No	W(n), FI←1, FR←0, XX←1				
F	Yes	•	No	Yes	W(n), FI←1, FR←1, XX←1				
F	Yes	-	Yes	No	$W(n)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$, TX				
F	Yes	-	Yes	Yes	W(n), FI←1, FR←1, XX←1, TX				
+∞	No ¹	-	-	-	T(+dINF), FI←0, FR←0				
QNaN	No ¹	-	-	-	P(b), FI←0, FR←0				
SNaN	No ¹	No	-	-	U(b), FI←0, FR←0, VXSNAN←1				
SNaN	No ¹	Yes	-	-	VXSNAN←1, TV				
Explanation:									
*	* Setting of XX and VXSNAN is part of the corresponding exception actions. Also, when an invalid-operation exception occurs, setting of FI and FR is part of the exception actions. (See the sections, "Inexact Exception" and "Invalid Operation Exception" for more details.)								
-	The actions do	not depend o	n this condition	٦.					
1	This condition	is true by virtu	e of the state of	of some condit	ion to the left of this column.				
dI NF	Default infinity								
F	All finite numb	ers, including a	zeros.						
FI	Floating-Point	Fraction Inexa	ct status bit.						
FR	Floating-Point	Fraction Roun	ded status bit.						
n		ved when the of the solution o	source operan	d, b, is rounde	d to an integer using the special rounding				
P(x)	The QNaN of	operand x is pr	opagated and	placed in FRT[p].				
T(x)	The value x is	placed in FRT[p].						
TV					r is invoked for the invalid operation excep- nore-exception mode.				
TX			abled exceptio de other than th		r is invoked for the inexact exception if FE0 eption mode.				

The SNaN of operand x is converted to the corresponding QNaN and placed in FRT[p].

The value x in the form of zero exponent or the source exponent is placed in FRT[p].

Figure 91. Actions: Round to FP Integer With Inexact

Floating-Point Inexact exception status bit.

U(x)

W(x)

 $\chi\chi$

DFP Round To FP Integer Without Inexact Z23-form

drintn drintn.			R,FRT,FRB,RMC R,FRT,FRB,RMC				(Rc=0) (Rc=1)		
	59	FRT	///	R	FRB	RMC	227	Ro	
	0	6	11	15 16		21 23		31	

DFP Round To FP Integer Without Inexact Quad Z23-form

drintnq drintnq		R,FRTp,FRBp,RMC R,FRTp,FRBp,RMC						(Rc (Rc	
0	3	FRTp 6	l	R 15	FRBp 16	RMC 21	23 23	227	Ro 31

This operation is the same as the Round To FP Integer With Inexact operation, except that this operation does not recognize an inexact exception.

Figure 92 summarizes the actions for Round To FP Integer Without Inexact. The table does not include the setting of FPRF. FPRF is always set to the class and sign of the result, except for an enabled invalid-operation, in which case the field remains unchanged.

drintn[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

```
FPRF FR (set to 0) FI (set to 0)
FX
VXSNAN
CR1
                                            (if Rc=1)
```

Programming Note -

The DFP Round To FP Integer Without Inexact and DFP Round To FP Integer Without Inexact Quad instructions can be used to implement decimal equivalents of several C99 rounding functions by specifying the appropriate R and RMC field values.

FunctionR RMC

Ceil 1 0b00 Floor 0b01 1 Nearbyint0 0b11 Round 0 0b10 Trunc 0 0b01

Note that nearbyint is similar to the rint function but without raising the inexact exception. Similarly ceil, floor, round, and trunc do not require the inexact exception.

Operand FRB i		InvOp. Exception Enabled	Actions*
-∞		-	$T(-dINF)$, $FI \leftarrow 0$, $FR \leftarrow 0$
F		-	$W(n)$, $FI \leftarrow 0$, $FR \leftarrow 0$
+∞		-	$T(+dINF)$, $FI \leftarrow 0$, $FR \leftarrow 0$
QNaN	1	-	$P(b)$, $FI \leftarrow 0$, $FR \leftarrow 0$
SNaN	١	No	$U(b)$, $FI \leftarrow 0$, $FR \leftarrow 0$, $VXSNAN \leftarrow 1$
SNaN	١	Yes	VXSNAN←1, TV
Explanation	n:		
*	tion ation	occurs, setting of FI arn Exception" for more of	•
-		ctions do not depend o	n this condition.
dI NF		t infinity.	
F	All finit	te numbers, including z	zeros.
FI	Floatin	g-Point Fraction Inexa	ct status bit.
FR	Floatin	g-Point Fraction Roun	ded status bit.
n		alue derived when the s nd To FP Integer.	source operand, b, is rounded to an integer using the special rounding for
P(x)	The Q	NaN of operand x is pr	opagated and placed in FRT[p].
T(x)	The va	alue x is placed in FRT[p].
TV	-		abled exception error handler is invoked for the invalid-operation exception y mode other than the ignore-exception mode.
U(x)	The SI	NaN of operand x is co	nverted to the corresponding QNaN and placed in FRT[p].

The value x in the form of zero exponent or the source exponent is placed in FRT[p].

Figure 92. Actions: Round to FP Integer Without Inexact

W(x)

5.6.5 DFP Conversion Instructions

The DFP conversion instructions consist of data-format conversion instructions and data-type conversion instructions. They are all X-form instructions and employ the record bit (Rc).

5.6.5.1 DFP Data-Format Conversion Instructions

The data-format conversion instructions consist of Convert To DFP Long, Convert To DFP Extended, Round To DFP Short, and Round To DFP Long. Figure 93 summarizes the actions for these instructions.

Programming Note -

DFP does not provide operations on short operands, so they must be converted to long format, and then converted back to be stored. Preserving correct signaling NaN semantics requires that signaling NaNs be propagated from the source to the result without recognizing an exception during widening from short to long or narrowing from long to short. Because DFP does not provide equivalents to the FP Load Floating-Point Single and Store Floating-Point Single functions, the widening is performed by loading the DFP short value with a Load Floating as Integer Word Indexed followed by a DFP Convert to DFP Long, and narrowing is performed by a DFP Round to DFP Short followed by a Store Floating-Point as Integer Word Indexed. If the SNaN or infinity in DFP short format uses the preferred DPD encoding, then converting this operand to DFP long format and back to DFP short will result in the original bit pattern.

Instruction	Actions when operand b in FRB[p] is						
Instruction	F	∞	QNaN	SNaN			
Convert To DFP Long	T(b) ¹	P(b) ^{2,4}	P(b) ^{2,4}	P(b) ^{3,4}			
Convert To DFP Extended	T(b) ¹	T(dINF)	P(b) ^{2,4}	VXSNAN: $U(b)^{2,4}$			
Round To DFP Short	R(b) ¹	P(b) ^{2,5}	P(b) ^{2,5}	P(b) ^{3,5}			
Round To DFP Long	R(b) ¹	T(dINF)	P(b) ^{2,5}	VXSNAN: U(b) ^{2,5}			

Explanation:

- 1 The ideal exponent is the exponent of the source operand.
- 2 Bits 5:N-1 of the N-bit combination field are set to zero.
- 3 Bit 5 of the N-bit combination field is set to one. Bits 6:N-1 of the combination field are set to zero.
- 4 The trailing significand field is padded on the left with zeros.
- 5 Leftmost digits in the trailing significand field are removed.
- dl NFDefault infinity.
- F All finite numbers, including zeros.
- P(x) The special symbol in operand x is propagated into FRT[p].
- R(x) The value x is rounded to the target-format precision; see Section 5.5.11
- T(x)The value x is placed in FRT[p].
- U(x) The SNaN of operand x is converted to the corresponding QNaN.
- VXSNANFloating-Point Invalid Operation (SNaN) exception occurs. The result is produced only when the exception is disabled. (See Section 5.5.10.1 "Invalid Operation Exception" on page 203.)

Figure 93. Actions: Data-Format Conversion Instructions

DFP Convert To DFP Long X-form

dctdp dctdp.		RT,FRB RT,FRB			(Rc=0) (Rc=1)
50	FRT	///	FRR	258	Ro

The DFP short operand in bits 32:63 of FRB is converted to DFP long format and the converted result is placed into FRT. The sign of the result is the same as

the exponent of the source operand.

If the operand in FRB is an SNaN, it is converted to an SNaN in DFP long format and does not cause an

the sign of the source operand. The ideal exponent is

dctdp[.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

invalid-operation exception.

Programming Note

Note that DFP short format is a storage-only format, Therefore, conversion of a short SNaN to long format will not cause an exception and the SNaN is preserved. Subsequent operation on that SNaN in long format will cause an exception.

DFP Convert To DFP Extended X-form

dctqpq dctqpq.			RTp,FRB RTp,FRB			(Rc=0) (Rc=1)	
	63	FRTp	///	FRB		258	Ro
	0	6	11	16	21		31

The DFP long operand in the FRB is converted to DFP extended format and placed into FRTp. The sign of the result is the same as the sign of the operand in FRB. The ideal exponent is the exponent of the operand in FRB.

If the operand in FRB is an SNaN, an invalid-operation exception is recognized. If the exception is disabled, the SNaN is converted to the corresponding QNaN in DFP extended format.

dctqpq[.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

FPRF
$$\stackrel{\frown}{FR}$$
 (set to 0) FI (set to 0) FX VXSNAN CR1 (if Rc=1)

DFP Round To DFP Short X-form

	FO	EDT		רחח	770	
drs	•		RT,FRB RT,FRB			(Rc=0) (Rc=1)

59	FRT	///	FRB	770	Ro
0	6	11	16	21	31

The DFP long operand in FRB is converted and rounded to DFP short format. The DFP short value is extended on the left with zeros to form a 64-bit entity and placed into FRT. The sign of the result is the same as the sign of the source operand. The ideal exponent is the exponent of the source operand.

If the operand in FRB is an SNaN, it is converted to an SNaN in DFP short format and does not cause an invalid-operation exception.

Normally, the result is in the format and length of the target. However, when an overflow or underflow exception occurs and if the exception is enabled, the operation is completed by producing a wrapped rounded result in the same format and length as the source but rounded to the target-format precision.

drsp[.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

Programming Note

Note that DFP short format is a storage-only format, Therefore, conversion of a long SNaN to short format will not cause an exception. Converting a long format SNaN to short format is an implied move operation.

DFP Round To DFP Long X-form

drdpq drdpq.		-RTp,FRBp -RTp,FRBp			(Rc=0) (Rc=1)
63	FRTp	///	FRBp	770	Rc 31

The DFP extended operand in FRBp is converted and rounded to DFP long format. The result concatenated with 64 0s is placed in FRTp. The sign of the result is the same as the sign of the source operand. The ideal exponent is the exponent of the operand in FRBp.

If the operand in FRBp is an SNaN, an invalid-operation exception is recognized. If the exception is disabled, the SNaN is converted to the corresponding QNaN in DFP long format.

Normally, the result is in the format and length of the target. However, when an overflow or underflow exception occurs and if the exception is enabled, the operation is completed by producing a wrapped rounded result in the same format and length as the source but rounded to the target-format precision.

drdpq[.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

Programming Note -

Note that DFP Round to DFP Long, while producing a result in DFP long format, actually targets a register pair, writing 64 0s in FRTp+1.

5.6.5.2 DFP Data-Type Conversion Instructions

The DFP data-type conversion instructions are used to convert data type between DFP and fixed.

The data-type conversion instructions consist of *Convert From Fixed* and *Convert To Fixed*.

DFP Convert From Fixed X-form

dcffix	FRT,FRB	(Rc=0)
dcffix.	FRT,FRB	(Rc=1)

59	FRT	///	FRB	802	Ro
0	6	11	16	21	31

The 64-bit signed binary integer in FRB is converted and rounded to a DFP Long value and placed into FRT. The sign of the result is the same as the sign of the source operand. The ideal exponent is zero.

If the source operand is a zero, then a plus zero with a zero exponent is returned.

FPRF is set to the class and sign of the result.

dcffix[.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

DFP Convert From Fixed Quad X-form

dcffixq dcffixq.		RTp,FRB RTp,FRB			(Rc=0) (Rc=1)
63	FRTp	///	FRB	802	Ro
0	6	11	16	21	31

The 64-bit signed binary integer in FRB is converted and rounded to a DFP Extended value and placed into FRTp. The sign of the result is the same as the sign of the source operand. The ideal exponent is zero.

If the source operand is a zero, then a plus zero with a zero exponent is returned.

FPRF is set to the class and sign of the result.

dcffixq[.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

DFP Convert From Fixed Quadword Quad X-form

dcffixqq FRTp,VRB

63	FRTp	0	VRB	994	/
0	6	11	16	21	31

The 128-bit signed binary integer in VRB is converted and rounded to a DFP Extended value and placed into FRTp. The sign of the result is the same as the sign of the source operand. The ideal exponent is zero.

If the source operand is a zero, then a plus zero with a zero exponent is returned.


FPRF is set to the class and sign of the result.


dcffixqq is treated as a Floating-Point and a Vector instruction in terms of resource availability.

Special Registers Altered:

FPRF FR FI FX XX

VSR Data Layout for dcffixqq





DFP Convert To Fixed X-form

dctfix dctfix.			RT,FRB RT,FRB			(Rc=0) (Rc=1)
	59	FRT	///	FRB	290	Ro
	0	6	11	16	21	31

DFP Convert To Fixed Quad X-form

dctfixq.		RT,FRBp		(RC=0) (RC=1)	
63	FRT	///	FRBp	290	Ro
0	6	11	16	21	31

The DFP operand in FRB[p] is rounded to an integer value and is placed into FRT in the 64-bit signed binary integer format. The sign of the result is the same as the sign of the source operand, except when the source operand is a NaN or a zero.

Figure 94 summarizes the actions for *Convert To Fixed*.

dctfix[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

```
FPRF (undefined) FR FI
FX XX
VXSNAN VXCVI
CR1 (if Rc=1)
```

Programming Note

It is recommended that software pre-round the operand to a floating-point integral using *drintx*[*q*] or *drintn*[*q*] if a rounding mode other than the current rounding mode specified by DRN is needed. Saving, modifying and restoring the FPSCR just to temporarily change the rounding mode is less efficient than just employing drintx[p] or drint[p] which override the current rounding mode using an immediate control field.

For example if the desired function rounding is Round to Nearest, Ties away from 0 but the default rounding (from DRN) is Round to Nearest, Ties to Even then following is preferred.

drintn 0,f1,f1,2
dctfix f1,f1

DFP Convert To Fixed Quadword Quad X-form

acttixqq		V	'КТ, ЕКВР			
63		VRT	1	FRBp	994	/
0	6		11	16	21	31

The DFP operand in FRBp is rounded to an integer value and is placed into VRT in the 128-bit signed binary integer format. The sign of the result is the same as the sign of the source operand, except when the source operand is a NaN or a zero.


Figure 96 summarizes the actions for Convert To Fixed.

dctfixqq is treated as a Floating-Point and a Vector instruction in terms of resource availability.

Special Registers Altered:

FPRF (undefined) FR FI FX VXSNAN VXCVI XX

VSR Data Layout for dctfixqq



Operand b in FRB[p] is	q is	Is n not precise (n ≠ b)	InvOp. Except. Enabled	Inexact Except. Enabled	Is n Incre- mented (n > b)	Actions *
-∞ ≤ b < MN	< MN	-	No	-	-	$T(MN)$, $FI \leftarrow 0$, $FR \leftarrow 0$, $VXCVI \leftarrow 1$
-∞ ≤ b < MN	< MN	-	Yes	-	-	VXCVI ←1, TV
-∞ < b < MN	= MN	-	-	No	-	$T(MN)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$
-∞ < b < MN	= MN	-	-	Yes	-	$T(MN)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$, TX
MN ≤ b < 0	-	No	-	-	-	T(n), FI←0, FR←0
MN ≤ b < 0	-	Yes	-	No	No	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$
MN ≤ b < 0	-	Yes	-	No	Yes	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 1$, $XX \leftarrow 1$
MN ≤ b < 0	-	Yes	-	Yes	No	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$, TX
MN ≤ b < 0	-	Yes	-	Yes	Yes	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 1$, $XX \leftarrow 1$, TX
±0	-	No	-	-	-	T(0), FI←0, FR←0
0 < b ≤ MP	-	No	-	-	-	$T(n)$, $FI \leftarrow 0$, $FR \leftarrow 0$
0 < b ≤ MP	-	Yes	-	No	No	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$
0 < b ≤ MP	-	Yes	-	No	Yes	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 1$, $XX \leftarrow 1$
0 < b ≤ MP	-	Yes	-	Yes	No	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$, TX
0 < b ≤ MP	-	Yes	-	Yes	Yes	$T(n)$, $FI \leftarrow 1$, $FR \leftarrow 1$, $XX \leftarrow 1$, TX
MP < b < +∞	= MP	-	-	No	-	$T(MP)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$
MP < b < +∞	= MP	-	-	Yes	-	$T(MP)$, $FI \leftarrow 1$, $FR \leftarrow 0$, $XX \leftarrow 1$, TX
MP < b ≤ +∞	> MP	-	No	-	-	$T(MP)$, $FI \leftarrow 0$, $FR \leftarrow 0$, $VXCVI \leftarrow 1$
MP < b ≤ +∞	> MP	-	Yes	-	-	VXCVI ←1, TV
QNaN	-	-	No	-	-	$T(MN)$, $FI \leftarrow 0$, $FR \leftarrow 0$, $VXCVI \leftarrow 1$
QNaN	-	-	Yes	-	-	VXCVI ←1, TV
SNaN	-	-	No	-	-	$T(MN)$, $FI \leftarrow 0$, $FR \leftarrow 0$, $VXCVI \leftarrow 1$, $VXSNAN \leftarrow 1$
SNaN	-	-	Yes	-	-	VXCVI ←1, VXSNAN←1, TV
Explanation:						

- * Setting of XX, VXCVI, and VXSNAN is part of the corresponding exception actions. Also, when an invalid-operation exception occurs, setting of FI and FR bits is part of the exception actions. (See the sections, "Inexact Exception" and "Invalid Operation Exception" for more details.)
- The actions do not depend on this condition.
- FI Floating-Point Fraction Inexact status bit.
- FR Floating-Point Fraction Rounded status bit.
- MN Maximum negative number representable by the 64-bit binary integer format
- MP Maximum positive number representable by the 64-bit binary integer format.
- n The value q converted to a fixed-point result.
- q The value derived when the source value b is rounded to an integer using the specified rounding mode
- T(x) The value x is placed in FRT[p].
- TV The system floating-point enabled exception error handler is invoked for the invalid-operation exception if FE0 and FE1 are set to any mode other than the ignore-exception mode.
- The system floating-point enabled exception error handler is invoked for the inexact exception if FE0 and FE1 are set to any mode other than the ignore-exception mode.
- VXCVI Floating-Point Invalid Operation (Invalid Conversion) exception status bit.
- VXSNAN Floating-Point Invalid Operation (SNaN) exception status bit.
- XX Floating-Point Inexact exception status bit

Figure 94. Actions: Convert To Fixed

5.6.6 DFP Format Instructions

The DFP format instructions are used to compose or decompose a DFP operand. A source operand of SNaN does not cause an invalid-operation exception. All format instructions employ the record bit (Rc).

The format instructions consist of Decode DPD To BCD, Encode BCD To DPD, Extract Biased Exponent, Insert Biased Exponent, Shift Significand Left Immediate, and Shift Significand Right Immediate.

DFP Decode DPD To BCD X-form

ddedpd ddedpd.		SP,FRT,FRB SP,FRT,FRB				,	Rc=0) Rc=1)
59 0	FRT 6	SP	/// 13	FRB	21	322	Ro 31

DFP Decode DPD To BCD Quad X-form

ddedpdq ddedpdq.			RTp,Fl RTp,Fl	•		(Rc=0 (Rc=1			
63	FRTp	SP	///	FRBp		322	Ro		
0	6	11	13	16	21		31		

A portion of the significand of the DFP operand in FRB[p] is converted to a signed or unsigned BCD number depending on the SP field. For infinity and NaN, the significand is considered to be the contents in the trailing significand field padded on the left by a zero digit.

$SP_0 = 0$ (unsigned conversion)

The rightmost 16 digits of the significand (32 digits for ddedpdq) is converted to an unsigned BCD number and the result is placed into FRT[p].

$SP_0 = 1$ (signed conversion)

The rightmost 15 digits of the significand (31 digits for ddedpdq) is converted to a signed BCD number with the same sign as the DFP operand, and the result is placed into FRT[p]. If the DFP operand is negative, the sign is encoded as 0b1101. If the DFP operand is positive, SP1 indicates which preferred plus sign encoding is used. If $SP_1 = 0$, the plus sign is encoded as 0b1100 (the option-1 preferred sign code), otherwise the plus sign is encoded as 0b1111 (the option-2 preferred sign code).

ddedpd[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR1 (if Rc=1)

DFP Encode BCD To DPD X-form

denbcd denbcd.		,	RT,FRB RT,FRB			(Rc=0) (Rc=1)
59	FRT	S	///	FRB	834	Ro
0	6	11	12	16	21	31

DFP Encode BCD To DPD Quad X-form

denbcdq denbcdq.			RTp,FRI	•			(Rc=0) (Rc=1)
63	FRTp	S	///	FRBp		834	Ro
0	6	11	12	16	21		31

The signed or unsigned BCD operand, depending on the S field, in FRB[p] is converted to a DFP number. The ideal exponent is zero.

S = 0 (unsigned BCD operand)

The unsigned BCD operand in FRB[p] is converted to a positive DFP number of the same magnitude and the result is placed into FRT[p].

S = 1 (signed BCD operand)

The signed BCD operand in FRB[p] is converted to the corresponding DFP number and the result is placed into FRT[p].

If an invalid BCD digit or sign code is detected in the source operand, an invalid-operation exception (VXCVI) occurs.

FPRF is set to the class and sign of the result, except for Invalid Operation Exception when VE=1.

denbcd[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

DFP Extract Biased Exponent X-form

59 FRT /// FRB 354	dxex.		FRT,FRB		(RC=0) (RC=1)
10 6 11 16 21	59	FRT			Ro 31

DFP Extract Biased Exponent Quad X-form

dxexq dxexq.		FRT,FRBp FRT,FRBp			(Rc=0) (Rc=1)
63	FRT	///	FRBp	3	54 Rc
0	6	11	16	21	31

The biased exponent of the operand in FRB[p] is extracted and placed into FRT in the 64-bit signed binary integer format. When the operand in FRB is an infinity, QNaN, or SNaN, a special code is returned.

Operand	Result
Finite Number	biased exponent value
Infinity	-1
QNaN	-2
SNaN	-3

dxex[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR1 (if Rc=1)

Programming Note -

The exponent bias value is 101 for DFP Short, 398 for DFP Long, and 6176 for DFP Extended.

DFP Insert Biased Exponent X-form

diex diex.		RT,FRA,F RT,FRA,F			(Rc=0) (Rc=1)
59 0	FRT	FRA	FRB	866 21	Ro 31

DFP Insert Biased Exponent Quad X-form

diexq diexq.		FRTp,FRA, FRTp,FRA,			(Rc=1)
63	FRTp	FRA	FRBp	866	Ro
0	6	11	16	21	31

Let *a* be the value of the 64-bit signed binary integer in FRA.

а	Result
a > MBE ¹	QNaN
$0 \le a \le MBE$	Finite number with biased exponent a
a = -1	Infinity
a = -2	QNaN
a = -3	SNaN
a < -3	QNaN
¹ Maximum	biased exponent for the target format

When $0 \le a \le MBE$, a is the biased target exponent that is combined with the sign bit and the significand value of the DFP operand in FRB[p] to form the DFP result in FRT[p]. The ideal exponent is the specified target exponent.

When a specifies a special code (a < 0 or a > MBE), an infinity, QNaN, or SNaN is formed in FRT[p] with the trailing significand field containing the value from the trailing significand field of the source operand in FRB[p], and with an N-bit combination field set as follows.

- For an Infinity result,
 - the leftmost 5 bits are set to 0b11110, and
 - the rightmost N-5 bits are set to zero.
- For a QNaN result,
 - the leftmost 5 bits are set to 0b11111,
 - bit 5 is set to zero, and
 - the rightmost N-5 bits are set to zero.
- For an SNaN result.
 - the leftmost 5 bits are set to 0b11111,
 - bit 5 is set to one, and
 - the rightmost N-5 bits are set to zero.

diex[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR1 (if Rc=1)

Programming Note -

The exponent bias value is 101 for DFP Short, 398 for DFP Long, and 6176 for DFP Extended.

Operand a in	Actions for Inse	Actions for Insert Biased Exponent when operand b in FRB[p] specifies								
FRA[p] specifies	F	F ∞ QNaN SNaN								
F	N, Rb	N, Rb Z, Rb Z, Rb Z, Rb								
∞	I, Rb	I, Rb	I, Rb	I, Rb						
QNaN	Q, Rb	Q, Rb	Q, Rb	Q, Rb						
SNaN	S, Rb	S, Rb	S, Rb	S, Rb						
Explanation:										
F	All finite numbers, in	Il finite numbers, including zeros								
I	The combination field	he combination field in FRT[p] is set to indicate a default Infinity.								
N		The combination field in FRT[p] is set to the specified biased exponent in FRA and the leftmost significand digit in FRB[p].								
Q	The combination field	he combination field in FRT[p] is set to indicate a default QNaN.								
S	The combination field	he combination field in FRT[p] is set to indicate a default SNaN.								
Z	The combination field in FRT[p] is set to indicate the specific biased exponent in FRA and a leftmost coefficient digit of zero.									
Rb	DPD encodings ar		d in FRB[p] are reencod It is placed in the same bit in FRT[p].							

Figure 95. Actions: Insert Biased Exponent

DFP Shift Significand Left Immediate Z22-form

EDT EDA CUI

اء ما:

dscli.		RT,FRA,S RT,FRA,S			(RC=0) (RC=1)
59	FRT	FRA	SH	66	Ro
0	6	11	16	22	31

DFP Shift Significand Left Immediate Quad Z22-form

dscliq dscliq.		FRTp,FRAp FRTp,FRAp			(Rc=0) (Rc=1)
63	FRTp	FRAp	SH 16	66	Ro 31

The significand of the DFP operand in FRA[p] is shifted left SH digits. For a NaN or infinity, all significand digits are in the trailing significand field. SH is a 6-bit unsigned binary integer. Digits shifted out of the leftmost digit are lost. Zeros are supplied to the vacated positions on the right. The result is placed into FRT[p]. The sign of the result is the same as the sign of the source operand in FRA[p].

If the source operand in FRA[p] is a finite number, the exponent of the result is the same as the exponent of the source operand.


For an Infinity, QNaN or SNaN result, the target format's N-bit combination field is set as follows.

- For an Infinity result,
 - the leftmost 5 bits are set to 0b11110, and
 - the rightmost N-5 bits are set to zero.
- For a QNaN result,
 - the leftmost 5 bits are set to 0b11111.
 - bit 5 is set to zero, and
 - the rightmost N-6 bits are set to zero.
- For an SNaN result.
 - the leftmost 5 bits are set to 0b11111,
 - bit 5 is set to one, and
 - the rightmost N-6 bits are set to zero.

dscli[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

DFP Shift Significand Right Immediate Z22-form



DFP Shift Significand Right Immediate Quad Z22-form

dscriq dscriq.		RTp,FRAp RTp,FRAp			(Rc=0) (Rc=1)
63	FRTp 6	FRAp	SH 16	98 22	Ro 31

The significand of the DFP operand in FRA[p] is shifted right SH digits. For a NaN or infinity, all significand digits are in the trailing significand field. SH is a 6-bit unsigned binary integer. Digits shifted out of the units digit are lost. Zeros are supplied to the vacated positions on the left. The result is placed into FRT[p]. The sign of the result is the same as the sign of the source operand in FRA[p].

If the source operand in FRA[p] is a finite number, the exponent of the result is the same as the exponent of the source operand.

For an Infinity, QNaN or SNaN result, the target format's N-bit combination field is set as follows.

- For an Infinity result,
 - the leftmost 5 bits are set to 0b11110, and
 - the rightmost N-5 bits are set to zero.
- For a QNaN result,
 - the leftmost 5 bits are set to 0b11111,
 - bit 5 is set to zero, and
 - the rightmost N-6 bits are set to zero.
- For an SNaN result.
 - the leftmost 5 bits are set to 0b11111.
 - bit 5 is set to one, and
 - the rightmost N-6 bits are set to zero.

dscri[q][.] are treated as Floating-Point instructions in terms of resource availability.

Special Registers Altered:

CR1 (if Rc=1)

5.6.7 DFP Instruction Summary

je					ō	FPRF						
Mnemonic	Full Name	FORM	Operands		laN s G	Encoding	ပ	FPCC	FP Exception V Z O U X	FR\FI	ΙE	Rc
dadd	DFP Add	Χ	FRT, FRA, FRB	Υ	Ν	RE	Υ	Υ	V	Υ	Υ	Υ
daddq	DFP Add Quad	Χ	FRTp, FRAp, FRBp	Υ	Ν	RE	Υ	Υ	V	Υ	Υ	Υ
dsub	DFP Subtract	Χ	FRT, FRA, FRB	Υ	Ν	RE	Υ	Υ	V	Υ	Υ	Υ
dsubq	DFP Subtract Quad	Χ	FRTp, FRAp, FRBp	Υ	Ν	RE	Υ	Υ	V	Υ	Υ	Υ
dmul	DFP Multiply	Χ	FRT, FRA, FRB	Υ	Ν	RE	Υ	Υ	V	Υ	Υ	Υ
dmulq	DFP Multiply Quad	Χ	FRTp, FRAp, FRBp	Υ	Ν	RE	Υ	Υ	V	Υ	Υ	Υ
ddiv	DFP Divide	Χ	FRT, FRA, FRB	Υ	Ν	RE	Υ	Υ	VZOUX	Υ	Υ	Υ
ddivq	DFP Divide Quad	Χ	FRTp, FRAp, FRBp	Υ	Ν	RE	Υ	Υ	VZOUX	Υ	Υ	Υ
dcmpo	DFP Compare Ordered	Χ	BF, FRA, FRB	Υ	-	-	Ν	Υ	V	-	-	Ν
dcmpoq	DFP Compare Ordered Quad	Χ	BF, FRAp, FRBp	Υ	-	-	Ν	Υ	V	-	-	Ν
dcmpu	DFP Compare Unordered	Χ	BF, FRA, FRB	Υ	-	-	Ν	Υ	V	-	-	N
dcmpuq	DFP Compare Unordered Quad	Χ	BF, FRAp, FRBp	Υ	-	-	Ν	Υ	V	-	-	N
dtstdc	DFP Test Data Class	Z22	BF, FRA, DCM	Ν	-	-	Ν	Y ¹		-	-	N
dtstdcq	DFP Test Data Class Quad	Z22	BF, FRAp, DCM	N	-	-	Ν	Y ¹		-	-	Ν
dtstdg	DFP Test Data Group	Z22	BF, FRA,DGM	Ν	-	-	N	Y ¹		-	-	N
dtstdgq	DFP Test Data Group Quad	Z22	BF, FRAp, DGM	Ν	-	-	N	Y ¹		-	-	Ν
dtstex	DFP Test Exponent	Χ	BF, FRA, FRB	Ν	-	-	Ν	Υ		-	-	Ν
dtstexq	DFP Test Exponent Quad	Χ	BF, FRAp, FRBp	Ν	-	-	Ν	Υ		-	-	Ν
dtstsf	DFP Test Significance	Χ	BF, FRA(FIX), FRB	Ν	-	-	Ν	Υ		-	-	Ν
dtstsfq	DFP Test Significance Quad	Χ	BF, FRA(FIX), FRBp	Ν	-	-	Ν	Υ		-	-	Ν
dtstsfi	DFP Test Significance Immediate	Χ	BF, UIM, FRB	Ν	-	-	Ν	Υ		-	-	N
dtstsfiq	DFP Test Significance Immediate Quad	Χ	BF, UIM, FRBp	N	-	-	N	Υ		-	-	N
dquai	DFP Quantize Immediate	Z23	TE, FRT, FRB, RMC	Υ	Ν	RE	Υ	Υ	V X	Υ	Υ	Υ
dquaiq	DFP Quantize Immediate Quad	Z23	TE, FRTp, FRBp, RMC	Υ	Ν	RE	Υ	Υ	V X	Υ	Υ	Υ
dqua	DFP Quantize	Z23	FRT,FRA,FRB,RMC	Υ	Ν	RE	Υ	Υ	V X	Υ	Υ	Υ
dquaq	DFP Quantize Quad	_	FRTp,FRAp,FRBp, RMC	Υ	N	RE	Υ	Υ	V X	Υ	Υ	Υ
drrnd	DFP Reround	Z23	FRT,FRA(FIX),FRB,RMC	Υ	N	RE	Υ	Υ	V X	Υ	Υ	Υ
drrndq	DFP Reround Quad	Z23	FRTp, FRA(FIX), FRBp, RMC	Υ	N	RE	Υ	Υ	v x	Υ	Υ	Υ
drintx	DFP Round To FP Integer With Inexact	Z23	R,FRT, FRB,RMC	Υ	N	RE	Υ	Υ	v x	Υ	Υ	Υ
drintxq	DFP Round To FP Integer With Inexact Quad	Z23	R,FRTp,FRBp,RMC	Υ	N	RE	Υ	Υ	v x	Υ	Υ	Υ
drintn	DFP Round To FP Integer With- out Inexact	Z23	R,FRT, FRB,RMC	Υ	N	RE	Υ	Υ	V	Y#	Υ	Υ
drintnq	DFP Round To FP Integer Without Inexact Quad	Z23	R,FRTp, FRBp,RMC	Υ	N	RE	Υ	Υ	V	Υ#	Υ	Υ
dctdp	DFP Convert To DFP Long	Χ	FRT, FRB (DFP Short)	N	Υ	RE	Υ	Y ²		U	Υ	Υ
dctqpq	DFP Convert To DFP Extended	Χ	FRTp, FRB	Υ	N	RE	Υ	Υ	V	Y#	Υ	Υ
drsp	DFP Round To DFP Short	Χ	FRT (DFP Short), FRB	N	Υ	RE	Υ	Y ²	OUX	Υ	Υ	Υ
drdpq	DFP Round To DFP Long	Χ	FRTp, FRBp	Υ	N	RE	Υ	Υ	V OUX	Υ	Υ	Υ

Figure 96. Decimal Floating-Point Instructions Summary

Jic							FP	RF				
Mnemonic	Full Name	FORM	Operands		laN G	Encoding	၁	FPCC	FP Exception V Z O U X	FR\FI	ΙE	Rc
dcffixq	DFP Convert From Fixed Quad	Х	FRTp, FRB (FIX)	-	Ν	RE	Υ	Υ		U	Υ	Υ
dctfix	DFP Convert To Fixed	Х	FRT (FIX), FRB	Υ	Ν	-	U	U	v x	Υ	-	Υ
dctfixq	DFP Convert To Fixed Quad	Х	FRT (FIX), FRBp	Υ	Ν	-	U	U	V X	Υ	-	Υ
dcffixqq	DFP Convert From Fixed Quadword Quad	х	FRTp,VRB (FIX)	-	N	-	Υ	Υ		U	Υ	Υ
dctfixqq	DFP Convert To Fixed Quadword Quad	х	VRT (FIX),FRBp	Υ	N	-	U	U	v x	Υ	-	Υ
ddedpd	DFP Decode DPD To BCD	Х	SP, FRT(BCD), FRB	N	-	-	Ν	N		-	-	Υ
ddedpdq	DFP Decode DPD To BCD Quad	Х	SP, FRTp(BCD), FRBp	Ν	-	ı	Ν	Ν		-	-	Υ
denbcd	DFP Encode BCD To DPD	Х	S, FRT, FRB (BCD)	-	N	RE	Υ	Υ	V	Y#	Υ	Υ
denbcdq	DFP Encode BCD To DPD Quad	Х	S, FRTp, FRBp (BCD)	-	Ν	RE	Υ	Υ	V	Y [#]	Υ	Υ
dxex	DFP Extract Biased Exponent	Х	FRT (FIX), FRB	N	N	1	N	N		-	-	Υ
dxexq	DFP Extract Biased Exponent Quad	Х	FRT (FIX), FRBp	N	N	-	N	N		-	_	Υ
diex	DFP Insert Biased Exponent	Х	FRT, FRA(FIX), FRB	Ν	Υ	RE	N	Ν		-	Υ	Υ
diexq	DFP Insert Biased Exponent Quad	Х	FRTp, FRA(FIX), FRBp	N	Υ	RE	Ν	Ν		-	Υ	Υ
dscli	DFP Shift Significand Left Immediate	Z22	FRT,FRA,SH	N	Υ	RE	N	N		-	1	Υ
dscliq	DFP Shift Significand Left Immediate Quad	Z22	FRTp,FRAp,SH	N	Υ	RE	N	N		-	-	Υ
dscri	DFP Shift Significand Right Immediate	Z22	FRT,FRA,SH	N	Υ	RE	Ν	Z		-	-	Υ
dscriq	DFP Shift Significand Right Immediate Quad	Z22	FRTp,FRAp,SH	N	Υ	RE	N	Ν		-	1	Υ

Figure 96. Decimal Floating-Point Instructions Summary (Continued)

Explanation:

- # FI and FR are set to zeros for these instructions.
- Not applicable.
- A unique definition of the FPSCR_{FPCC} field is provided for the instruction.
- These are the only instructions that may generate an SNaN and also set the FPSC_{FPRF} field. Since the BFP FPRF field does not include a code for SNaN, these instructions cause the need for redefining the FPRF field for DFP.
- DCM A 6-bit immediate operand specifying the data-class mask.
- DGM A 6-bit immediate operand specifying the data-group mask.
- G An SNaN can be generated as the target operand.
- IE An ideal exponent is defined for the instruction.
- FI Setting of the FPSCR_{FI} flag.
- FR Setting of the FPSCR_{FR} flag.
- N No.
- O An overflow exception may be recognized.
- Rc The record bit, Rc, is provided to record FPSCR_{32:35} in CR field 1.
- RE The trailing significand field is reencoded using preferred DPD encodings. The preferred DPD encoding are also used for propagated NaNs, or converted NaNs and infinities.
- RMC A 2-bit immediate operand specifying the rounding-mode control.
- S An one-bit immediate operand specifying if the operation is signed or unsigned.

Explanation:

- SP A two-bit immediate operand: one bit specifies if the operation is signed or unsigned and, for signed operations, another bit specifies which preferred plus sign code is generated.
- U An underflow exception may be recognized.
- V An invalid-operation exception may be recognized.
- Vs An input operand of SNaN causes an invalid-operation exception.
- X An inexact exception may be recognized.
- Y Yes.
- U Undefined
- Z A zero-divide exception may be recognized.

Chapter 6. Vector Facility

6.1 Vector Facility Overview

This chapter describes the registers and instructions that make up the Vector Facility.

6.2 Chapter Conventions

6.2.1 Description of Instruction Operation

The following notation, in addition to that described in Section 1.3.2, is used in this chapter.

x. bi t[y: z]

Return the contents of bits y:z of x.

x. ni bbl e[y: z]

Return the contents of the 4-bit nibble elements y:z of x.

x. byte[y: z]

Return the contents of 8-bit byte elements y:z of x.

x. hword[y: z]

Return the contents of 16-bit halfword elements y:z of x.

x. word[y: z]

Return the contents of 32-bit word element y:z of x.

x. dword[y: z]

Return the contents of 64-bit doubleword elements y:z of x.

x ? y : z

if the value of x is true, then the value of y, otherwise the value z.

Addition.

Subtraction.

Multiplication.

One's complement.

=, <, <=, >, >=

Equal, less than, less than or equal, greater than, and greater than or equal comparison relations.

x << y

Result of shifting x left by y bits, filling vacated bits with zeros.

```
\begin{array}{l} b \leftarrow \text{LENGTH}(x) \\ \text{resul } t \leftarrow x \\ \text{do } i = 0 \text{ to } y\text{-1} \\ \text{resul } t \leftarrow \text{resul } t.\text{bi } t [1:\text{b-1}] \parallel \text{0b0} \end{array}
```

x >> y

Result of shifting x right by y bits, filling vacated bits with copies of bit 0 of x.

```
\begin{array}{l} b \leftarrow LENGTH(x) \\ resul \ t \leftarrow x \\ do \ i \ = \ 0 \ to \ y-1 \\ resul \ t \leftarrow resul \ t . \ bi \ t[0] \ \| \ resul \ t . \ bi \ t[0:b-2] \end{array}
```

$bcd_ADD(x, y, z)$

Let x and y be 31-digit signed decimal values.

Performs a signed decimal addition of x and y.

If the unbounded result is equal to zero, eq_fl ag is set to 1. Otherwise, eq_fl ag is set to 0. If the unbounded result is greater than zero, gt_fl ag is set to 1. Otherwise, gt_fl ag is set to 0. If the unbounded result is less than zero, l t_fl ag is set to 1. Otherwise, l t_fl ag is set to 0.

If the magnitude of the unbounded result is greater than 10^{31} -1, ox_fl ag is set to 1. Otherwise, ox_fl ag is set to 0.

If the unbounded result is greater than or equal to zero, the sign code of the result is set to 0b1100 if z=0. If the unbounded result is greater than or equal to zero, the sign code of the result is set to 0b1111 if z=1. If the unbounded result is less than zero, the sign code of the result is set to 0b1101.

The low-order 31 digits of the unbounded result magnitude concatented with the sign code are returned.

If either operand is an invalid encoding of a signed decimal value, the result returned is undefined and inv_fl ag is set to 1 and I t_fl ag, gt_fl ag and eq_fl ag are set to 0. Otherwise, inv_fl ag is set to 0.

bcd_CONVERT_FROM_SI 128(x, y)

Let x be a signed integer quadword. Let y indicate the preferred sign code.

Return the signed integer value x in packed decimal format.

```
\begin{array}{l} \text{if } x < 0 \text{ then do} \\ x & \leftarrow \ \ x + 1 \\ \text{sign} \leftarrow 0\text{x0000D} \\ \text{end} \\ \text{else} \\ \text{sign} \leftarrow (\text{y=0}) ? 0\text{x0000C} : 0\text{x0000F} \\ \\ \text{result} \leftarrow 0 \\ \text{shcnt} \leftarrow 4 \\ \\ \text{do while } (\text{x} > 0) \\ \text{digit} \leftarrow \text{x} \% \ 10 \\ \text{result} \leftarrow \text{result} \mid (\text{digit} << \text{shcnt}) \\ x & \leftarrow \text{x} \div 10 \\ \text{shcnt} \leftarrow \text{shcnt} + 4 \\ \text{end} \\ \\ \\ \text{return result} \mid \text{sign} \\ \\ \end{array}
```

bcd_I NCREMENT(resul t)

Increments the magnitude of the packed decimal value x by 1.

bcd_SUBTRACT(x, y, z)

Let x and y be 31-digit signed decimal values.

Performs a signed decimal subtract of y from x.

If the unbounded result is equal to zero, eq_fl ag is set to 1. Otherwise, eq_fl ag is set to 0. If the unbounded result is greater than zero, gt_fl ag is set to 1. Otherwise, gt_fl ag is set to 0. If the unbounded result is less than zero, I t_fl ag is set to 1. Otherwise, I t_fl ag is set to 0.

If the magnitude of the unbounded result is greater than 10^{31} -1, ox_fl ag is set to 1. Otherwise, ox_fl ag is set to 0.

If the unbounded result is greater than or equal to zero, the sign code of the result is set to 0b1100 if z=0. If the unbounded result is greater than or equal to zero, the sign code of the result is set to 0b1111 if z=1. If the unbounded result is less than zero, the sign code of the result is set to 0b1101.

The low-order 31 digits of the unbounded result magnitude concatented with the sign code are returned.

If either operand is an invalid encoding of a signed decimal value, the result returned is undefined and inv_fl ag is set to 1 and l t_fl ag, gt_fl ag and eq_fl ag are set to 0. Otherwise, inv_fl ag is set to 0.

$bfp32_ADD(x, y)$

x is a binary floating-point value represented in single-precision format. y is a binary floating-point value represented in single-precision format.

If x is a QNaN, the result is x.

Otherwise, if x is an SNaN, the result is x converted to a QNaN.

Otherwise, if y is a QNaN, the result is y.

Otherwise, if y is an SNaN, the result is y converted to a QNaN.

Otherwise, if x and y are Infinities having opposite signs, the result is the single-precision standard QNaN.

Otherwise, if x is an Infinity, the result is x.

Otherwise, if y is an Infinity, the result is y.

Otherwise, the result is the sum, x added to y, rounded to the nearest single-precision value.

Return the result represented in single-precision format.

bfp32_CONVERT_FROM_SI 32(x, y)

Let x be a 32-bit signed integer value.

```
si gn
                   \leftarrow X. bi t[0]
                   ← 32 + 127
exp
frac. bi t[0]
                   \leftarrow x. bi t[0]
frac. bi t[1: 32] \leftarrow x. bi t[0: 31]
if frac=0 return 0x0000_0000
                                          // Zero operand
if sign=1 then frac = ~frac + 1
do while (frac.bit[0]=0)
   frac \leftarrow frac << 1
   exp \leftarrow exp - 1
end
Isb \leftarrow frac. bit[23]
gbi t \leftarrow \text{frac. bi } t[24]
xbit \leftarrow frac.bit[25:32]!=0
inc \leftarrow (lsb \& gbit) \mid (gbit \& xbit)
frac. bit[0: 23] \leftarrow frac. bit[0: 23] + inc
if carry_out=1 then exp \leftarrow exp + 1
result.bit[0]

← sign

result.bit[1:8] \leftarrow exp - y
result. bit[9: 31] \leftarrow frac. bit[1: 23]
return result
```

bfp32_CONVERT_FROM_UI 32(x, y)

x is a 32-bit unsigned integer value.

```
exp \leftarrow 31 + 127
frac \leftarrow x. bi t[0: 31]
if frac=0 return 0x0000_0000 // Zero
do while frac_0=0
    frac ← frac << 1
    exp \leftarrow exp - 1
end
Isb \leftarrow frac. bit[23]
gbit \leftarrow frac. bit[24]
xbi t \leftarrow frac. bi t[25: 31]! =0
inc \leftarrow (lsb \& gbit) \mid (gbit \& xbit)
frac. bi t[0:23] \leftarrow frac. bi t[0:23] + i nc
if carry_out=1 then exp \leftarrow exp + 1
result.bit[0]
                      ← 0b0
result.bit[1:8] \leftarrow exp - y
result. bi t[9: 31] \leftarrow frac. bi t[1: 23]
return result
```

bfp32_L0G_BASE2_ESTI MATE(x)

x is a floating-point value represented in single-precision format.

Returns a floating-point estimate of the base 2 logarithm of x, represented in single-precision format.

bfp32_MAXI MUM(x, y)

x is a floating-point value represented in single-precision format. y is a floating-point value represented in single-precision format.

Return the largest value of x and y, represented in single-precision format.

The maximum of +0.0 and -0.0 is +0.0.

The maximum of any value and a NaN is a QNaN.

bfp32_MI NI MUM(x, y)

x is a floating-point value represented in single-precision format. y is a floating-point value represented in single-precision format.

Return the smallest value of x and y, represented in single-precision format.

The minimum of +0.0 and -0.0 is -0.0.

The minimum of any value and a NaN is a QNaN.

bfp32_MULTI PLY_ADD(x, z, y)

x is a binary floating-point value represented in single-precision format.

y is a binary floating-point value represented in single-precision format.

z is a binary floating-point value represented in single-precision format.

If x is a QNaN, return x.

Otherwise, if x is an SNaN, the result is x converted to a QNaN.

Otherwise, if y is a QNaN, the result is y.

Otherwise, if y is an SNaN, the result is y converted to a QNaN.

Otherwise, if z is a QNaN, the result is z.

Otherwise, if z is an SNaN, the result is z converted to a QNaN.

Otherwise, if x is an Infinity and z is a Zero, the result is the single-precision standard QNaN.

Otherwise, if x is a Zero and z is an Infinity, the result is the single-precision standard QNaN.

Otherwise, if the product, x multiplied by z, and y are Infinities having opposite signs, the result is the single-precision standard QNaN.

Otherwise, the result is the sum of the product, x multiplied by z, added to y, rounded to the nearest single-precision value.

Return the result represented in single-precision format.

bfp32_NEGATI VE_MULTI PLY_SUBTRACT(x, z, y)

x is a binary floating-point value represented in single-precision format.

y is a binary floating-point value represented in single-precision format.

z is a binary floating-point value represented in single-precision format.

If x is a QNaN, the result is x.

Otherwise, if x is an SNaN, the result is x converted to a QNaN.

Otherwise, if y is a QNaN, the result is y.

Otherwise, if y is an SNaN, the result is y converted to a QNaN.

Otherwise, if z is a QNaN, the result is z.

Otherwise, if z is an SNaN, the result is z converted to a QNaN.

Otherwise, if x is an Infinity and z is a Zero, the result is the single-precision standard QNaN.

Otherwise, if x is a Zero and z is an Infinity, the result is the single-precision standard QNaN.

Otherwise, if the product, x multiplied by z, and y are Infinities having the same signs, the result is the single-precision standard QNaN.

Otherwise, the result is the difference of the product, x multiplied by z, subtracted by y, then rounded to the nearest single-precision value, and then negated.

Return the result represented in single-precision format.

bfp32_POWER2_ESTI MATE(x)

x is a floating-point value represented in single-precision format.

Returns a floating-point estimate of 2 raised to the power of x, represented in single-precision format.

bfp32_RECI PROCAL_ESTI MATE(x)

x is a floating-point value represented in single-precision format.

Returns a floating-point estimate of the reciprocal of x, represented in single-precision format.

bfp32_RECI PROCAL_SQRT_ESTI MATE(x)

x is a floating-point value represented in single-precision format.

Returns a floating-point estimate of the reciprocal of the square root of x, represented in single-precision format.

bfp32_ROUND_TO_I NTEGER_CEI L(x)

x is a floating-point value represented in single-precision format.

Returns the smallest floating-point integer that is greater than or equal to x, represented in single-precision format.

bfp32_ROUND_TO_I NTEGER_FLOOR(x)

x is a floating-point value represented in single-precision format.

Returns the largest floating-point integer that is less than or equal to x, represented in single-precision format.

bfp32_ROUND_TO_I NTEGER_NEAR(x)

x is a floating-point value represented in single-precision format.

Returns the floating-point integer that is nearest to x (in case of a tie, the even single-precision floating-point integer is used), represented in single-precision format.

bfp32_ROUND_TO_INTEGER_TRUNC(x)

x is a floating-point value represented in single-precision format.

Returns the largest floating-point integer that is less than or equal to x if x>0, or the smallest floating-point integer that is greater than or equal to x if x>0, or represented in single-precision format.

bfp32_ROUND_TO_NEAR(x)

x is a floating-point value represented in the working floating-point format.

Returns the single-precision floating-point value that is nearest to x (in case of a tie, the single-precision floating-point value with the least-significant bit equal to 0 is used), represented in single-precision format.

bfp32_SUBTRACT(x, y)

x is a binary floating-point value represented in single-precision format.

y is a binary floating-point value represented in single-precision format.

If x is a QNaN, the result is x.

Otherwise, if x is an SNaN, the result is x converted to a QNaN.

Otherwise, if y is a QNaN, the result is y.

Otherwise, if y is an SNaN, the result is y converted to a QNaN.

Otherwise, if x and y are infinities having the same signs, the result is the single-precision standard QNaN.

Otherwise, if x is an infinity, the result is x.

Otherwise, if y is an infinity, the result is y.

Otherwise, the result is the difference, x subtracted by y, rounded to the nearest single-precision value.

Return the result respresented in single-precision format.

bool _COMPARE_GE_BFP32(x, y)

x is a floating-point value represented in the single-precision format.

y is a floating-point value represented in the single-precision format.

Returns the value 1 if x is greater than or equal to y. Otherwise, returns the value 0.

bool _COMPARE_GT_BFP32(x, y)

x is a floating-point value represented in the single-precision format.

y is a floating-point value represented in the single-precision format.

Returns the value 1 if x is greater than y. Otherwise, returns the value 0.

bool_COMPARE_EQ_BFP32(x, y)

x is a floating-point value represented in the single-precision format.

y is a floating-point value represented in the single-precision format.

Returns the value 1 if x is equal to y. Otherwise, returns the value 0.

bool_COMPARE_LE_BFP32(x, y)

x is a floating-point value represented in the single-precision format.

y is a floating-point value represented in the single-precision format.

Returns the value 1 if x is less than or equal to y. Otherwise, returns the value 0.

CHOP8(x)

Returns rightmost 8 bits of x padded on the left with zeros if necessary.

CHOP16(x)

Returns rightmost 16 bits of x padded on the left with zeros if necessary.

CHOP32(x)

Returns rightmost 32 bits of x padded on the left with zeros if necessary.

CHOP64(x)

Returns rightmost 64 bits of x padded on the left with zeros if necessary.

CHOP128(x)

Returns rightmost 128 bits of x padded on the left with zeros if necessary.

CIamp(x, y, z)

x is interpreted as a signed integer. If the value of x is less than y, then the value y is returned, else if the value of x is greater than z, the value z is returned, else the value x is returned.

```
if x < y then

result \leftarrow y

else if x > z then

result \leftarrow z

else

result \leftarrow x
```

EXTS(x)

Result of extending x on the left with copies of bit 0 of x to form a signed integer value having unbounded range.

FXTS8(x)

Result of extending x on the left with copies of bit 0 of x to form an 8-bit signed integer value.

EXTS16(x)

Result of extending x on the left with copies of bit 0 of x to form a 16-bit signed integer value.

EXTS32(x)

Result of extending x on the left with copies of bit 0 of x to form a 32-bit signed integer value.

EXTS64(x)

Result of extending x on the left with copies of bit 0 of x to form a 64-bit signed integer value.

EXTS128(x)

Result of extending x on the left with copies of bit 0 of x to form a 128-bit signed integer value.

EXTZ(x)

Result of extending x on the left with 0s to form a positive signed integer value having unbounded range.

EXTZ8(x)

Result of extending x on the left with 0s to form an 8-bit unsigned integer value.

EXTZ16(x)

Result of extending x on the left with 0s to form a 16-bit unsigned integer value.

EXTZ32(x)

Result of extending x on the left with 0s to form a 32-bit unsigned integer value.

EXTZ64(x)

Result of extending x on the left with 0s to form a 64-bit unsigned integer value.

EXTZ128(x)

Result of extending x on the left with 0s to form a 128-bit unsigned integer value.

I nvMi xCol umns(x)

```
do c = 0 to 3
    resul t.word[c].byte[0] = 0x0E•x.word[c].byte[0] ^ 0x0B•x.word[c].byte[1] ^ 0x0D•x.word[c].byte[2] ^ 0x09•x.word[c].byte[3]
    resul t.word[c].byte[1] = 0x09•x.word[c].byte[0] ^ 0x0E•x.word[c].byte[1] ^ 0x0B•x.word[c].byte[2] ^ 0x0D•x.word[c].byte[3]
    resul t.word[c].byte[2] = 0x0D•x.word[c].byte[0] ^ 0x09•x.word[c].byte[1] ^ 0x0E•x.word[c].byte[2] ^ 0x0B•x.word[c].byte[3]
    resul t.word[c].byte[3] = 0x0B•x.word[c].byte[0] ^ 0x0D•x.word[c].byte[1] ^ 0x09•x.word[c].byte[2] ^ 0x0E•x.word[c].byte[3]
end
return(resul t);
```

where "•" is a GF(28) multiply, a binary polynomial multiplication reduced by modulo 0x11B.

The $GF(2^8)$ multiply of $0x09 \cdot x$ can be expressed in minimized terms as the following.

The GF(28) multiply of 0x0B•x can be expressed in minimized terms as the following.

The GF(28) multiply of 0x0D•x can be expressed in minimized terms as the following.

```
The GF(28) multiply of 0x0E•x can be expressed in minimized terms as the following.
              product. bi t[0] = x. bi t[1] ^ x. bi t[2] ^ x. bi t[3]
              product. bi t[1] = x. bi t[2] ^ x. bi t[3] ^ x. bi t[4] ^ x. bi t[0]
              product. bi t[2] = x. bi t[3] ^ x. bi t[4] ^ x. bi t[5] ^ x. bi t[1]
              product. bi t[3] = x. bi t[4] ^ x. bi t[5] ^ x. bi t[6] ^ x. bi t[2]
              product. bit[4] = x. bit[5] ^{\land} x. bit[6] ^{\land} x. bit[7] ^{\land} x. bit[1] ^{\land} x. bit[2]
              product. bi t[5] = x. bi t[6] ^ x. bi t[7] ^ x. bi t[1]
              product. bi t[6] = x. bi t[7] ^ x. bi t[2]
              product. bi t[7] = x. bi t[0] ^ x. bi t[1] ^ x. bi t[2]
InvShiftRows(x)
        resul t. word[0]. byte[0] = x. word[0]. byte[0]
        result.word[1].byte[0] = x.word[1].byte[0]
        result.word[2].byte[0] = x.word[2].byte[0]
        result.word[3].byte[0] = x.word[3].byte[0]
        result.word[0].byte[1] = x.word[3].byte[1]
        resul t. word[1]. byte[1] = x. word[0]. byte[1]
        result. word[2]. byte[1] = x. word[1]. byte[1]
        result.word[3].byte[1] = x.word[2].byte[1]
        result. word[0]. byte[2] = x. word[2]. byte[2]
        result.word[1].byte[2] = x.word[3].byte[2]
        result.word[2].byte[2] = x.word[0].byte[2]
        result.word[3].byte[2] = x.word[1].byte[2]
        result.word[0].byte[3] = x.word[1].byte[3]
        result.word[1].byte[3] = x.word[2].byte[3]
        result.word[2].byte[3] = x.word[3].byte[3]
        result.word[3].byte[3] = x.word[0].byte[3]
        return(result)
InvSubBytes(x)
        InvSBOX. byte[256] = { 0x52, 0x09, 0x6A, 0xD5, 0x30, 0x36, 0xA5, 0x38, 0xBF, 0x40, 0xA3, 0x9E, 0x81, 0xF3, 0xD7, 0xFB,
                                 0x7C, 0xE3, 0x39, 0x82, 0x9B, 0x2F, 0xFF, 0x87, 0x34, 0x8E, 0x43, 0x44, 0xC4, 0xDE, 0xE9, 0xCB,
                                 0x54, 0x7B, 0x94, 0x32, 0xA6, 0xC2, 0x23, 0x3D, 0xEE, 0x4C, 0x95, 0x0B, 0x42, 0xFA, 0xC3, 0x4E,
                                 0x08, 0x2E, 0xA1, 0x66, 0x28, 0xD9, 0x24, 0xB2, 0x76, 0x5B, 0xA2, 0x49, 0x6D, 0x8B, 0xD1, 0x25,
                                 0x72, 0xF8, 0xF6, 0x64, 0x86, 0x68, 0x98, 0x16, 0xD4, 0xA4, 0x5C, 0xCC, 0x5D, 0x65, 0xB6, 0x92,
                                 0x6C, 0x70, 0x48, 0x50, 0xFD, 0xED, 0xB9, 0xDA, 0x5E, 0x15, 0x46, 0x57, 0xA7, 0x8D, 0x9D, 0x84,
                                 0x90, 0xD8, 0xAB, 0x00, 0x8C, 0xBC, 0xD3, 0x0A, 0xF7, 0xE4, 0x58, 0x05, 0xB8, 0xB3, 0x45, 0x06,
                                 0xD0, 0x2C, 0x1E, 0x8F, 0xCA, 0x3F, 0x0F, 0x02, 0xC1, 0xAF, 0xBD, 0x03, 0x01, 0x13, 0x8A, 0x6B,
                                 0x3A, 0x91, 0x11, 0x41, 0x4F, 0x67, 0xDC, 0xEA, 0x97, 0xF2, 0xCF, 0xCE, 0xF0, 0xB4, 0xE6, 0x73,
                                 0x96, 0xAC, 0x74, 0x22, 0xE7, 0xAD, 0x35, 0x85, 0xE2, 0xF9, 0x37, 0xE8, 0x1C, 0x75, 0xDF, 0x6E,
                                 0x47, 0xF1, 0x1A, 0x71, 0x1D, 0x29, 0xC5, 0x89, 0x6F, 0xB7, 0x62, 0x0E, 0xAA, 0x18, 0xBE, 0x1B,
                                 0xFC, 0x56, 0x3E, 0x4B, 0xC6, 0xD2, 0x79, 0x20, 0x9A, 0xDB, 0xC0, 0xFE, 0x78, 0xCD, 0x5A, 0xF4,
                                 0x1F, 0xDD, 0xA8, 0x33, 0x88, 0x07, 0xC7, 0x31, 0xB1, 0x12, 0x10, 0x59, 0x27, 0x80, 0xEC, 0x5F,
                                 0x60, 0x51, 0x7F, 0xA9, 0x19, 0xB5, 0x4A, 0x0D, 0x2D, 0xE5, 0x7A, 0x9F, 0x93, 0xC9, 0x9C, 0xEF,
                                 0xA0, 0xE0, 0x3B, 0x4D, 0xAE, 0x2A, 0xF5, 0xB0, 0xC8, 0xEB, 0xBB, 0x3C, 0x83, 0x53, 0x99, 0x61,
                                 0x17, 0x2B, 0x04, 0x7E, 0xBA, 0x77, 0xD6, 0x26, 0xE1, 0x69, 0x14, 0x63, 0x55, 0x21, 0x0C, 0x7D }
        do i = 0 to 15
           result.byte[i] = InvSBOX.byte[x.byte[i]]
```

return(result)

MASK128(x, y)

Let x and y be integer values from 0 to 127.

Generate a 128-bit mask that consists of 1-bits from a start bit, x, through and including a stop bit, y, and 0-bits elsewhere.

```
if x <= y then
   mask = all Os
   mask.bit[x:y] = all 1s
   mask = all 1s
   mask.bit[y+1:x-1] = all 0s
return mask
```

MixColumns(x)

```
do c = 0 to 3
                 result. word[c]. byte[0] = 0x02 \bullet x. word[c]. byte[0] \land 0x03 \bullet x. word[c]. byte[1] \land x. word[c]. byte[2] \land x. word[c]. byte[0] \land x
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       x. word[c]. byte[3]
                                                                                                                                                                           x.word[c].byte[0] ^ 0x02•x.word[c].byte[1] ^ 0x03•x.word[c].byte[2] ^
                 resul t. word[c]. byte[1] =
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       x. word[c]. byte[3]
                result.word[c].byte[2] =
                                                                                                                                                                                         x.word[c].byte[0] ^
                                                                                                                                                                                                                                                                                                                                        x.word[c].byte[1] ^ 0x02•x.word[c].byte[2] ^ 0x03•x.word[c].byte[3]
                 result.word[c].byte[3] = 0x03•x.word[c].byte[0] ^
                                                                                                                                                                                                                                                                                                                                         x. word[c]. byte[1] ^
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      x.word[c].byte[2] ^ 0x02•x.word[c].byte[3]
return(result)
```

The GF(28) multiply of 0x02•x can be expressed in minimized terms as the following.

```
product. bi t[0] = x. bi t[1]
product. bi t[1] = x. bi t[2]
product. bi t[2] = x. bi t[3]
product. bi t[3] = x. bi t[4] ^ x. bi t[0]
product. bit[4] = x. bit[5] ^ x. bit[0]
product. bi t[5] = x. bi t[6]
product. bi t[6] = x. bi t[7] ^ x. bi t[0]
product. bi t[7] = x. bi t[0]
```

The GF(28) multiply of 0x03•x can be expressed in minimized terms as the following.

```
product. bi t[0] = x. bi t[0] ^ x. bi t[1]
product. bi t[1] = x. bi t[1] ^ x. bi t[2]
product. bi t[2] = x. bi t[2] ^ x. bi t[3]
product. bi t[3] = x. bi t[3] ^ x. bi t[4] ^ x. bi t[0]
product. bi t[4] = x. bi t[4] ^ x. bi t[5] ^ x. bi t[0]
product. bi t[5] = x. bi t[5] ^ x. bi t[6]
product. bi t[6] = x. bi t[6] ^ x. bi t[7] ^ x. bi t[0]
product. bi t[7] = x. bi t[7] ^ x. bi t[0]
```

qword_bi t_spl at(x)

x is a 1-bit value.

Return the concatenation of 128 copies of x.

R0TL128(x, y)

Let x be a 128-bit integer value.

Let y be an integer value.

Return x rotated left by y bits.

Shi ftRows(x)

```
result.word[0].byte[0] = x.word[0].byte[0]
resul t. word[1]. byte[0] = x. word[1]. byte[0]
resul t. word[2]. byte[0] = x. word[2]. byte[0]
result.word[3].byte[0] = x.word[3].byte[0]
result.word[0].byte[1] = x.word[1].byte[1]
result.word[1].byte[1] = x.word[2].byte[1]
result. word[2]. byte[1] = x. word[3]. byte[1]
result.word[3].byte[1] = x.word[0].byte[1]
result.word[0].byte[2] = x.word[2].byte[2]
result.word[1].byte[2] = x.word[3].byte[2]
resul t. word[2]. byte[2] = x. word[0]. byte[2]
resul t. word[3]. byte[2] = x. word[1]. byte[2]
result.word[0].byte[3] = x.word[3].byte[3]
result. word[1]. byte[3] = x. word[0]. byte[3]
result. word[2]. byte[3] = x. word[1]. byte[3]
result.word[3].byte[3] = x.word[2].byte[3]
return(result)
```

si 8_CLAMP(x)

Let x be a signed integer value.

Return the value x in 8-bit signed integer format.

- If the value of the element is greater than 2^7 -1 the result saturates to 2^7 -1 and sat_fl ag is set to 1.
- If the value of the element is less than -2⁷ the result saturates to -2⁷ and sat_fl ag is set to 1.

si 16_CLAMP(x)

Let x be a signed integer value.

Return the value x in 16-bit signed integer format.

- If the value of the element is greater than 2^{15} -1 the result saturates to 2^{15} -1 and SAT is set to 1.
- If the value of the element is less than -2^{15} the result saturates to -2^{15} and SAT is set to 1.

si 32_CLAMP(x)

Let x be a signed integer value.

Return the value x in 32-bit signed integer format.

- If the value of the element is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to 1.
- If the value of the element is less than -2^{31} the result saturates to -2^{31} and SAT is set to 1.

si 32_CONVERT_FROM_BFP32(x, y)

Let x be a single-precision floating-point value. Let y be an unsigned integer value.

```
si gn
                  \leftarrow x. bi t[0]
exp
                  \leftarrow x. bi t[1:8]
frac. bi t[0:22] \leftarrow x. bi t[9:31]
frac. bi t[23:30] \leftarrow 0b0000\_0000
if exp=255 & frac! = 0 then return 0x0000_0000
                                                          // NaN operand
if exp=255 & frac=0 then do
                                                          // infinity operand
   VSCR. SAT \leftarrow 1
   return (sign=1) ? 0x8000_0000 : 0x7FFF_FFF
end
if (exp+Y-127) > 30 then do
                                                               // large operand
   VSCR. SAT \leftarrow 1
   return (sign=1) ? 0x8000_0000 : 0x7FFF_FFF
if (exp+y-127) < 0 then return 0x0000\_0000
                                                               // -1.0 < value < 1.0 (value rounds to 0)
significand. bit[0:31] \leftarrow 0x0000_0000
si gni fi cand. bi t[32]
                         ← 0x1
significand. bit[33:63] \leftarrow frac
do i = 1 to 31-(exp+Y-127)
   significand \leftarrow significand >> 1
end
return (sign=0) ? CHOP32(significand) : CHOP32(~significand + 1)
```

si 128_CONVERT_FROM_BCD(x)

Let x be a packed decimal value.

Return the value x in 128-bit signed integer format.

```
result \leftarrow 0
scale \leftarrow 1
sign \leftarrow x. bit[124:127]
         ← 0b0000 || x. ni bbl e[0: 30]
do while x > 0
    digit \leftarrow x & 0x000F
    result \leftarrow result + (digit \times scale)
             \leftarrow 0b0000 || x. ni bbl e[0: 30]
    scale \leftarrow scale \times 10
end
if sign=0x000B | sign=0x000D then
    result \leftarrow ~result + 1
return result
```

SubBytes(x)

```
SB0X. byte[0: 255] = { 0x63, 0x7C, 0x77, 0x7B, 0xF2, 0x6B, 0x6F, 0xC5, 0x30, 0x01, 0x67, 0x2B, 0xFE, 0xD7, 0xAB, 0x76,
                         0xCA, 0x82, 0xC9, 0x7D, 0xFA, 0x59, 0x47, 0xF0, 0xAD, 0xD4, 0xA2, 0xAF, 0x9C, 0xA4, 0x72, 0xC0,
                         0xB7, 0xFD, 0x93, 0x26, 0x36, 0x3F, 0xF7, 0xCC, 0x34, 0xA5, 0xE5, 0xF1, 0x71, 0xD8, 0x31, 0x15,
                         0x04, 0xC7, 0x23, 0xC3, 0x18, 0x96, 0x05, 0x9A, 0x07, 0x12, 0x80, 0xE2, 0xEB, 0x27, 0xB2, 0x75,
                         0x09, 0x83, 0x2C, 0x1A, 0x1B, 0x6E, 0x5A, 0xA0, 0x52, 0x3B, 0xD6, 0xB3, 0x29, 0xE3, 0x2F, 0x84,
                         0x53, 0xD1, 0x00, 0xED, 0x20, 0xFC, 0xB1, 0x5B, 0x6A, 0xCB, 0xBE, 0x39, 0x4A, 0x4C, 0x58, 0xCF,
                         0xD0, 0xEF, 0xAA, 0xFB, 0x43, 0x4D, 0x33, 0x85, 0x45, 0xF9, 0x02, 0x7F, 0x50, 0x3C, 0x9F, 0xA8,
                         0x51, 0xA3, 0x40, 0x8F, 0x92, 0x9D, 0x38, 0xF5, 0xBC, 0xB6, 0xDA, 0x21, 0x10, 0xFF, 0xF3, 0xD2,
                         0xCD, 0x0C, 0x13, 0xEC, 0x5F, 0x97, 0x44, 0x17, 0xC4, 0xA7, 0x7E, 0x3D, 0x64, 0x5D, 0x19, 0x73,
                         0x60, 0x81, 0x4F, 0xDC, 0x22, 0x2A, 0x90, 0x88, 0x46, 0xEE, 0xB8, 0x14, 0xDE, 0x5E, 0x0B, 0xDB,
                         0xE0, 0x32, 0x3A, 0x0A, 0x49, 0x06, 0x24, 0x5C, 0xC2, 0xD3, 0xAC, 0x62, 0x91, 0x95, 0xE4, 0x79,
                         0xE7, 0xC8, 0x37, 0x6D, 0x8D, 0xD5, 0x4E, 0xA9, 0x6C, 0x56, 0xF4, 0xEA, 0x65, 0x7A, 0xAE, 0x08,
                         0xBA, 0x78, 0x25, 0x2E, 0x1C, 0xA6, 0xB4, 0xC6, 0xE8, 0xDD, 0x74, 0x1F, 0x4B, 0xBD, 0x8B, 0x8A,
                         0x70, 0x3E, 0xB5, 0x66, 0x48, 0x03, 0xF6, 0x0E, 0x61, 0x35, 0x57, 0xB9, 0x86, 0xC1, 0x1D, 0x9E,
                         0xE1, 0xF8, 0x98, 0x11, 0x69, 0xD9, 0x8E, 0x94, 0x9B, 0x1E, 0x87, 0xE9, 0xCE, 0x55, 0x28, 0xDF,
                         0x8C, 0xA1, 0x89, 0x0D, 0xBF, 0xE6, 0x42, 0x68, 0x41, 0x99, 0x2D, 0x0F, 0xB0, 0x54, 0xBB, 0x16 }
do i = 0 to 15
   result.byte[i] = SBOX.byte[x.byte[i]]
return(result)
```

ui 8_CLAMP(x)

Let x be a signed integer value.

Return the value x in 8-bit unsigned integer format.

- If the value of the element is greater than 28-1 the result saturates to 28-1 and SAT is set to 1.
- If the value of the element is less than 0 the result saturates to 0 and SAT is set to 1.

ui 16_CLAMP(x)

Let x be a signed integer value.

Return the value x in 16-bit unsigned integer format.

- If the value of the element is greater than 2^{16} -1 the result saturates to 2^{16} -1 and SAT is set to 1.
- If the value of the element is less than 0 the result saturates to 0 and SAT is set to 1.

ui 32_CLAMP(x)

Let x be a signed integer value.

Return the value x in 32-bit unsigned integer format.

- If the value of the element is greater than 2³²-1 the result saturates to 2³²-1 and SAT is set to 1.
- If the value of the element is less than 0 the result saturates to 0 and SAT is set to 1.

ui 32_CONVERT_FROM_BFP32(x, y)

Let x be a single-precision floating-point value. Let y be an unsigned integer value.

```
si gn
                  \leftarrow x. bi t[0]
                  \leftarrow x. bi t[1:8]
exp
frac. bi t[0: 22] \leftarrow x. bi t[9: 31]
frac. bi t[23:30] \leftarrow 0b0000\_0000
if exp=255 & frac! =0 then return 0x0000_0000
                                                        // NaN operand
if exp=255 & frac=0 then do
                                                         // infinity operand
   VSCR. SAT \leftarrow 1
   return (sign=1) ? 0x0000_0000 : 0xFFFF_FFF
end
                                                        // large operand
if (exp+Y-127)>31 then do
   VSCR. SAT \leftarrow 1
   return (sign=1) ? 0x0000_0000 : 0xFFFF_FFF
if (exp+Y-127) < 0 then return 0x0000\_0000
                                                        // -1.0 < value < 1.0
                                                        // value rounds to 0
if sign=1 then do
                                                        // negative operand
   VSCR. SAT \leftarrow 1
   return 0x0000_0000
si gni fi cand. bi t[0: 31] \leftarrow 0x0000_0000
si gni fi cand. bi t[32]
                          ← 0b1
significand.bit[33:63] \leftarrow frac
do i = 1 to 31-(exp+Y-127)
   significand = significand >> 1
return CHOP32(significand)
```

6.3 Vector Facility Registers

. qword																													
. dword[0]												. dword[1]																	
. word[0] . word[1]										. word[2]								. word[3]											
. hwor	. hword[0] . hword[1]]		hwor	^d[2]	. hword[3]				. hword[4]				. hword[5]				. hword[6]			. hword[7]]	
.byte[0]	. byte[1]	. by	te[2]	. byt	e[3]	. byt	e[4]	. byt	e[5]	. byte[6] . byte[7]		.byte[6] .byte[7]		. byte[8] . byte[9] . byte[10] . byte[11		.byte[8] .byte[9]		. byte[10] . byte[11]] . byte[12]		2] . byte[1		. byte	e[14]	. byte	:[15]		
. ni bbl e. ni bbl e	. ni bbl e . ni bbl	e. ni bbl	e . ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	e. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	e. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e	. ni bbl e						
0 4	8 12	16	20	24	28	32	36	40	44	48	52	56	60	64	68	72	76	80	84	88	92	96	100	104	108	112	116	120	124

Figure 97. Vector-Scalar Register elements

6.3.1 Vector-Scalar Registers

The *Vector* instructions described in Chapter 6 are defined to operate on the higher-numbered 32 Vector-Scalar Registers (VSRs 32-63), formerly known as Vector Registers (VRs 0-31). See Figure 98. All computations and other data manipulation are performed on data residing in VSRs 32-63, and results are placed into one of VSRs 32-63.

VSR[32] (formerly VR[0])	
VSR[33] (formerly VR[1])	
VSR[62] (formerly VR[30])	
VSR[63] (formerly VR[31])	
0	127

Figure 98. Vector-Scalar Registers

Depending on the instruction, the contents of a VSR are interpreted as a sequence of equal-length elements (bytes, halfwords, or words) or as a quadword. Each of the elements is aligned within the VSR, as shown in Figure 97. Many instructions perform a given operation in parallel on all elements in a VSR. Depending on the instruction, a byte, halfword, or word element can be interpreted as a signed-integer, an unsigned-integer, or a logical value; a word element can also be interpreted as a single-precision floating-point value. In the instruction descriptions, phrases like "signed-integer word element" are used as shorthand for "word element, interpreted as a signed-integer".

Load and Store instructions are provided that transfer a byte, halfword, word, or quadword between storage and a VSR.

6.3.2 Vector Status and Control Register

The Vector Status and Control Register (VSCR) is a special 32-bit register (not an SPR) that is read and written in a manner similar to the FPSCR in the Power ISA scalar floating-point unit. Special instructions (*mfvscr* and *mtvscr*) are provided to move the VSCR from and to a VSR. When moved to or from a VSR, the 32-bit VSCR is right justified in the 128-bit VSR. When moved to a VSR, bits 0:95 of the VSR are cleared (set to 0).



Figure 99. Vector Status and Control Register

The bit definitions for the VSCR are as follows.

Bit(s) Description

96:110 Reserved

111 **Vector Non-Java Mode** (NJ)

This bit controls how denormalized values are handled by *Vector Floating-Point* instructions.

- 0 Denormalized values are handled as specified by Java and the IEEE standard; see Section 6.6.1.
- If an element in a source VSR contains a denormalized value, the value 0 is used instead. If an instruction causes an Underflow Exception, the corresponding element in the target VSR is set to 0. In both cases the 0 has the same sign as the denormalized or underflowing value.

112:126 Reserved

127 **Vector Saturation (SAT)**

Every vector instruction having "Saturate" in its name implicitly sets this bit to 1 if any result of that instruction "saturates"; see Section 6.8. *mtvscr* can alter this bit explicitly. This bit is sticky; that is, once set to 1 it remains set to 1 until it is set to 0 by an *mtvscr* instruction.

After the *mfvscr* instruction executes, the result in the target VSR will be architecturally precise. That is, it will reflect all updates to the SAT bit that could have been made by vector instructions logically preceding it in the program flow, and further, it will not reflect any SAT updates that may be made to it by vector instructions logically following it in the program flow. To implement this, processors may choose to make the mfvscr instruction execution serializing within the vector unit, meaning that it will stall vector instruction execution until all preceding vector instructions are complete and have updated the architectural machine state. This is permitted in order to simplify implementation of the sticky status bit (SAT) which would otherwise be difficult to implement in an out-of-order execution machine. The implication of this is that reading the VSCR can be much slower than typical Vector instructions, and therefore care must be taken in reading it, as advised in Section 6.5.1, to avoid performance problems.

The *mtvscr* is context synchronizing. This implies that all Vector instructions logically preceding an *mtvscr* in the program flow will execute in the architectural context (NJ mode) that existed prior to completion of the *mtvscr*, and that all instructions logically following the *mtvscr* will execute in the new context (NJ mode) established by the *mtvscr*.

6.3.3 VR Save Register

The VR Save Register (VRSAVE) is a 32-bit register in the fixed-point processor provided for application and operating system use; see Section 3.2.3.

Programming Note —

VRSAVE can be used to indicate which VSRs are currently being used by a program. If this is done, the operating system could save only those VSRs when an "interrupt" occurs (see Book III), and could restore only those VSRs when resuming the interrupted program.

If this approach is taken it must be applied rigorously; if a program fails to indicate that a given VSR is in use, software errors may occur that will be difficult to detect and correct because they are timing-dependent.

Some operating systems save and restore VRSAVE only for programs that also use other VSRs.

6.4 Vector Storage Access Operations

The Vector Storage Access instructions provide the means by which data can be copied from storage to a VSR or from a VSR to storage. Instructions are provided that access byte, halfword, word, and quadword storage operands. These instructions differ from the fixed-point and floating-point Storage Access instructions in that vector storage operands are assumed to be aligned, and vector storage accesses are performed as if the appropriate number of low-order bits of the specified effective address (EA) were zero. For example, the low-order bit of EA is for halfword Vector Storage Access instructions, and the low-order four bits of EA are ignored for quadword Vector Storage Access instructions. The effect is to load or store the storage operand of the specified length that contains the byte addressed by EA.

If a storage operand is unaligned, additional instructions must be used to ensure that the operand is correctly placed in a VSR or in storage. Instructions are provided that shift and merge the contents of two VSRs, such that an unaligned quadword storage operand can be copied between storage and the VSRs in a relatively efficient manner.

As shown in Figure 97, the elements in VSRs are numbered; the high-order (or most significant) byte element is numbered 0 and the low-order (or least significant) byte element is numbered 15. The numbering affects the values that must be placed into the permute control vector for the *Vector Permute* instruction in order for that instruction to achieve the desired effects, as illustrated by the examples in the following subsections.

A vector quadword *Load* instruction for which the effective address (EA) is quadword-aligned places the byte in storage addressed by EA into byte element 0 of the target VSR, the byte in storage addressed by EA+1 into byte element 1 of the target VSR, etc. Similarly, a vector quadword *Store* instruction for which the EA is quadword-aligned places the contents of byte element 0 of the source VSR into the byte in storage addressed by EA, the contents of byte element 1 of the source VSR into the byte in storage addressed by EA+1, etc.

Figure 100 shows an aligned quadword in storage. Figure 101 shows the result of loading that quadword into a VSR or, equivalently, shows the contents that must be in a VSR if storing that VSR is to produce the storage contents shown in Figure 100.

When an aligned byte, halfword, or word storage operand is loaded into a VSR, the element (byte, halfword, or word respectively) that receives the data is the element that would have received the data had the entire aligned quadword containing the storage operand addressed by EA been loaded. Similarly, when a byte, halfword, or word element in a VSR is stored into an aligned storage operand (byte, halfword, or word respectively), the element selected to be stored is the element that would have been stored into the storage operand addressed by EA had the entire VSR been stored to the aligned quadword containing the storage operand addressed by EA. (Byte storage operands are always aligned.)

For aligned byte, halfword, and word storage operands, if the corresponding element number is known when the program is written, the appropriate *Vector Splat* and *Vector Permute* instructions can be used to copy or replicate the data contained in the storage operand after loading the operand into a VSR. An example of this is given in the Programming Note for *Vector Splat*; see page 297. Another example is to replicate the element across an entire VSR before storing it into an arbitrary aligned storage operand of the same length; the replication ensures that the correct data are stored regardless of the offset of the storage operand in its aligned quadword in storage.




Figure 100. Aligned quadword storage operand




Figure 101.VSR contents for aligned quadword Load or Store




Figure 102.Unaligned quadword storage operand

Vhi												00	01	02	03	04
VIo	05	06	07	08	09	0A	0B	0C	0D	0E	0F					
Vt, Vs	00	01	02	03	04	05	06	07	80	09	0A	0B	0C	0D	0E	0F

Figure 103.VSR contents

6.4.1 Accessing Unaligned Storage Operands

Figure 102 shows an unaligned quadword storage operand that spans two aligned quadwords. In the remainder of this section, the aligned quadword that contains the most significant bytes of the unaligned quadword is called the most significant quadword (MSQ) and the aligned quadword that contains the least significant bytes of the unaligned quadword is called the least significant quadword (LSQ). Because the Vector Storage Access instructions ignore the low-order bits of the effective address, the unaligned quadword cannot be transferred between storage and a VSR using a single instruction. The remainder of this section gives examples of accessing unaligned quadword storage operands. Similar sequences can be used to access unaligned halfword and word storage operands.

Programming Note

The sequence of instructions given below is one approach that can be used to load the unaligned quadword shown in Figure 102 into a VSR. In Figure 103 Vhi and Vlo are the VSRs that will receive the most significant quadword and least significant quadword respectively. VSR[VRT+32] is the target VSR.

After the two quadwords have been loaded into Vhi and Vlo, using Load Vector Indexed instructions, the alignment is performed by shifting the 32-byte quantity Vhi || Vlo left by an amount determined by the address of the first byte of the desired data. The shifting is done using a Vector Permute instruction for which the permute control vector is generated by a Load Vector for Shift Left instruction. The Load Vector for Shift Left instruction uses the same address specification as the Load Vector Indexed instruction that loads the Vhi register; this is the address of the desired unaligned quadword.

The following sequence of instructions copies the unaligned quadword storage operand into register Vt.

```
# Assumptions:

# Rb != 0 and contents of Rb = 0xB

Ivx Vhi, 0, Rb # Ioad MSQ

Ivsl Vp, 0, Rb # set permute control vector addi Rb, Rb, 16 # address of LSQ

Ivx VIo, 0, Rb # Ioad LSQ

vperm Vt, Vhi, VIo, Vp # align the data
```

The procedure for storing an unaligned quadword is essentially the reverse of the procedure for loading one. However, a read-modify-write sequence is required that inserts the source quadword into two aligned quadwords in storage. The quadword to be stored is assumed to be in Vs; see Figure 103 The contents of Vs are shifted right and split into two parts, each of which is merged (using a Vector Select instruction) with the current contents of the two aligned quadwords (MSQ and LSQ) that will contain the most significant bytes and least significant respectively, of the unaligned quadword. The resulting two quadwords are stored using Store Vector Indexed instructions. A Load Vector for Shift Right instruction is used to generate the permute control vector that is used for the shifting. A single register is used for the "shifted" contents; this is possible because the "shifting" is done by means of a right rotation. The rotation is accomplished by specifying Vs for both components of the Vector Permute instruction. In addition, the same permute control vector is used on a sequence of 1s and 0s to generate the mask used by the Vector Select instructions that do the merging.

The following sequence of instructions copies the contents of Vs into an unaligned quadword in storage.

```
# Assumptions:
\# Rb != 0 and contents of Rb = 0xB
lvx
          Vhi, O, Rb
                           # load current MSQ
lvsr
          Vp, 0, Rb
                            # set permute control vector
          Rb, Rb, 16
                          # address of LSQ
addi
          VI o, 0, Rb
                           # load current LSQ
Ιvx
vspl ti sb V1s, -1
                            # generate the select mask bits
vspl ti sb V0s, 0
          Vmask,\,VOs,\,V1s,\,Vp\ \#\ generate\ the\ select\ mask
vperm
vperm
          Vs, Vs, Vs, Vp
                           # right rotate the data
          VIo, Vs, VIo, Vmask # insert LSQ component
vsel
          Vhi, Vhi, Vs, Vmask # insert MSQ component
vsel
stvx
          VI o, 0, Rb
                           # store LSQ
          Rb, Rb, -16
                            # address of MSQ
addi
                            # store MSQ
          Vhi, 0, Rb
stvx
```

6.5 Vector Integer Operations

Many of the instructions that produce fixed-point integer results have the potential to compute a result value that cannot be represented in the target format. When this occurs, this unrepresentable intermediate value is converted to a representable result value using one of the following methods.

- The high-order bits of the intermediate result that do not fit in the target format are discarded. This method is used by instructions having names that include the word "Modulo".
- 2. The intermediate result is converted to the nearest value that is representable in the target format (i.e., to the minimum or maximum representable value, as appropriate). This method is used by instructions having names that include the word "Saturate". An intermediate result that is forced to the minimum or maximum representable value as just described is said to "saturate".

An instruction for which an intermediate result saturates causes SAT to be set to 1; see Section 6.3.2.

3. If the intermediate result includes non-zero fraction bits it is rounded up to the nearest fixed-point integer value. This method is used by the six Vector Average Integer instructions and by the Vector Multiply-High-Round-Add Signed Halfword Saturate instruction. The latter instruction then uses method 2, if necessary.

Programming Note

Because SAT is sticky, it can be used to detect whether any instruction in a sequence of "Saturate"-type instructions produced an inexact result due to saturation. For example, the contents of the VSCR can be copied to a VSR (*mfvscr*), bits other than SAT can be cleared in the VSR (*vand* with a constant), the result can be compared to zero setting CR6 (*vcmpequb*.), and a branch can be taken according to whether SAT was set to 1 (*Branch Conditional* that tests CR field 6).

Testing SAT after each "Saturate"-type instruction would degrade performance considerably. Alternative techniques include the following:

- Retain sufficient information at "checkpoints" that the sequence of computations performed between one checkpoint and the next can be redone (more slowly) in a manner that detects exactly when saturation occurs. Test SAT only at checkpoints, or when redoing a sequence of computations that saturated.
- Perform intermediate computations using an element length sufficient to prevent saturation, and then use a Vector Pack Integer Saturate instruction to pack the final result to the desired length. (Vector Pack Integer Saturate causes results to saturate if necessary, and sets SAT to 1 if any result saturates.)

6.5.1 Integer Saturation

Saturation occurs whenever the result of a saturating instruction does not fit in the result field. Unsigned saturation clamps results to zero (0) on underflow and to the maximum positive integer value (2^n -1, e.g. 255 for byte fields) on overflow. Signed saturation clamps results to the smallest representable negative number (-2^{n-1} , e.g. -128 for byte fields) on underflow, and to the largest representable positive number (2^{n-1} -1, e.g. +127 for byte fields) on overflow.

In most cases, the simple maximum/minimum saturation performed by the vector instructions is adequate. However, sometimes, e.g. in the creation of very high quality images, more complex saturation functions must be applied. To support this, the Vector facility provides a mechanism for detecting that saturation has occurred. The VSCR has a bit, SAT, which is set to a one (1) anytime any field in a saturating instruction saturates. SAT can only be cleared by explicitly writing zero to it. Thus SAT accumulates a summary result of any integer overflow or underflow that occurs on a saturating instruction.

Borderline cases that generate results equal to saturation values, for example unsigned 0+0=0 and unsigned byte 1+254=255, are not considered saturation conditions and do not cause SAT to be set.

SAT can be set by the following types of instructions:

- Move To VSCR
- Vector Add Integer with Saturation
- Vector Subtract Integer with Saturation
- Vector Multiply-Add Integer with Saturation
- Vector Multiply-Sum with Saturation
- Vector Sum-Across with Saturation
- Vector Pack with Saturation
- Vector Convert to Fixed-point with Saturation

Note that only instructions that explicitly call for "saturation" can set SAT. "Modulo" integer instructions and floating-point arithmetic instructions never set SAT.

Programming Note

The SAT state can be tested and used to alter program flow by moving the VSCR to a VSR (with *mfvscr*), then masking out bits 0:126 (to clear undefined and reserved bits) and performing a vector compare equal-to unsigned byte w/record (*vcmpequb*.) with zero to get a testable value into the condition register for consumption by a subsequent branch.

Since mfvscr will be slow compared to other Vector instructions, reading and testing SAT after each instruction would be prohibitively expensive. Therefore, software is advised to employ strategies that minimize checking SAT. For example: checking SAT periodically backtracking to the last checkpoint to identify exactly which field in which instruction saturated; or, working in an element size sufficient to prevent any overflow or underflow during intermediate calculations, then packing down to the desired element size as the final operation (the vector pack instruction saturates the results and updates SAT when a loss of significance is detected).

6.6 Vector Floating-Point Operations

6.6.1 Floating-Point Overview

Unless NJ=1 (see Section 6.3.2), the floating-point model provided by the Vector Facility conforms to The Java Language Specification (hereafter referred to as "Java"), which is a subset of the default environment specified by the IEEE standard (i.e., by ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic"). For aspects floating-point behavior that are not defined by Java but are defined by the IEEE standard, vector floating-point conforms to the IEEE standard. For aspects of floating-point behavior that are defined neither by Java nor by the IEEE standard but are defined by the "C9X Floating-Point Proposal" (hereafter referred to as "C9X"), vector floating-point conforms to C9X.

The single-precision floating-point data format, value representations, and computational models defined in Chapter 4. "Floating-Point Facility" on page 135 apply to vector floating-point except as follows.

- In general, no status bits are set to reflect the results of floating-point operations. The only exception is that SAT may be set by the Vector Convert To Fixed-Point Word instructions.
- With the exception of the two Vector Convert To Fixed-Point Word instructions and three of the four Vector Round to Floating-Point Integer instructions, all vector floating-point instructions that round use the rounding mode Round to Nearest.
- Floating-point exceptions (see Section 6.6.2) cannot cause the system error handler to be invoked.

Programming Note

If a function is required that is specified by the IEEE standard, is not supported by the Vector Facility, and cannot be emulated satisfactorily using the functions that are supported by the Vector Facility, the functions provided by the Floating-Point Facility should be used; see Chapter 4.

6.6.2 Floating-Point Exceptions

The following floating-point exceptions may occur during execution of vector floating-point instructions.

- NaN Operand Exception
- Invalid Operation Exception
- Zero Divide Exception
- Log of Zero Exception
- Overflow Exception
- Underflow Exception

If an exception occurs, a result is placed into the corresponding target element as described in the following subsections. This result is the default result specified by Java, the IEEE standard, or C9X, as applicable.

Recall that denormalized source values are treated as if they were zero when NJ=1. This has the following consequences regarding exceptions.

- Exceptions that can be caused by a zero source value can be caused by a denormalized source value when NJ=1.
- Exceptions that can be caused by a nonzero source value cannot be caused by a denormalized source value when NJ=1.

6.6.2.1 NaN Operand Exception

A NaN Operand Exception occurs when a source value for any of the following instructions is a NaN.

- A vector instruction that would normally produce floating-point results
- Either of the two Vector Convert To Fixed-Point Word instructions
- Any of the four Vector Floating-Point Compare instructions

The following actions are taken:

If the vector instruction would normally produce floating-point results, the corresponding result is a source NaN selected as follows. In all cases, if the selected source NaN is a Signaling NaN it is converted to the corresponding Quiet NaN (by setting the high-order bit of the fraction field to 1) before being placed into the target element.

if the element in VSR[VRA+32] is a NaN
then the result is that NaN
else if the element in VSR[VRB+32] is a NaN
then the result is that NaN
else if the element in VSR[VRC+32] is a NaN
then the result is that NaN
else if Invalid Operation exception
(Section 6.6.2.2)
then the result is the QNaN 0x7FC0_0000

If the instruction is either of the two *Vector Convert To Fixed-Point Word* instructions, the corresponding result is $0x0000_0000$. SAT is not affected.

If the instruction is *Vector Compare Bounds Floating-Point*, the corresponding result is 0x0000_0000.

If the instruction is one of the other *Vector Floating-Point Compare* instructions, the corresponding result is $0x0000_0000$.

6.6.2.2 Invalid Operation Exception

An Invalid Operation Exception occurs when a source value or set of source values is invalid for the specified operation. The invalid operations are:

- Magnitude subtraction of infinities
- Multiplication of infinity by zero
- Reciprocal square root estimate of a negative, nonzero number or -infinity.
- Log base 2 estimate of a negative, nonzero number or -infinity.

The corresponding result is the QNaN 0x7FC0_0000.

6.6.2.3 Zero Divide Exception

A Zero Divide Exception occurs when a Vector Reciprocal Estimate Floating-Point or Vector Reciprocal Square Root Estimate Floating-Point instruction is executed with a source value of zero.

The corresponding result is an infinity, where the sign is the sign of the source value.

6.6.2.4 Log of Zero Exception

A Log of Zero Exception occurs when a *Vector Log Base 2 Estimate Floating-Point* instruction is executed with a source value of zero.

The corresponding result is -Infinity.

6.6.2.5 Overflow Exception

An Overflow Exception occurs under either of the following conditions.

- For a vector instruction that would normally produce floating-point results, the magnitude of what would have been the result if the exponent range were unbounded exceeds that of the largest finite floating-point number for the target floating-point format.
- For either of the two Vector Convert To Fixed-Point Word instructions, either a source value is an infinity or the product of a source value and 2^{UIM} is a number too large in magnitude to be represented in the target fixed-point format.

The following actions are taken:

- If the vector instruction would normally produce floating-point results, the corresponding result is an infinity, where the sign is the sign of the intermediate result.
- If the instruction is Vector Convert To Unsigned Fixed-Point Word Saturate, the corresponding result is 0xFFFF_FFFF if the source value is a positive number or +infinity, and is 0x0000_0000 if the source value is a negative number or -infinity. SAT is set to 1.
- If the instruction is Vector Convert To Signed Fixed-Point Word Saturate, the corresponding result is 0x7FFF_FFFF if the source value is a positive number or +infinity., and is 0x8000_0000 if the source value is a negative number or -infinity. SAT is set to 1.

6.6.2.6 Underflow Exception

An Underflow Exception can occur only for vector instructions that would normally produce floating-point results. It is detected before rounding. It occurs when a nonzero intermediate result computed as though both the precision and the exponent range were unbounded is less in magnitude than the smallest normalized floating-point number for the target floating-point format.

The following actions are taken:

- If NJ=0, the corresponding result is the value produced by denormalizing and rounding the intermediate result.
- 2. If NJ=1, the corresponding result is a zero, where the sign is the sign of the intermediate result.

6.7 Vector Storage Access Instructions

The *Vector Storage Access* instructions compute the effective address (EA) of the storage to be accessed as described in Section 1.10.3, "Effective Address Calculation" on page 30. The low-order bits of the EA that would correspond to an unaligned storage operand are ignored.

The Load Vector Element Indexed and Store Vector Element Indexed instructions transfer a byte, halfword, or word element between storage and a VSR. The Load Vector Indexed and Store Vector Indexed instructions transfer an aligned quadword between storage and a VSR.

6.7.1 Storage Access Exceptions

Storage accesses will cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

6.7.2 Vector Load Instructions

The aligned byte, halfword, word, or quadword in storage addressed by EA is loaded into VSR[VRT+32].

- Programming Note

The Load Vector Element instructions load the specified element into the same location in the target register as the location into which it would be loaded using the Load Vector instruction.

Load Vector Element Byte Indexed X-form

Ivebx VRT,RA,RB

31	VRT	RA	RB	7	/
0	6	11	16	21	31

```
if MSR. VEC=0 then Vector_Unavailable()
```

$$EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$$

eb $\leftarrow EA. bit[60:63]$

VSR[VRT+32] ← undefined

if Big-Endian byte ordering then VSR[VRT+32]. byte[eb] \leftarrow MEM(EA, 1)

el se

VSR[VRT+32]. byte[15-eb] \leftarrow MEM(EA, 1)

Let EA be the sum (RA|0) + (RB).


Let eb be bits 60:63 of EA.

If Big-Endian byte ordering is used for the storage access, the contents of the byte in storage at address EA are placed into byte eb of VSR[VRT+32]. The remaining bytes of VSR[VRT+32] are set to undefined values.

If Little-Endian byte ordering is used for the storage access, the contents of the byte in storage at address EA are placed into byte 15-eb of VSR[VRT+32]. The remaining bytes of VSR[VRT+32] are set to undefined values.

Special Registers Altered:

None



Load Vector Element Halfword Indexed X-form

lvehx VRT,RA,RB

31	VRT	RA	RB	39	/
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$ $EA \leftarrow EA \& Oxffff_ffff_ffff$ $eb \leftarrow EA. bit[60:63]$

VSR[VRT+32] ← undefined if Big-Endian byte ordering then VSR[VRT+32]. byte[eb: eb+1] \leftarrow MEM(EA, 2) el se VSR[VRT+32]. byte[14-eb: 15-eb] \leftarrow MEM(EA, 2)

Let EA be the result of ANDing 0xFFFF_FFFF_FFFE with the sum (RA|0) + (RB).

Let eb be bits 60:63 of EA.

If Big-Endian byte ordering is used for the storage access,


- the contents of the byte in storage at address EA are placed into byte eb of VSR[VRT+32],
- the contents of the byte in storage at address EA+1 are placed into byte eb+1 of VSR[VRT+32], and
- the remaining bytes of VSR[VRT+32] are set to undefined values.

If Little-Endian byte ordering is used for the storage access,

- the contents of the byte in storage at address EA are placed into byte 15-eb of VSR[VRT+32],
- the contents of the byte in storage at address EA+1 are placed into byte 14-eb of VSR[VRT+32], and
- the remaining bytes of VSR[VRT+32] are set to undefined values.

Special Registers Altered:

None



Load Vector Element Word Indexed X-form

if MSR.VEC=0 then Vector_Unavailable()

 $\mathsf{EA} \; \leftarrow \; ((\mathsf{RA=0}) \; ? \; \mathsf{0} \; : \; \mathsf{GPR}[\mathsf{RA}]) \; + \; \mathsf{GPR}[\mathsf{RB}]$

EA ← EA & OxFFFF_FFFF_FFFC

 $eb \leftarrow EA. bit[60:63]$

VSR[VRT+32] ← undefined
if Big-Endian byte ordering then
VSR[VRT+32].byte[eb:eb+3] ← MEM(EA, 4)
el se
VSR[VRT+32].byte[12-eb:15-eb] ← MEM(EA, 4)

Let EA be the result of ANDing $0xFFFF_FFFF_FFFC$ with the sum (RA|0) + (RB).

Let eb be bits 60:63 of EA.

If Big-Endian byte ordering is used for the storage access,

- the contents of the byte in storage at address EA are placed into byte eb of VSR[VRT+32],
- the contents of the byte in storage at address EA+1 are placed into byte eb+1 of VSR[VRT+32],
- the contents of the byte in storage at address EA+2 are placed into byte eb+2 of VSR[VRT+32],
- the contents of the byte in storage at address EA+3 are placed into byte eb+3 of VSR[VRT+32], and
- the remaining bytes of VSR[VRT+32] are set to undefined values.

If if Little-Endian byte ordering is used for the storage access,

- the contents of the byte in storage at address EA are placed into byte 15-eb of VSR[VRT+32],
- the contents of the byte in storage at address EA+1 are placed into byte 14-eb of VSR[VRT+32],
- the contents of the byte in storage at address EA+2 are placed into byte 13-eb of VSR[VRT+32],
- the contents of the byte in storage at address EA+3 are placed into byte 12-eb of VSR[VRT+32], and
- the remaining bytes of VSR[VRT+32] are set to undefined values.

Special Registers Altered:

None

Register Data Lay	out for Ivewx		
src1	GPR[RA]		
src2	GPR[RB]		
resul t		VSR[VRT+32]	
0		63	

Load Vector Indexed X-form

lvx VRT,RA,RB

31	VRT	RA	RB	103	/
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$$

 $EA \leftarrow EA \& 0xFFFF_FFFF_FFFF$

 $VSR[VRT+32] \leftarrow MEM(EA, 16)$

Let EA be the result of ANDing $0xFFFF_FFFF_FFFF_$ with the sum (RA|0) + (RB).

The contents of the quadword in storage at address EA are placed into VSR[VRT+32].

Special Registers Altered:

None

Load Vector Indexed Last X-form

Ivxl VRT,RA,RB

31	VRT	RA	RB	359	/
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

EA ← EA & OxFFFF_FFFF_FFFO

 $VSR[VRT+32] \leftarrow MEM(EA, 16)$

mark_as_not_likely_to_be_needed_again_anytime_soon(EA)

Let EA be the result of ANDing $0xFFFF_FFFF_FFFF_FFF0$ with the sum (RA|0) + (RB).


The contents of the quadword in storage at address EA are placed into VSR[VRT+32].

IvxI provides a hint that the quadword in storage addressed by EA will probably not be needed again by the program in the near future.

Special Registers Altered:

None

Register Data Layout for Ivx & IvxI



- Programming Note

On some implementations, the hint provided by the *IvxI* instruction and the corresponding hint provided by the *stvxI* instruction are applied to the entire cache block containing the specified quadword. On such implementations, the effect of the hint may be to cause that cache block to be considered a likely candidate for replacement when space is needed in the cache for a new block. Thus, on such implementations, the hint should be used with caution if the cache block containing the quadword also contains data that may be needed by the program in the near future. Also, the hint may be used before the last reference in a sequence of references to the quadword if the subsequent references are likely to occur sufficiently soon that the cache block containing the quadword is not likely to be displaced from the cache before the last reference.

6.7.3 Vector Store Instructions

Some portion or all of the contents of VSR[VRS+32] are stored into the aligned byte, halfword, word, or quadword in storage addressed by EA.

Programming Note —

The Store Vector Element instructions store the specified element into the same storage location as the location into which it would be stored using the Store Vector instruction.

Store Vector Element Byte Indexed X-form

stvebx VRS,RA,RB

31	VRS	RA	RB	135	/
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$$

 $eb \leftarrow EA. bit[60:63]$

if Big-Endian byte ordering then
 MEM(EA, 1) ← VSR[VRS+32].byte[eb]
else

 $MEM(EA, 1) \leftarrow VSR[VRS+32].byte[15-eb]$

Let EA be the sum (RA|0) + (RB).

Let eb be bits 60:63 of EA.

If Big-Endian byte ordering is used for the storage access, the contents of byte eb of VSR[VRS+32] are placed in the byte in storage at address EA.

If Little-Endian byte ordering is used for the storage access, the contents of byte 15-eb of VSR[VRS+32] are placed in the byte in storage at address EA.


Special Registers Altered:

None

Programming Note

Unless bits 60:63 of the address are known to match the byte offset of the subject byte element in VSR[VRS+32], software should use *Vector Splat* to splat the subject byte element before performing the store.

Register Data Layout for stvebx



Store Vector Element Halfword Indexed X-form

VRS,RA,RB stvehx

31	VRS	RA	RB	167	/
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$ $EA \leftarrow EA \& Oxffff_ffff_ffff_fff$ $eb \leftarrow EA. bit[60:63]$

if Big-Endian byte ordering then $MEM(EA, 2) \leftarrow VSR[VRS+32]. byte[eb: eb+1]$ $MEM(EA, 2) \leftarrow VSR[VRS+32][14-eb:15-eb]$

Let EA be the result of ANDing 0xFFFF_FFFF_FFFF_FFFE with the sum (RA|0) + (RB).

Let eb be bits 60:63 of EA.

If Big-Endian byte ordering is used for the storage access,

- the contents of byte eb of VSR[VRS+32] are placed in the byte in storage at address EA, and
 - the contents of byte eb+1 of VSR[VRS+32] are placed in the byte in storage at address EA+1.

If Little-Endian byte ordering is used for the storage access,

- the contents of byte 15-eb of VSR[VRS+32] are placed in the byte in storage at address EA, and
 - the contents of byte 14-eb of VSR[VRS+32] are placed in the byte in storage at address EA+1.


Special Registers Altered:

None

Programming Note

Unless bits 60:62 of the address are known to match the halfword offset of the subject halfword element in VSR[VRS+32] software should use Vector Splat to splat the subject halfword element before performing the store.

Register Data Layout for stvehx



Store Vector Element Word Indexed X-form

stvewx VRS,RA,RB

31	VRS	RA	RB	199	1
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

EA ← EA & OxFFFF_FFFF_FFFC

eb ← EA. bi t[60:63]

if Big-Endian byte ordering then
 MEM(EA, 4) ← VSR[VRS+32]. byte[eb: eb+3]

el se

 $MEM(EA, 4) \leftarrow VSR[VRS+32]. byte[12-eb: 15-eb]$

Let EA be the result of ANDing $0xFFFF_FFFF_FFFC$ with the sum (RA|0) + (RB).

Let eb be bits 60:63 of EA.

If Big-Endian byte ordering is used for the storage access,

- the contents of byte eb of VSR[VRS+32] are placed in the byte in storage at address EA,
- the contents of byte eb+1 of VSR[VRS+32] are placed in the byte in storage at address EA+1,
- the contents of byte eb+2 of VSR[VRS+32] are placed in the byte in storage at address EA+2, and
- the contents of byte eb+3 of VSR[VRS+32] are placed in the byte in storage at address EA+3.

If Little-Endian byte ordering is used for the storage access,

- the contents of byte 15-eb of VSR[VRS+32] are placed in the byte in storage at address EA,
- the contents of byte 14-eb of VSR[VRS+32] are placed in the byte in storage at address EA+1,
- the contents of byte 13-eb of VSR[VRS+32] are placed in the byte in storage at address EA+2, and
- the contents of byte 12-eb of VSR[VRS+32] are placed in the byte in storage at address EA+3.


Special Registers Altered:

None

Programming Note

Unless bits 60:61 of the address are known to match the word offset of the subject word element in VSR[VRS+32], software should use *Vector Splat* to splat the subject word element before performing the store.

Register Data Layout for stvewx



Store Vector Indexed X-form

stvx VRS,RA,RB

ſ	31	VRS	RA	RB	231	/
	0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\begin{split} \mathsf{EA} &\leftarrow ((\mathsf{RA=0}) \ ? \ \mathsf{0} : \ \mathsf{GPR[RA]}) \ + \ \mathsf{GPR[RB]} \\ \mathsf{EA} &\leftarrow \ \mathsf{EA} \ \& \ \mathsf{0xFFFF_FFFF_FFFF} \end{split}$$

 $MEM(EA, 16) \leftarrow VSR[VRS+32]$

Let EA be the result of ANDing $0xFFFF_FFFF_FFFF_FFF0$ with the sum (RA|0) + (RB).

The contents of VSR[VRS+32] are placed into the quadword in storage at address EA.

Special Registers Altered:

None

Store Vector Indexed Last X-form

stvxl VRS,RA,RB

31	VRS	RA	RB	487	/
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\mathsf{EA} \, \leftarrow \, ((\mathsf{RA=0}) \, ? \, \mathsf{0} \, : \, \mathsf{GPR[RA]}) \, + \, \mathsf{GPR[RB]}$$

 $EA \leftarrow EA \& 0xFFFF_FFFF_FFFO$

 $MEM(EA, 16) \leftarrow VSR[VRS+32]$

mark_as_not_likely_to_be_needed_again_anytime_soon(EA)

Let EA be the result of ANDing $0xFFFF_FFFF_FFFF_FFF0$ with the sum (RA|0) + (RB).

The contents of VSR[VRS+32] are placed into the quadword in storage at address EA.

stvxI provides a hint that the quadword in storage addressed by EA will probably not be needed again by the program in the near future.


Special Registers Altered:

None

Programming Note

See the Programming Note for the *IvxI* instruction on page 276.

Register Data Layout for stvx & stvxl



 src3
 VSR[VRS+32]

 0
 63

 127

6.7.4 Vector Alignment Support Instructions

Programming Note

The *IvsI* and *IvsI* instructions can be used to create the permute control vector to be used by a subsequent vperm instruction (see page 301). Let X and Y be the contents of VSR[VRA+32] and VSR[VRB+32] specified by the vperm. The control vector created by IvsI causes the vperm to select the high-order 16 bytes of the result of shifting the 32-byte value X || Y left by sh bytes. The control vector created by IvsI causes the vperm to select the low-order 16 bytes of the result of shifting X || Y right by sh bytes.

Programming Note

Examples of uses of *IvsI*, *Ivsr*, and *vperm* to load and store unaligned data are given in Section 6.4.1.

These instructions can also be used to rotate or shift the contents of a VSR left (*IvsI*) or right (*IvsI*) by sh bytes. For rotating, the VSR to be rotated should be specified as both VSR[VRA+32] and VSR[VRB+32] for *vperm*. For shifting left, VSR[VRB+32] for *vperm* should be a register containing all zeros and VSR[VRA+32] should contain the value to be shifted, and vice versa for shifting right.

Load Vector for Shift Left Indexed X-form

if MSR.VEC=0 then $Vector_Unavailable()$ $Sh \leftarrow (((RA=0) ? 0 : GPR[RA]) + GPR[RB]).bit[60:63]$

switch(sh) case(0x0): $VSR[VRT+32] \leftarrow 0x000102030405060708090A0B0C0D0E0F$ case(0x1): VSR[VRT+32] \(\to \)0x0102030405060708090A0B0C0D0E0F10 case(0x2): VSR[VRT+32]←0x02030405060708090A0B0C0D0E0F1011 case(0x3): VSR[VRT+32]←0x030405060708090A0B0C0D0E0F101112 case(0x4): VSR[VRT+32]←0x0405060708090A0B0C0D0E0F10111213 case(0x5): $VSR[VRT+32] \leftarrow 0x05060708090A0B0C0D0E0F1011121314$ case(0x6): VSR[VRT+32]←0x060708090A0B0C0D0E0F101112131415 case(0x7): VSR[VRT+32]←0x0708090A0B0C0D0E0F10111213141516 case(0x8): VSR[VRT+32]←0x08090A0B0C0D0E0F1011121314151617 case(0x9): VSR[VRT+32]←0x090A0B0C0D0E0F101112131415161718 case(0xA): VSR[VRT+32]←0x0A0B0C0D0E0F10111213141516171819 $case(0xB)\colon \ VSR[VRT+32] \leftarrow 0x0B0C0D0E0F101112131415161718191A$ case(0xC): VSR[VRT+32]←0x0C0D0E0F101112131415161718191A1B case(0xD): VSR[VRT+32]←0x0D0E0F101112131415161718191A1B1C case(0xE): VSR[VRT+32]←0x0E0F101112131415161718191A1B1C1D

Let sh be bits 60:63 of the sum of the contents of GPR[RA], or 0 if RA=0, and the contents of GPR[RB].

case(0xF): VSR[VRT+32]←0x0F101112131415161718191A1B1C1D1E

Let X be the 32-byte value 0x00 || 0x01 || 0x02 || ... || 0x1D || 0x1E || 0x1F.

Bytes sh to sh+15 of X are placed into VSR[VRT+32].

Special Registers Altered:

None

Load Vector for Shift Right Indexed X-form

lvsr VRT,RA,RB

31	VRT	RA	RB	38	/
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

 $sh \leftarrow (((RA=0) ? 0 : GPR[RA]) + GPR[RB]).bit[60:63]$

switch(sh)

case(0x0): $VSR[VRT+32] \leftarrow 0x101112131415161718191A1B1C1D1E1F$ case(0x1): VSR[VRT+32]←0x0F101112131415161718191A1B1C1D1E case(0x2): VSR[VRT+32]←0x0E0F101112131415161718191A1B1C1D case(0x3): VSR[VRT+32]←0x0D0E0F101112131415161718191A1B1C case(0x4): VSR[VRT+32]←0x0C0D0E0F101112131415161718191A1B case(0x5): $VSR[VRT+32] \leftarrow 0x0B0C0D0E0F101112131415161718191A$ case(0x6): VSR[VRT+32]←0x0A0B0C0D0E0F10111213141516171819 case(0x7): VSR[VRT+32]←0x090A0B0C0D0E0F101112131415161718 case(0x8): VSR[VRT+32]←0x08090A0B0C0D0E0F1011121314151617 case(0x9): VSR[VRT+32]←0x0708090A0B0C0D0E0F10111213141516 case(0xA): VSR[VRT+32]←0x060708090A0B0C0D0E0F101112131415 case(0xB): VSR[VRT+32]←0x05060708090A0B0C0D0E0F1011121314 case(0xC): VSR[VRT+32]←0x0405060708090A0B0C0D0E0F10111213 case(0xD): VSR[VRT+32]←0x030405060708090A0B0C0D0E0F101112 case(0xE): VSR[VRT+32]←0x02030405060708090A0B0C0D0E0F1011 case(0xF): VSR[VRT+32]←0x0102030405060708090A0B0C0D0E0F10

Let sh be bits 60:63 of the sum of the contents of GPR[RA], or 0 if RA=0, and the contents of GPR[RB].

Let X be the 32-byte value 0x00 || 0x01 || 0x02 || ... || 0x1D || 0x1E || 0x1F.

Bytes 16-sh to 31-sh of X are placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for Ivsl & Ivsr src1 GPR[RA] GPR[RB] src2 . byte[10] resul t . byte[1] . byte[2] .byte[3] . byte[4] . byte[5] . byte[6] | . byte[7] . byte[8] . byte[9] . byte[11] . byte[12] . byte[13] 48

6.8 Vector Permute and Formatting Instructions

6.8.1 Vector Pack Instructions

Vector Pack Pixel VX-form

vpkpx VRT,VRA,VRB

4	VRT	VRA	VRB	782	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
vsrc. qword[0] \leftarrow VSR[VRA+32]
vsrc. qword[1] \leftarrow VSR[VRB+32]
```

```
 \begin{array}{lll} \mbox{do } i = 0 \mbox{ to } 7 \\ \mbox{VSR[VRT+32]. hword[i]. bit[0]} & \leftarrow \mbox{vsrc. word[i]. bit[7]} \\ \mbox{VSR[VRT+32]. hword[i]. bit[1:5]} & \leftarrow \mbox{vsrc. word[i]. bit[8:12]} \\ \mbox{VSR[VRT+32]. hword[i]. bit[6:10]} & \leftarrow \mbox{vsrc. word[i]. bit[16:20]} \\ \mbox{VSR[VRT+32]. hword[i]. bit[11:15]} & \leftarrow \mbox{vsrc. word[i]. bit[24:28]} \\ \mbox{code.} \end{array}
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 7, do the following.

The contents of word element i of vsrc are packed to produce a 16-bit value as described

- bit 7 of the first byte (bit 7 of the word)
- bits 0: 4 of the second byte (bits 8: 12 of the word)
- bits 0:4 of the third byte (bits 16:20 of the word)
- bits 0:4 of the fourth byte (bits 24:28 of the word)

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vpkpx										
src1	VSR[VRA+32	2].word[0]	VSR[VRA+32	2]. word[1]	VSR[VRA+3	2].word[2]	VSR[VRA+32].word[3]			
src2	VSR[VRB+32].word[0]		VSR[VRB+32].word[1]		VSR[VRB+3	2].word[2]	VSR[VRB+32].word[3]			
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32].hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]		
	0	16	32	48	64	80	96	112 127		

Programming Note

Each source word can be considered to be a 32-bit "pixel", consisting of four 8-bit "channels". Each target halfword can be considered to be a 16-bit pixel, consisting of one 1-bit channel and three 5-bit channels. A channel can be used to specify the intensity of a particular color, such as red, green, or blue, or to provide other information needed by the application.

Vector Pack Signed Halfword Signed Saturate VX-form

vpkshss VRT,VRA,VRB

4	VRT	VRA	VRB	398	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

vsrc. qword[0] \leftarrow VSR[VRA+32] vsrc. qword[1] \leftarrow VSR[VRB+32]

do i = 0 to 15 $VSR[VRT+32]. \ byte[i] \leftarrow si8_CLAMP(EXTS(vsrc. hword[i]))$ and

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 15, do the following.

The signed integer value in halfword element i of VSR[VRT+32] in signed integer format.

- If the value of the element is greater than 2⁷-1 the result saturates to 2⁷-1 and SAT is set to 1.
- If the value of the element is less than -2⁷ the result saturates to -2⁷ and SAT is set to 1.

Special Registers Altered:

SAT

Vector Pack Signed Halfword Unsigned Saturate VX-form

vpkshus VRT,VRA,VRB

4	VRT	VRA	VRB	270	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

vsrc. qword[0] \leftarrow VSR[VRA+32] vsrc. qword[1] \leftarrow VSR[VRB+32]

do i = 0 to 15 $VSR[VRT+32]. \ byte[i] \leftarrow ui8_CLAMP(EXTS(vsrc. hword[i]))$ end

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 15, do the following. The signed integer value in halfword element i of vsrc is placed into byte element i of VSR[VRT+32] in unsigned integer format.

- If the value of the element is greater than 2⁸-1 the result saturates to 2⁸-1 and SAT is set to 1.
- If the value of the element is less than 0 the result saturates to 0 and SAT is set to 1.

Special Registers Altered:

SAT

Register	Data	Layout	for vp	kshss	& vpk	shus										
src1	VSR[VRA+32	?]. hword[0]	VSR[VRA+32	!].hword[1]	VSR[VRA+32]. hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32	?]. hword[4]	VSR[VRA+32	?].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32	?]. hword[0]	VSR[VRB+32	!].hword[1]	VSR[VRB+32]. hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32	?]. hword[4]	VSR[VRB+32	?].hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32].hword[7]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	Ω	16	2/	32	40	1 8	56	64	72	80	QQ	96	104	112	120 127

Vector Pack Signed Word Signed Saturate VX-form

vpkswss VRT,VRA,VRB

4	VRT	VRA	VRB	462	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 7, do the following. The signed integer value in word element i of vsrc is placed into halfword element i of VSR[VRT+32] in signed integer format.

- If the value of the element is greater than 2¹⁵-1 the result saturates to 2¹⁵-1 and SAT is set to 1.
- If the value of the element is less than -2¹⁵ the result saturates to -2¹⁵ and SAT is set to 1.

Vector Pack Signed Word Unsigned Saturate VX-form

vpkswus VRT,VRA,VRB

4	VRT	VRA	VRB	334	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
$$VSR[VRT+32]. \ hword[i] \leftarrow ui \ 16_CLAMP(EXTS(vsrc.word[i]))$$
 and

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 7, do the following. The signed integer value in word element i of vsrc is placed into halfword element i of VSR[VRT+32] in unsigned integer format.

- If the value of the element is greater than 2¹⁶-1 the result saturates to 2¹⁶-1 and SAT is set to 1
- If the value of the element is less than 0 the result saturates to 0 and SAT is set to 1.

Special Registers Altered:

SA

Special Registers Altered:

SAT

Register Data Layout for vpkswss & vpkswus

src1	VSR[VRA+32].word[0]		VSR[VRA+32].word[1]		VSR[VRA+32	2].word[2]	VSR[VRA+32].word[3]		
src2	VSR[VRB+32].word[0]		VSR[VRB+32].word[1]		VSR[VRB+32	2].word[2]	VSR[VRB+32].word[3]		
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]	
	0	16	32	48	64	80	96	112 127	

Vector Pack Signed Doubleword Signed Saturate VX-form

vpksdss VRT, VRA, VRB

4	VRT	VRA	VRB	1486	
0	6	11	16	21 3	31

if MSR. VEC=0 then Vector_Unavailable()

```
VSR[VRT+32].word[0] \leftarrow si32\_CLAMP(EXTS(VSR[VRA+32].dword[0]))
VSR[VRT+32]. word[1] \leftarrow si 32\_CLAMP(EXTS(VSR[VRA+32]. dword[1]))
VSR[VRT+32]. word[2] \leftarrow si 32\_CLAMP(EXTS(VSR[VRB+32]. dword[0]))
VSR[VRT+32]. word[3] \leftarrow si 32\_CLAMP(EXTS(VSR[VRB+32]. dword[1]))
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 3, do the following. The signed integer value in doubleword element i of vsrc is placed into word element i of VSR[VRT+32] in signed integer format.

- If the value is greater than 2³¹-1 the result saturates to 231-1 and SAT is set to 1.
- If the value is less than -231 the result saturates to -231 and SAT is set to 1.

Vector Pack Signed Doubleword Unsigned Saturate VX-form

vpksdus VRT, VRA, VRB

4	VRT	VRA	VRB	1358	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
VSR[VRT+32].word[0] \leftarrow ui 32\_CLAMP(EXTS(VSR[VRA+32].dword[0]))
VSR[VRT+32]. word[1] \leftarrow ui 32\_CLAMP(EXTS(VSR[VRA+32]. dword[1]))
VSR[VRT+32]. word[2] \leftarrow ui 32\_CLAMP(EXTS(VSR[VRB+32]. dword[0]))
VSR[VRT+32].word[3] \leftarrow ui 32\_CLAMP(EXTS(VSR[VRB+32].dword[1]))
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 3, do the following. The signed integer value in doubleword element i of vsrc is placed into word element i of VSR[VRT+32] in unsigned integer format.

- If the value is greater than 232-1 the result saturates to 232-1 and SAT is set to 1.
- If the value is less than 0 the result saturates to 0 and SAT is set to 1.

Special Registers Altered:

SAT

Special Registers Altered:

SAT

Register	Data Layout for vpksdss	& vpksdus					
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]				
src2	VSR[VRB+32].dword[0]	VSR[VRB+32]. dword[1]				
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]			

Vector Pack Unsigned Halfword Unsigned Modulo VX-form

vpkuhum VRT,VRA,VRB

4	VRT	VRA	VRB	14	
0	6	11	16	21 3 ⁻	1

if MSR.VEC=0 then Vector_Unavailable()

```
 \begin{array}{lll} & vsrc. \ qword[0] \leftarrow VSR[VRA+32] \\ & vsrc. \ qword[1] \leftarrow VSR[VRB+32] \\ \\ & do \ i = 0 \ to \ 15 \\ & VSR[VRT+32]. \ byte[i] \leftarrow vsrc. \ hword[i]. \ bit[8:15] \\ \\ & cod. \end{array}
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 15, do the following. The contents of bits 8:15 of halfword element i of vsrc are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Pack Unsigned Halfword Unsigned Saturate VX-form

vpkuhus VRT,VRA,VRB

4	VRT	VRA	VRB	142	
0	6	11	16	21	31

if MSR.VEC then Vector_Unavailable()

```
vsrc.qword[0] \leftarrow VSR[VRA+32]
vsrc.qword[1] \leftarrow VSR[VRB+32]

do i = 0 to 15
    VSR[VRT+32].byte[i] \leftarrow ui 8_CLAMP(EXTZ(vsrc.hword[i]))
and
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 15, do the following. The unsigned integer value in halfword element i of vsrc are placed into byte element i of VSR[VRT+32] in unsigned integer format.

 If the value of the element is greater than 2⁸-1 the result saturates to 2⁸-1 and SAT is set to 1.

Special Registers Altered:

SAT

Register Data Layout for vpkuhum & vpkuhus

```
VSR[VRA+32]. hword[0] VSR[VRA+32]. hword[1] VSR[VRA+32]. hword[2] VSR[VRA+32]. hword[3]
                                                                                                       VSR[VRA+32]. hword[4]
                                                                                                                             VSR[VRA+32]. hword[5]
                                                                                                                                                    VSR[VRA+32]. hword[6]
   src1
   src2
              VSR[VRB+32]. hword[0]
                                    VSR[VRB+32]. hword[1]
                                                          VSR[VRB+32].hword[2]
                                                                                 VSR[VRB+32]. hword[3]
                                                                                                       VSR[VRB+32]. hword[4]
                                                                                                                              VSR[VRB+32]. hword[5]
                                                                                                                                                    VSR[VRB+32]. hword[6]
                                                                                                                                                                           VSR[VRB+32]. hword[7]
              . byte[0]
resul t
                         . byte[1]
                                    .byte[2]
                                              .byte[3]
                                                           . byte[4]
                                                                     . byte[5]
                                                                                 . byte[6]
                                                                                            . byte[7]
                                                                                                        . byte[8] | . byte[9]
                                                                                                                              . byte[10] . byte[11]
                                                                                                                                                    . byte[12]
                                                                                                                                                               . byte[13]
                                                                                                                                                                           . byte[14]
                                                                                                                                                                                      .byte[15]
                                                                                           56
```

Vector Pack Unsigned Word Unsigned Modulo VX-form

vpkuwum VRT,VRA,VRB

4	VRT	VRA	VRB	78	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
vsrc. qword[0] ← VSR[VRA+32]
vsrc. qword[1] ← VSR[VRB+32]

do i = 0 to 7
    VSR[VRT+32]. hword[i] ← vsrc. word[i]. bit[16: 31]
ord
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 7, do the following.

The contents of bits 16:31 of word element i of VSrc are placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Pack Unsigned Word Unsigned Saturate VX-form

vpkuwus VRT,VRA,VRB

4	VRT	VRA	VRB	206	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
vsrc.qword[0] \leftarrow VSR[VRA+32]
vsrc.qword[1] \leftarrow VSR[VRB+32]

do i = 0 to 7
    VSR[VRT+32].hword[i] \leftarrow ui 16_CLAMP(EXTZ(vsrc.word[i]))
end
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 7, do the following.

The unsigned integer value in word element i of vsrc is placed into halfword element i of VSR[VRT+32] in unsigned integer format.

- If the value of the element is greater than 2^{16} -1 the result saturates to 2^{16} -1 and SAT is set to 1.

Special Registers Altered:

SAT

Register Data Layout for vpkuwum & vpkuwus

src1	VSR[VRA+32]. wo	ord[0]	VSR[VRA+32	2].word[1]	VSR[VRA+32	2].word[2]	VSR[VRA+32].word[3]		
src2	VSR[VRB+32]. wo	ord[0]	VSR[VRB+32	?].word[1]	VSR[VRB+32	2].word[2]	VSR[VRB+32].word[3]		
	VCD[VDT 22] h	T 001 L	VCD[VDT 00] h	VCD[VDT 22] h	UCDIVIDE 201 houself41	VCD[VDT 22]	VCD[VDT 22]	UCD[UDT 22] h	

resul t | VSR[VRT+32]. hword[0] | VSR[VRT+32]. hword[1] | VSR[VRT+32]. hword[2] | VSR[VRT+32]. hword[3] | VSR[VRT+32]. hword[4] | VSR[VRT+32]. hword[5] | VSR[VRT+32]. hword[6] | VSR[VRT+32]. hword[7] | VSR[VRT+32]. hword[7

Vector Pack Unsigned Doubleword Unsigned Modulo VX-form

vpkudum VRT,VRA,VRB

4	VRT	VRA	VRB	1102	
0	6	11	16	21	31

if MSR.VEC then Vector_Unavailable()

```
VSR[VRT+32].word[0] 

VSR[VRA+32].dword[0].bit[32:63]
VSR[VRT+32].word[1] 

VSR[VRA+32].dword[1].bit[32:63]
VSR[VRT+32].word[2] 

VSR[VRB+32].dword[0].bit[32:63]
VSR[VRT+32].word[3] 

VSR[VRB+32].dword[1].bit[32:63]
```

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 3, do the following.

The contents of bits 32:63 of doubleword element i of vsrc are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Pack Unsigned Doubleword Unsigned Saturate VX-form

vpkudus VRT,VRA,VRB

4	VRT	VRA	VRB	1230	
0	6	11	16	21	31

if MSR.VEC then Vector_Unavailable()

Let vsrc be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 3, do the following.

The unsigned integer value in doubleword element i of vsrc are placed into halfword element i of VSR[VRT+32] in unsigned integer format.

- If the value of the element is greater than 2^{32} -1 the result saturates to 2^{32} -1 and SAT is set to 1.

Special Registers Altered:

SAT

Register Data Layout for vpkudum & vpkudus												
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]									
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]									
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]								
i	0	32	64	96 127								

6.8.2 Vector Unpack Instructions

Vector Unpack High Signed Byte VX-form

vupkhsb VRT,VRB

4	VRT	///	VRB	526	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
$$VSR[VRT+32]. \ hword[i] \leftarrow EXTS16(VSR[VRB+32]. \ byte[i])$$
 and

For each integer value i from 0 to 7, do the following. The signed integer value in byte element i of VSR[VRB+32] is sign-extended and placed into halfword element i in VSR[VRT+32].

Special Registers Altered:

None

Vector Unpack Low Signed Byte VX-form

vupkisb	V	/KI,VKB			
4	VRT	///	VRB	654	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
$$VSR[VRT+32]. hword[i] \leftarrow EXTS16(VSR[VRB+32]. byte[i+8])$$

For each integer value i from 0 to 7, do the following. The signed integer value in byte element i+8 of VSR[VRB+32] is sign-extended and placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vupkhsb

src2	.byte[0]	.byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]		unused			
resul t	VSR[VRT+32].word[0]			[0]	VSR[VRT+32]. word[1]					VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]	
	0	8	16	24	32	40	48	56	64		96	127	

Register Data Layout for vupklsb

src	unu	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]	
resul t	VSR[VRT+32].word[0]	VSR	[VRT+32	2]. word	d[2]	VSR	[VRT+32	2]. word	1[3]	
	0	32	64	72	ጸበ	88	96	104	112	120 127

Vector Unpack High Signed Halfword VX-form

vupkhsh VRT,VRB

4	4 VRT ///		VRB	590		
0	6	11	16	21	31	

if MSR.VEC=0 then Vector_Unavailable()

 $\begin{array}{lll} VSR[VRT+32]. & word[0] & \leftarrow EXTS32(VSR[VRB+32]. & hword[0]) \\ VSR[VRT+32]. & word[1] & \leftarrow EXTS32(VSR[VRB+32]. & hword[1]) \\ VSR[VRT+32]. & word[2] & \leftarrow EXTS32(VSR[VRB+32]. & hword[2]) \\ VSR[VRT+32]. & word[3] & \leftarrow EXTS32(VSR[VRB+32]. & hword[3]) \\ \end{array}$

For each integer value i from 0 to 3, do the following. The signed integer value in halfword element i of VSR[VRB+32] is sign-extended and placed into word element i in VSR[VRT+32].

Special Registers Altered:

None

Vector Unpack Low Signed Halfword VX-form

vupklsh VRT,VRB

4	VRT	///	VRB	718	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $\begin{array}{lll} VSR[VRT+32]. & word[0] \leftarrow EXTS32(VSR[VRB+32]. & hword[4]) \\ VSR[VRT+32]. & word[1] \leftarrow EXTS32(VSR[VRB+32]. & hword[5]) \\ VSR[VRT+32]. & word[2] \leftarrow EXTS32(VSR[VRB+32]. & hword[6]) \\ VSR[VRT+32]. & word[3] \leftarrow EXTS32(VSR[VRB+32]. & hword[7]) \\ \end{array}$

For each integer value i from 0 to 3, do the following.

The signed integer value in halfword element i +4
of VSR[VRB+32] is sign-extended to produce a
signed-integer word and placed into word element
i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vupkhsh

src2	VSR[VRB+32]. hword[0]	VSR[VRB+32]. hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	ur	used
resul t	VSR[VRT+32	2].word[0]	VSR[VRT+32	2].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	16	32	48	64	96 127

Register Data Layout for vupklsh

src	unu	unused			VSR[VRB+32].hword[6]	VSR[VRB+32]. hword[7]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32	2].word[2]	VSR[VRT+32	2].word[3]
	32		64	80	96	112 127

Vector Unpack High Signed Word VX-form

vupkhsw VRT,VRB 4 VRT /// VRB 1614 0 6 11 16 21 31

if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32]. dword[0] \leftarrow EXTS64(VSR[VRB+32]. word[0]) VSR[VRT+32]. dword[1] \leftarrow EXTS64(VSR[VRB+32]. word[1])

For each integer value i from 0 to 1, do the following. The signed integer value in word element i of VSR[VRB+32] is sign-extended and placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Unpack Low Signed Word VX-form

vupklsw VRT,VRB

4	VRT	///	VRB	1742	
0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

 $\begin{aligned} & VSR[VRT+32]. \ dword[0] \leftarrow EXTS64(VSR[VRB+32]. \ word[2]) \\ & VSR[VRT+32]. \ dword[1] \leftarrow EXTS64(VSR[VRB+32]. \ word[3]) \end{aligned}$

For each integer value i from 0 to 1, do the following.

The signed integer value in word element i+2 of VSR[VRB+32] is sign-extended and placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vupkhsw

src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	unused				
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]				
Ì	32		64 48	127			

Register Data Layout for vupklsw

src	unused	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
Ī	0 32	64	48 127

Vector Unpack High Pixel VX-form

vupkhpx VRT,VRB

4	VRT	///	VRB	846	
0	6	11	16	21	31

```
if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3
    src ← VSR[VRB+32].hword[i]

VSR[VRT+32].word[i].byte[0] ← EXTS8(src.bit[0])
    VSR[VRT+32].word[i].byte[1] ← EXTZ8(src.bit[1:5])
    VSR[VRT+32].word[i].byte[2] ← EXTZ8(src.bit[6:10])
    VSR[VRT+32].word[i].byte[3] ← EXTZ8(src.bit[11:15])
end
```

For each integer value i from 0 to 3, do the following. The contents of halfword element i of VSR[VRB+32] are unpacked as follows.

- sign-extend bit 0 of the halfword to 8 bits
- zero-extend bits 1:5 of the halfword to 8 bits
- zero-extend bits 6:10 of the halfword to 8 bits
- zero-extend bits 11:15 of the halfword to 8 bits

The result is placed in word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Unpack Low Pixel VX-form

vupklpx VRT,VRB

4	VRT	///	VRB	974
0	6	11	16	21 3 ⁻

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3

src \leftarrow VSR[VRB+32].hword[i+4]

VSR[VRT+32].word[i].byte[0] \leftarrow EXTS8(src.bit[0])
```

VSR[VRT+32].word[i].byte[1] ← EXTZ8(src.bit[1:5])
VSR[VRT+32].word[i].byte[2] ← EXTZ8(src.bit[6:10])
VSR[VRT+32].word[i].byte[3] ← EXTZ8(src.bit[11:15])

For each integer value i from 0 to 3, do the following.

The contents of halfword element i+4 of VSR[VRB+32] are unpacked as follows.

- sign-extend bit 0 of the halfword to 8 bits
- zero-extend bits 1:5 of the halfword to 8 bits
- zero-extend bits 6:10 of the halfword to 8 bits
- zero-extend bits 11:15 of the halfword to 8 bits

The result is placed in word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vupkhpx

src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	unused			
resul t	VSR[VRT+32]. word[0]		VSR[VRT+32	2].word[1]	VSR[VRT+32]. wor	rd[2]	VSR[VRT+32].word[3]	
	0 16		32	48	64	9	96	127

Register Data Layout for vupklpx

src	unu	VSR[VRB+32].hword[4]	VSR[VRB+32]. hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32]. hword[7]	
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32	2].word[2]	VSR[VRT+32	2].word[3]
Ī	0 32		64	80	96	112 127

Programming Note -

The source and target elements can be considered to be 16-bit and 32-bit "pixels" respectively, having the formats described in the Programming Note for the *Vector Pack Pixel* instruction on page 283.

Programming Note

Notice that the unpacking done by the *Vector Unpack Pixel* instructions does not reverse the packing done by the *Vector Pack Pixel* instruction. Specifically, if a 16-bit pixel is unpacked to a 32-bit pixel which is then packed to a 16-bit pixel, the resulting 16-bit pixel will not, in general, be equal to the original 16-bit pixel (because, for each channel except the first, *Vector Unpack Pixel* inserts high-order bits while *Vector Pack Pixel* discards low-order bits).

6.8.3 Vector Merge Instructions

Vector Merge High Byte VX-form

vmrghb VRT, VRA, VRB

4	VRT	VRA	VRB	12	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

$$\label{eq:control_def} \begin{array}{ll} \mbox{do } i = 0 \mbox{ to } 7 \\ \mbox{VSR[VRT+32].hword[i].byte[0]} &\leftarrow \mbox{VSR[VRA+32].byte[i]} \\ \mbox{VSR[VRT+32].hword[i].byte[1]} &\leftarrow \mbox{VSR[VRB+32].byte[i]} \\ \end{array}$$

For each integer value i from 0 to 7, do the following. The contents of byte element i of VSR[VRA+32] are placed into byte element 2×i of VSR[VRT+32].

The contents of byte element i of VSR[VRB+32] are placed into byte element 2×i +1 of VSR[VRT+32].

Special Registers Altered:

None

Vector Merge Low Byte VX-form

vmrglb VRT, VRA, VRB

4	VRT	VRA	VRB	268	
0	6	11		21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
   VSR[VRT+32]. hword[i]. byte[0] \leftarrow VSR[VRA+32]. byte[i+8]
   VSR[VRT+32]. hword[i]. byte[1] \leftarrow VSR[VRB+32]. byte[i+8]
```

For each integer value i from 0 to 7, do the following. The contents of byte element i+8 of VSR[VRA+32] are placed into byte element 2xi of VSR[VRT+32].

The contents of byte element i+8 of VSR[VRB+32] are placed into byte element 2xi +1 of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmrghb

src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]				unı	ised			
src2	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	. byte[7]				unı	ısed			
resul t	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	-	-
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vmrglb

src1		unused				. byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]			
src2		unused					.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]		
resul t	. byte[0]	. byte[1]							. byte[8]	. byte[9]	,		. byte[12] 96		•	. byte[15]

Vector Merge High Halfword VX-form

vmrghh VRT,VRA,VRB

4	VRT	VRA	VRB	76	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:control_def} \begin{array}{ll} \mbox{do } i = 0 \mbox{ to } 3 \\ \mbox{VSR[VRT+32].word[i].hword[0]} \leftarrow \mbox{VSR[VRA+32].hword[i]} \\ \mbox{VSR[VRT+32].word[i].hword[1]} \leftarrow \mbox{VSR[VRB+32].hword[i]} \\ \mbox{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The contents of halfword element i of VSR[VRA+32] are placed into halfword element 2×i of VSR[VRT+32].

The contents of halfword element i of VSR[VRB+32] are placed into halfword element $2 \times i + 1$ of VSR[VRT+32].

Special Registers Altered:

None

Vector Merge Low Halfword VX-form

vmrglh VRT,VRA,VRB

4	VRT	VRA	VRB	332	Ī
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_section} \begin{array}{ll} \text{do } i &= 0 \text{ to } 3 \\ & \text{VSR[VRT+32]. word[i]. hword[0]} &\leftarrow \text{VSR[VRA+32]. hword[i+4]} \\ & \text{VSR[VRT+32]. word[i]. hword[1]} &\leftarrow \text{VSR[VRB+32]. hword[i+4]} \\ & \text{ond.} \end{array}
```

For each integer value i from 0 to 3, do the following.

The contents of halfword element i+4 of VSR[VRA+32] are placed into halfword element 2×i of VSR[VRT+32].

The contents of halfword element i+4 of VSR[VRB+32] are placed into halfword element 2×i+1 of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmrghh

src1	VSR[VRA+32].hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]		unı	ısed		
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	unused				
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]							ord[7]
	0	16	32	48	64	80	96	112	127

Register Data Layout for vmrglh

src1		unu	ısed		VSR[VRA+32]. hword[4]	VSR[VRA+32]. hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	unused				VSR[VRB+32].hword[4]	VSR[VRB+32]. hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32]. hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]					
	0	16	32	48	64	80	96	112 127

Vector Merge High Word VX-form

vmrghw VRT, VRA, VRB

4	VRT	VRA	VRB	140	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32]. word[0] \leftarrow VSR[VRA+32]. word[0]$ $VSR[VRT+32]. word[1] \leftarrow VSR[VRB+32]. word[0]$ $VSR[VRT+32]. word[2] \leftarrow VSR[VRA+32]. word[1]$ $VSR[VRT+32]. word[3] \leftarrow VSR[VRB+32]. word[1]$

The contents of word element 0 of VSR[VRA+32] are placed into word element 0 of VSR[VRT+32].

The contents of word element 0 of VSR[VRB+32] are placed into word element 1 of VSR[VRT+32].

The contents of word element 1 of VSR[VRA+32] are placed into word element 2 of VSR[VRT+32].

The contents of word element 1 of VSR[VRB+32] are placed into word element 3 of VSR[VRT+32].

Special Registers Altered:

None

Vector Merge Low Word VX-form

VRT, VRA, VRB vmrglw

4	VRT	VRA	VRB	396	
0	6	11	16	21 :	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32]. word[0] \leftarrow VSR[VRA+32]. word[2]$ $VSR[VRT+32]. word[1] \leftarrow VSR[VRB+32]. word[2]$ $VSR[VRT+32]. word[2] \leftarrow VSR[VRA+32]. word[3]$ $VSR[VRT+32].word[3] \leftarrow VSR[VRB+32].word[3]$

The contents of word element 2 of VSR[VRA+32] are placed into word element 0 of VSR[VRT+32].

The contents of word element 2 of VSR[VRB+32] are placed into word element 1 of VSR[VRT+32].

The contents of word element 3 of VSR[VRA+32] are placed into word element 2 of VSR[VRT+32].

The contents of word element 3 of VSR[VRB+32] are placed into word element 3 of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmrghw

_				
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	unu	ısed
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	unu	ısed
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
Ī	0	32	64	48 127

Register Data Layout for vmrglw

src1	unu	sed	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	unu	sed	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32]. word[0]		VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	48 127

Vector Merge Even Word VX-form

vmrgew VRT,VRA,VRB

4	VRT	VRA	VRB	1932
0	6	11	16	21 3 ⁻

if MSR.VEC=0 then Vector_Unavailable()

 $\begin{array}{lll} VSR[VRT+32]. \ word[0] &\leftarrow VSR[VRA+32]. \ word[0] \\ VSR[VRT+32]. \ word[1] &\leftarrow VSR[VRB+32]. \ word[0] \\ VSR[VRT+32]. \ word[2] &\leftarrow VSR[VRA+32]. \ word[2] \\ VSR[VRT+32]. \ word[3] &\leftarrow VSR[VRB+32]. \ word[2] \\ \end{array}$

The contents of word element 0 of VSR[VRA+32] are placed into word element 0 of VSR[VRT+32].

The contents of word element 0 of VSR[VRB+32] are placed into word element 1 of VSR[VRT+32].

The contents of word element 2 of VSR[VRA+32] are placed into word element 2 of VSR[VRT+32].

The contents of word element 2 of VSR[VRB+32] are placed into word element 3 of VSR[VRT+32].

vmrgew is treated as a *Vector* instruction in terms of resource availability.

Special Registers Altered:

None

Vector Merge Odd Word VX-form

vmrgow VRT,VRA,VRB

4	VRT	VRA	VRB	1676	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32].word[0] ← VSR[VRA+32].word[1] VSR[VRT+32].word[1] ← VSR[VRB+32].word[1] VSR[VRT+32].word[2] ← VSR[VRA+32].word[3] VSR[VRT+32].word[3] ← VSR[VRB+32].word[3]

The contents of word element 1 of VSR[VRA+32] are placed into word element 0 of VSR[VRT+32].

The contents of word element 1 of VSR[VRB+32] are placed into word element 1 of VSR[VRT+32].

The contents of word element 3 of VSR[VRA+32] are placed into word element 2 of VSR[VRT+32].

The contents of word element 3 of VSR[VRB+32] are placed into word element 3 of VSR[VRT+32].

vmrgow is treated as a *Vector* instruction in terms of resource availability.

Special Registers Altered:

None

Register Data Layout for vmrgew

src1	VSR[VRA+32].word[0]	unused	VSR[VRA+32].word[2]	unused
src2	VSR[VRB+32].word[0]	unused	VSR[VRB+32].word[2]	unused
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	48 127

Register Data Layout for vmrgow

src1	unused	VSR[VRA+32].word[1]	unused	VSR[VRA+32].word[3]
src2	unused	VSR[VRB+32].word[1]	unused	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	48 127

6.8.4 Vector Splat Instructions

Programming Note

The *Vector Splat* instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (e.g., multiplying all elements of a VSR by a constant).

Vector Splat Byte VX-form

vspltb VRT,VRB,UIM

4	VRT	/	UIM	VRB		524	
0	6	11	12	16	21		31

if MSR. VEC=0 then Vector_Unavailable()

```
\begin{array}{l} b \leftarrow \text{UIM} \parallel \text{Ob000} \\ \text{do } i = 0 \text{ to } 15 \\ \text{VSR[VRT+32]. byte[i]} \leftarrow \text{VSR[VRB+32]. bit[b:b+7]} \\ \text{end} \end{array}
```

For each integer value i from 0 to 15, do the following. The contents of byte element UIM in VSR[VRB+32] are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Splat Halfword VX-form

vsplth VRT,VRB,UIM

4	VRT	//	UIM	VRB	58	38
0	6	11	13	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\begin{array}{ll} b \leftarrow \text{UIM} \parallel \text{Ob0000} \\ \text{do } i = 0 \text{ to } 7 \\ \text{VSR[VRT+32]. hword[i]} \leftarrow \text{VSR[VRB+32]. bit[b:b+15]} \\ \text{end} \end{array}
```

For each integer value i from 0 to 7, do the following.

The contents of halfword element UIM in VSR[VRB+32] are placed into halfword element i of VSR[VRT+32].


Special Registers Altered:

None

Register Data Layout for vspltb

src	.byte[0]	. byte[1]	. byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	. byte[0]	. byte[1]	. byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vsplth



Vector Splat Word VX-form

vspltw VRT,VRB,UIM

4	VRT	///	UIM	VRB	652	
0	6	11	14	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
b ← UIM || 0b00000
do i = 0 to 3
  VSR[VRT+32]. word[i] \leftarrow VSR[VRB+32]. bi t[b:b+31]
```

For each integer value i from 0 to 3, do the following. The contents of word element UIM in VSR[VRB+32] are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vspltw VSR[VRB+32].word[0] VSR[VRB+32]. word[1] VSR[VRB+32].word[2] VSR[VRB+32].word[3] resul t VSR[VRT+32]. word[0] VSR[VRT+32]. word[1] VSR[VRT+32]. word[2] VSR[VRT+32]. word[3]

Vector Splat Immediate Signed Byte VX-form

vspltisb VRT,SIM

4	VRT	SIM	///	780	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 15

$$VSR[VRT+32].byte[i] \leftarrow EXTS8(SIM, 8)$$

For each integer value i from 0 to 15, do the following. The value of the SIM field, sign-extended to 8 bits, is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Splat Immediate Signed Halfword VX-form

vspltish VRT,SIM

4	VRT	SIM	///	844	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 7
$$VSR[VRT+32]. hword[i] \leftarrow EXTS16(SIM, 16)$$
end

For each integer value i from 0 to 7, do the following. The value of the SIM field, sign-extended to 16 bits, is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None


Register Data Layout for vspltisb

resul t	. byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vspltish

resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hwor	rd[7]
	0	16	32	48	64	80	96	112	127

Register Data Layout for vspltisw



Vector Splat Immediate Signed Word VX-form

vspltisw VRT,SIM

4	VRT	SIM	///	908	٦
0	6	11	16	21 3	1

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3

$$VSR[VRT+32].word[i] \leftarrow EXTS32(SIM, 32)$$

For each integer value i from 0 to 3, do the following. The value of the SIM field, sign-extended to 32 bits, is placed into word element i of VSR[VRT+32].

Special Registers Altered:

6.8.5 Vector Permute Instruction

The Vector Permute instruction allows any byte in two source VSRs to be copied to any byte in the target VSR. The bytes in a third source VSR specify from which byte in the first two source VSRs the corresponding target byte is to be copied. The contents of the third source VSR are sometimes referred to as the "permute control vector".

Vector Permute VA-form

Vperm VRT,VRA,VRB,VRC 4 VRT VRA VRB VRC 43

if MSR.VEC=0 then Vector_Unavailable()

```
vsrc.qword[0] ← VSR[VRA+32]
vsrc.qword[1] ← VSR[VRB+32]

do i = 0 to 15
  index ← VSR[VRC+32].byte[i].bit[3:7]
  VSR[VRT+32].byte[i] ← src.byte[index]
```

Let the source vector be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 15, do the following. Let i ndex be the value specified by bits 3:7 of byte element i of VSR[VRC+32].

The contents of byte element index of src are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note

See the Programming Notes with the Load Vector for Shift Left and Load Vector for Shift Right instructions on page 281 for examples of uses of **vperm**.

Vector Permute Right-indexed VA-form

vpermr	/permr VRT,VRA,VRB,VRC								
4	VRT	VRA VRB		VRC	59				
0	6	11	16	21	26	31			

if MSR. VEC=0 then Vector_Unavailable()

 $vsrc. qword[0] \leftarrow VSR[VRA+32]$

```
vsrc.qword[1] ← VSR[VRB+32]

do i = 0 to 15
    index ← VSR[VRC+32].byte[i].bit[3:7]
    VSR[VRT+32].byte[i] ← src.byte[31-index]
and
```

Let the source vector be the concatenation of the contents of VSR[VRA+32] followed by the contents of VSR[VRB+32].

For each integer value i from 0 to 15, do the following. Let i ndex be the value specified by bits 3:7 of byte element i of VSR[VRC+32].

The contents of byte element 31-i ndex of src are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Register	Data Layout for vperm & vpermr
src1	VSR[VRA+32]
src2	VSR[VRB+32]
src3	VSR[VRC+32]
resul t	VSR[VRT+32]

127

6.8.6 Vector Select Instruction

Vector Select VA-form

vsel VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	42	
0	6	11		21	26	31

if MSR.VEC=0 then Vector_Unavailable()

src1 ← VSR[VRA+32]

 $src2 \leftarrow VSR[VRB+32]$ mask $\leftarrow VSR[VRC+32]$

VSR[VRT+32] ← (src1 & ~mask) | (src2 & mask)

Let src1 be the contents of VSR[VRA+32].

Let src2 be the contents of VSR[VRB+32].

Let mask be the contents of VSR[VRC+32].

The value, (src1 & ~mask) \mid (src2 & mask), is placed into VSR[VRT+32].

Special Registers Altered:

Register	Data Layout for vsel
src1	VSR[VRA+32]
src2	VSR[VRB+32]
src3	VSR[VRC+32]
resul t	VSR[VRT+32]
	0 127

6.8.7 Vector Shift Instructions

The Vector Shift instructions rotate or shift the contents of a VSR or a pair of VSRs left or right by a specified number of bytes (vslo, vsro, vsldoi) or bits (vsl, vsr). Depending on the instruction, this "shift count" is specified either by the contents of a VSR or by an immediate field in the instruction. In the former case, 7 bits of the shift count register give the shift count in bits $(0 \le count \le 127)$. Of these 7 bits, the high-order 4 bits give the number of complete bytes by which to shift and are used by vslo and vsro; the low-order 3 bits give the number of remaining bits by which to shift and are used by vsl and vsr.

Programming Note

A pair of these instructions, specifying the same shift count register, can be used to shift the contents of a VSR left or right by the number of bits (0-127) specified in the shift count register. The following example shifts the contents of register Vx left by the number of bits specified in register Vy and places the result into register Vz.

vsl o Vz. Vx. Vv vspl tb Vy, Vy, 15 vsl Vz, Vz, Vy

Vector Shift Left Double by Bit Immediate VN-form

vsldbi VRT, VRA, VRB, SH

4	VRT	VRA	VRB	0	SH	22	
0	6	11		21	23	26	31

if MSR. VEC=0 then Vector_Unavailable()

 $vsrc. qword[0] \leftarrow VSR[VRA+32]$ $vsrc. qword[1] \leftarrow VSR[VRB+32]$

 $VSR[VRT+32] \leftarrow vsrc. bi t[SH: SH+127]$

Let vsrc be the contents of VSR[VRA+32] concatenated with the contents of VSR[VRB+32].

The contents of bits SH: SH+127 of vsrc are placed into VSR[VRT+32].

SH can be any integer value between 0 and 7.

Special Registers Altered:

None

Vector Shift Left Double by Octet Immediate VA-form

vsldoi VRT, VRA, VRB, SHB

4	VRT	VRA	VRB	/	SHB	44	
0	6	11	16	21	22	26	31

if MSR. VEC=0 then Vector_Unavailable()

 $vsrc. qword[0] \leftarrow VSR[VRA+32]$ $vsrc. qword[1] \leftarrow VSR[VRB+32]$

 $VSR[VRT+32] \leftarrow src. byte[SHB: SHB+15]$

Let vsrc be the contents of VSR[VRA+32] concatenated with the contents of VSR[VRB+32].

Bytes SHB: SHB+15 of vsrc are placed into VSR[VRT+32].

Special Registers Altered:

Vector Shift Right Double by Bit Immediate VN-form

vsrdbi VRT,VRA,VRB,SH

4	VRT	VRA	VRB	1	SH	22	
0	6	11		21	23	26	31

if MSR. VEC=0 then Vector_Unavailable()

vsrc.qword[0] \leftarrow VSR[VRA+32] vsrc.qword[1] \leftarrow VSR[VRB+32]

 $VSR[VRT+32] \leftarrow vsrc. bi t[128-SH: 255-SH]$

Let vsrc be the contents of VSR[VRA+32] concatenated with the contents of VSR[VRB+32].


The contents of bits 128-SH: 255-SH of vsrc are placed into VSR[VRT+32].

SH can be any integer value between 0 and 7.

Special Registers Altered:

None

Register Data Layout for vsldbi, & vsrdbi & vsldoi



Vector Shift Left VX-form

vsl VRT,VRA,VRB

4	VRT	VRA	VRB	452	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
shb \leftarrow VSR[VRB+32]. bi t[125: 127]
```

```
t \leftarrow 1

do i = 0 to 14

t \leftarrow t \& (VSR[VRB+32].byte[i].bit[5:7] = sh)

end

if t=1 then

VSR[VRT+32] \leftarrow VSR[VRA+32] << sh

el se

VSR[VRT+32] \leftarrow UNDEFINED
```

The contents of VSR[VRA+32] are shifted left by the number of bits specified in bits 125:127 of VSR[VRB+32].

- Bits shifted out of bit 0 are lost.
- Zeros are supplied to the vacated bits on the right.

The result is place into VSR[VRT+32], except if, for any byte element in VSR[VRB+32], the low-order 3 bits are not equal to the shift amount, then VSR[VRT+32] is undefined.

Special Registers Altered:

None

Vector Shift Right VX-form

vsr VRT,VRA,VRB

4	VRT	VRA	VRB	708	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
sh \leftarrow VSR[VRB+32]. bi t[125: 127]
```

```
\begin{array}{l} t \leftarrow 1 \\ \text{do i = 0 to 14} \\ \quad t \leftarrow t \ \& \ (VSR[VRB+32] . \ byte[i] . \ bit[5:7]=sh) \\ \text{end} \\ \text{if t=1 then} \\ \quad VSR[VRT+32] \leftarrow \text{CHOP128(EXTZ(VSR[VRA+32])} \ >> \ sh) \\ \text{else} \\ \quad VSR[VRT+32] \leftarrow \text{UNDEFINED} \end{array}
```

The contents of VSR[VRA+32] are shifted right by the number of bits specified in bits 125:127 of VSR[VRB+32].

- Bits shifted out of bit 127 are lost.
- Zeros are supplied to the vacated bits on the left.

The result is place into VSR[VRT+32], except if, for any byte element in VSR[VRB+32], the low-order 3 bits are not equal to the shift amount, then VSR[VRT+32] is undefined.

Special Registers Altered:

```
        Register Data Layout for vsl & vsr

        src1
        VSR[VRA+32]

        src2
        VSR[VRB+32]

        resul t
        VSR[VRT+32]
```

Vector Shift Left by Octet VX-form

VRT, VRA, VRB vslo

4	VRT	VRA	VRB	1036
0	6	11	16	21 3

if MSR. VEC=0 then Vector_Unavailable()

$$shb \leftarrow VSR[VRB+32].bit[121:124] << 3$$

$$VSR[VRT+32] \leftarrow VSR[VRA+32] << shb$$

The contents of VSR[VRA+32] are shifted left by the number of bytes specified in bits 121:124 of VSR[VRB+32].

- Bytes shifted out of byte 0 are lost.
- Zeros are supplied to the vacated bytes on the right.
- The result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Right by Octet VX-form

VRT, VRA, VRB vsro

ı	1					_
	4	VRT	VRA	VRB	1100	
	0	6	11	16	21	31
	U	U	11	10	21	JI

if MSR. VEC=0 then Vector_Unavailable()

$$shb \leftarrow VSR[VRB+32]$$
. $bit[121:124] << 3$
 $VSR[VRT+32] \leftarrow VSR[VRA+32] >> shb$

The contents of VSR[VRA+32] are shifted right by the number of bytes specified in bits 121:124 of VSR[VRB+32].

- Bytes shifted out of byte 15 are lost.
- Zeros are supplied to the vacated bytes on the
- The result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register	Data Layout for vslo & vsro
src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]

Programming Note

A double-register shift by a dynamically specified number of bits (0-127) can be performed in six instructions. The following example shifts \(\text{Vv} \) \(\text{Vx left by the number of bits specified in Vy and places the high-order 128 bits \(\text{pits} \) of the result into Vz.

```
vsl o
            Vt1, Vw, Vy
                                                    # shift high-order reg left
vspl tb
            Vy, Vy, 15
            Vt1, Vt1, Vy
vsl
            Vt3, V0, Vy
                             # adjust shift count ((V0)=0)
vsububm
            Vt2, Vx, Vt3
                             # shift low-order reg right
            Vt3, Vt3, 15
vspl tb
            Vt2, Vt2, Vt3
vsr
                             # merge to get final result
vor
            Vz, Vt1, Vt2
```

Vector Shift Left Variable VX-form

vslv VRT, VRA, VRB

4	VRT	VRA	VRB	1860
0	6	11	16	21 3

if MSR.VEC=0 then Vector_Unavailable_Interrupt()

```
vsrc. byte[0: 15] \leftarrow VSR[VRA+32]
vsrc. byte[16] \leftarrow 0x00
```

```
do i = 0 to 15
   sh \leftarrow VSR[VRB+32].byte[i].bit[5:7]
   VSR[VRT+32]. byte[i] \leftarrow src. byte[i:i+1]. bit[sh: sh+7]
```

Let bytes 0:15 of vsrc be the contents of VSR[VRA+32]. Let byte 16 of vsrc be the value 0x00.

For each integer value i from 0 to 15, do the following. Let sh be the value in bits 5:7 of byte element i of VSR[VRB+32].

The contents of bits sh: sh+7 of the halfword in byte elements i:i+1 of vsrc are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Right Variable VX-form

VRT, VRA, VRB vsrv

4	VRT	VRA	VRB	1796	
0	6	11	16	21	31

if MSR. VEC=O then Vector_Unavailable_Interrupt()

```
vsrc.byte[0] \leftarrow 0x00
vsrc.byte[1:16] \leftarrow VSR[VRA+32]
```

```
do i = 0 to 15
   sh \leftarrow VSR[VRB+32].byte[i].bit[5:7]
   VSR[VRT+32]. \ byte[i] \leftarrow src. \ byte[i:i+1]. \ bit[8-sh:15-sh]
```

Let bytes 1:16 of vsrc be the contents of VSR[VRA+32]. Let byte 0 of vsrc be the value 0x00.

For each integer value i from 0 to 15, do the following. Let sh be the value in bits 5:7 of byte element i of VSR[VRB+32].

The contents of bits 8-sh: 15-sh of the halfword in byte elements i:i+1 of vsrc are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vslv & vsrv

src1		VSR[VRA+32]														
src2	. byte[0]	. byte[1]	. byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Programming Note

Assume vSRC contains a vector of packed 7-bit values, A located in bits 0:6, B located in bits 7:13, C located in bits 14:20, etc..

Assume the following registers are pre-loaded as follows,

```
# vSHCNT1 = { 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x07, 

# vSHCNT2 = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 

# vSHCNT3 = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x07, 0x00, 0x01, 0x02, 

# vMASK = { 0x7F, 0x7F,
```

The leftmost seven packed 7-bit values can be unpacked into byte elements 0 to 6 using vsrv with vSHCNT1.

```
        vsrv
        vTMP1, vSRC, vSHCT1
        # vTMP1
        = { ObOAAAAAAA, ObABBBBBB, ObBCCCCCC, ObCDDDDDD, ObDEEEEEE, ObEFFFFFF, ObFGGGGGG, ObHHHHHHHI, ObIIIIIJJ, ObJJJJJKK, ObKKKLLLL, ObLLLMMMM, # ObMMNNNNN, ObNOOOOOO, ObPPPPPPQ, ObQQQQQRR };
```

The next seven packed 7-bit values can then be unpacked into byte elements 7 to 13 using vsrv with vSHCNT2.

```
        VSTV
        VTMP2, VTMP1, VSHCT2
        # vTMP2
        = { ObOAAAAAAA, ObABBBBBB, ObBCCCCCC, ObCDDDDDD, ObDEEEEEE, ObEFFFFFF, ObFGGGGGG, ObGHHHHHHH, ObHIIIII, ObIJJJJJJ, ObJKKKKKK, ObKLLLLLL, ObLMMMMMM, ObMNNNNNN, ObOOOOOOOP, ObPPPPPQQ };
```

The next two packed 7-bit values can then be unpacked into byte elements 14 to 15 using vsrv with vSHCNT3.

```
VSRV VTMP3, VTMP2, VSHCT3 # VTMP3 = { ObOAAAAAAA, ObABBBBBB, ObBCCCCCC, ObCDDDDDD, # ObDEEEEEE, ObEFFFFFF, ObFGGGGGG, ObGHHHHHHH, # ObHIIIIII, ObIJJJJJJ, ObJKKKKKK, ObKLLLLLLL, # ObLMMMMMM, ObMNNNNNN, ObNOOOOOO, ObOPPPPPPP };
```

The most-significant bit in each byte element is masked off to produce a vector of sixteen unsigned byte elements.

```
        vand
        vTMP4, vTMP3, vMASK
        # vTMP4
        = { 0b0AAAAAAA, 0b0BBBBBB, 0b0CCCCCCC, 0b0DDDDDD, 0b0EEEEEEE, 0b0FFFFFFF, 0b0GGGGGG, 0b0HHHHHHH, 0b0IIIIIII, 0b0JJJJJJ, 0b0KKKKKK, 0b0LLLLLL, 4b0MMMMMMM, 0b0MNNNNN, 0b00000000, 0b0PPPPPPP };
```

The vector of sixteen unsigned byte elements can be further unpacked to two vectors of eight unsigned halfword elements using a *vupkhsb* and a *vupkhsb*.

The resultant two vectors of eight unsigned halfword elements can then be further unpacked to four vectors of four unsigned word elements using two *vupkhsh* and two *vupkhsh* instructions.

6.8.8 Vector Extract Element Instructions

6.8.8.1 Vector Extract Element to VSR using Immediate-specified Index Instructions

Vector Extract Unsigned Byte to VSR using immediate-specified index VX-form

vextractub VRT.VRB.UIM

4	VRT	/	UIM	VRB	525	
0	6	11	12	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

src ← VSR[VRB+32].byte[UIM]

 $VSR[VRT+32].dword[0] \leftarrow EXTZ64(src)$

 $VSR[VRT+32].dword[1] \leftarrow 0x0000_0000_0000_0000$

The contents of byte element UIM of VSR[VRB+32] are placed into bits 56:63 of VSR[VRT+32]. The contents of the remaining byte elements of VSR[VRT+32] are set to 0

Special Registers Altered:

None

Vector Extract Unsigned Halfword to VSR using immediate-specified index VX-form

vextractuh VRT,VRB,UIM

4 VRT / UIM VRB 589
0 6 11112 16 21 3

if MSR. VEC=0 then Vector_Unavailable()

src ← VSR[VRB+32].byte[UIM:UIM+1]


 $VSR[VRT+32].dword[0] \leftarrow EXTZ64(src)$

 $VSR[VRT+32].dword[1] \leftarrow 0x0000_0000_0000_0000$

The contents of byte elements UI M: UI M+1 of VSR[VRB+32] are placed into halfword element 3 of VSR[VRT+32]. The contents of the remaining halfword elements of VSR[VRT+32] are set to 0.

If the value of \mbox{UIM} is greater than 14, the results are undefined.

Special Registers Altered:



Vector Extract Unsigned Word to VSR using immediate-specified index VX-form

VRT, VRB, UIM vextractuw

4	VRT	/	UIM	VRB	653	
0	6	11	12	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

src ← VSR[VRB+32].byte[UIM:UIM+3] $VSR[VRT+32].\,dword[0]\,\leftarrow\,EXTZ64(src)$

VSR[VRT+32]. dword[1] $\leftarrow 0x0000_0000_0000_0000$

The contents of byte elements UIM: UIM+3 of VSR[VRB+32] are placed into word element 1 of VSR[VRT+32]. The contents of the remaining word elements of VSR[VRT+32] are set to 0.

If the value of UIM is greater than 12, the results are undefined.

Special Registers Altered:

None

Vector Extract Doubleword to VSR using immediate-specified index VX-form

vextractd VRT, VRB, UIM

4	VRT	/	UIM	VRB	717	
0	6	11	12	16		31

if MSR.VEC=0 then Vector_Unavailable()

src ← VSR[VRB+32].byte[UIM:UIM+7]

 $VSR[VRT+32].dword[0] \leftarrow src$

VSR[VRT+32]. dword[1] $\leftarrow 0x0000_0000_0000_0000$

The contents of byte elements UI M: UI M+7 of VSR[VRB+32] are placed into VSR[VRT+32]. The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

If the value of UIM is greater than 8, the results are undefined.

Special Registers Altered:

None

src	VSR[\	(RB+32]
sul t	VSR[VRT+32].dword[0]	0x0000_0000_0000
0	6	3 12
gister Data L	ayout for vextractd	
src	VSR[v	/RB+32]

63

127

6.8.8.2 Vector Extract Element to GPR using GPR-specified Index Instructions

Vector Extract Unsigned Byte to GPR using GPR-specified Left-Index VX-form

vextublx RT,RA,VRB 4 RT RA VRB 1549 0 6 11 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

index ← GPR[RA].bit[60:63]
GPR[RT] ← EXTZ64(VSR[VRB+32].byte[index])

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of byte element index of VSR[VRB+32] are placed into bits 56:63 of GPR[RT].

The contents of bits 0:55 of GPR[RT] are set to 0.

Special Registers Altered:

None

Vector Extract Unsigned Byte to GPR using GPR-specified Right-Index VX-form

vextubrx RT,RA,VI				3		
	4	RT	RA	VRB	1805	
	0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()


index ← GPR[RA].bit[60:63]
GPR[RT] ← EXTZ64(VSR[VRB+32].byte[15-index])

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of byte element 15-index of VSR[VRB+32] are placed into bits 56:63 of GPR[RT].

The contents of bits 0:55 of GPR[RT] are set to 0.

Special Registers Altered:



Vector Extract Unsigned Halfword to GPR using GPR-specified Left-Index VX-form

vextuhlx RT,RA,VRB

4	RT	RA	VRB	1613	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

index ← GPR[RA].bit[60:63]
GPR[RT] ← EXTZ64(VSR[VRB+32].byte[index:index+1])

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of byte elements index:index+1 of VSR[VRB+32] are placed into bits 48:63 of GPR[RT].

The contents of bits 0:47 of GPR[RT] are set to 0.

If the value of index is greater than 14, the results are undefined.

Special Registers Altered:

None

Vector Extract Unsigned Halfword to GPR using GPR-specified Right-Index VX-form

vextuhrx RT,RA,VRB

					_
4	RT	RA	VRB	1869	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $index \leftarrow GPR[RA].bit[60:63]$ $GPR[RT] \leftarrow EXTZ64(VSR[VRB+32].byte[14-index:15-index])$

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of byte elements 14-index: 15-index of VSR[VRB+32] are placed into bits 48:63 of GPR[RT].

The contents of bits 0:47 of GPR[RT] are set to 0.

If the value of index is greater than 14, the results are undefined.

Special Registers Altered:

None

Register Data Layout for vextuhix & vextuhrx src1 GPR[RA] src2 VSR[VRB+32] resul t GPR[RT] 0 63

Vector Extract Unsigned Word to GPR using GPR-specified Left-Index VX-form

vextuwlx RT,RA,VRB

4	RT	RA	VRB	1677	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

index ← GPR[RA].bit[60:63]
GPR[RT] ← EXTZ64(VSR[VRB+32].byte[index:index+3])

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of byte elements index:index+3 of VSR[VRB+32] are placed into bits 32:63 of GPR[RT].

The contents of bits 0:31 of GPR[RT] are set to 0.

If the value of index is greater than 12, the results are undefined.

Special Registers Altered:

None

Vector Extract Unsigned Word to GPR using GPR-specified Right-Index VX-form

vextuwrx RT,RA,VRB

4	RT	RA	VRB	1933	
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA].bit[60:63] GPR[RT] \leftarrow EXTZ64(VSR[VRB+32].byte[12-index:15-index])

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of byte elements index:index+3 of VSR[VRB+32] are placed into bits 32:63 of GPR[RT].

The contents of bits 0:31 of GPR[RT] are set to 0.

If the value of index is greater than 12, the results are undefined.

Special Registers Altered:

None

Register Data Layout for vextuwlx & vextuwrx src1 GPR[RA] src2 VSR[VRB+32] resul t GPR[RT] 0 63 127

6.8.8.3 Vector Extract Double Element to VSR Using GPR-specified Index Instructions

Vector Extract Double Unsigned Byte to VSR using GPR-specified Left-Index VA-form

if MSR. VEC=0 then Vector_Unavailable()

index ← GPR[RC].bit[59:63]
vsrc.qword[0] ← VSR[VRA+32]
vsrc.qword[1] ← VSR[VRB+32]

 $VSR[VRT+32]. dword[0] \leftarrow EXTZ64(vsrc. byte[index])$ $VSR[VRT+32]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let vsrc be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte element index of vsrc are zero-extended and placed into doubleword 0 of VSR[VRT+32].

The contents of doubleword 1 of VSR[VRT+32] are set to 0

Special Registers Altered:

None

Vector Extract Double Unsigned Byte to VSR using GPR-specified Right-Index VA-form

 vextdubvrx
 VRT,VRA,VRB,RC

 4
 VRT
 VRA
 VRB
 RC
 25

 0
 6
 11
 16
 21
 26
 31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RC]. bit[59:63] vsrc. qword[0] \leftarrow VSR[VRA+32] vsrc. qword[1] \leftarrow VSR[VRB+32]

 $\begin{aligned} & VSR[VRT+32]. \ dword[0] \leftarrow EXTZ64(vsrc. \ byte[31-i \ ndex]) \\ & VSR[VRT+32]. \ dword[1] \leftarrow 0x0000_0000_0000_0000 \end{aligned}$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let vsrc be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].


The contents of byte element 31-index of vsrc are zero-extended and placed into doubleword 0 of VSR[VRT+32].

The contents of doubleword 1 of VSR[VRT+32] are set to 0

Special Registers Altered:

None

Register Data Layout for vextdubvlx & vextdubvrx



Vector Extract Double Unsigned Halfword to VSR using GPR-specified Left-Index VA-form

vextduhvlx VRT,VRA,VRB,RC

4	VRT	VRA	VRB	RC	26	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

index ← GPR[RC].bit[59:63]
vsrc.qword[0] ← VSR[VRA+32]
vsrc.qword[1] ← VSR[VRB+32]

 $\begin{aligned} & VSR[VRT+32]. \ dword[0] \leftarrow EXTZ64(vsrc. \ byte[index:index+1]) \\ & VSR[VRT+32]. \ dword[1] \leftarrow 0x0000_0000_0000_0000 \end{aligned}$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let vsrc be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte elements index:index+1 of vsrc are zero-extended and placed into doubleword 0 of VSR[VRT+32].

The contents of doubleword 1 of VSR[VRT+32] are set to 0.

If i ndex is greater than 30, the result is undefined.

Special Registers Altered:

None

Vector Extract Double Unsigned Halfword to VSR using GPR-specified Right-Index VA-form

vextduhvrx VRT,VRA,VRB,RC

4	VRT	VRA	VRB	RC	27	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RC]. bit[59:63] vsrc. qword[0] \leftarrow VSR[VRA+32] vsrc. qword[1] \leftarrow VSR[VRB+32]

 $\begin{aligned} & VSR[VRT+32]. \ dword[0] \leftarrow EXTZ64(vsrc. \ byte[30-i \ ndex: 31-i \ ndex]) \\ & VSR[VRT+32]. \ dword[1] \leftarrow 0x0000_0000_0000_0000 \end{aligned}$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let vsrc be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte elements 30-index: 31-index of vsrc are zero-extended and placed into doubleword 0 of VSR[VRT+32].


The contents of doubleword 1 of VSR[VRT+32] are set to 0.

If index is greater than 30, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vextduhvlx & vextduhvrx



Vector Extract Double Unsigned Word to VSR using GPR-specified Left-Index VA-form

vextduwvlx VRT,VRA,VRB,RC

4	VRT	VRA	VRB	RC	28	
0	6	11	16	21	26	31

if MSR. VEC=0 then Vector_Unavailable()

index ← GPR[RC].bit[59:63]
src.qword[0] ← VSR[VRA+32]
src.qword[1] ← VSR[VRB+32]

 $\begin{tabular}{ll} VSR[VRT+32]. & dword[0] \leftarrow EXTZ64(src.byte[index:index+3]) \\ VSR[VRT+32]. & dword[1] \leftarrow 0x0000_0000_0000_0000 \\ \end{tabular}$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let src be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte elements index:index+3 of src are zero-extended and placed into doubleword 0 of VSR[VRT+32].

The contents of doubleword 1 of VSR[VRT+32] are set to 0.

If i ndex is greater than 28, the result is undefined.

Special Registers Altered:

None

Vector Extract Double Unsigned Word to VSR using GPR-specified Right-Index VA-form

vextduwvrx VRT,VRA,VRB,RC

4	VRT	VRA	VRB	RC	29	
0	6	11	16	21	26	31

if MSR. VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RC]. bit[59:63] src. qword[0] \leftarrow VSR[VRA+32] src. qword[1] \leftarrow VSR[VRB+32]

 $VSR[VRT+32]. \ dword[0] \leftarrow EXTZ64(src. \ byte[28-i \ ndex: 31-i \ ndex]) \\ VSR[VRT+32]. \ dword[1] \leftarrow 0x0000_0000_0000_0000$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let src be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte elements 28-i ndex: 31-i ndex of src are zero-extended and placed into doubleword 0 of VSR[VRT+32].


The contents of doubleword 1 of VSR[VRT+32] are set to 0.

If i ndex is greater than 28, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vextduwvlx & vextduwvrx



0 64 127

Vector Extract Double Doubleword to VSR using GPR-specified Left-Index VA-form

vextddvlx VRT,VRA,VRB,RC

4	VRT	VRA	VRB	RC	30	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RC]. bit[59:63] src.qword[0] \leftarrow VSR[VRA+32] src.qword[1] \leftarrow VSR[VRB+32]

 $VSR[VRT+32]. dword[0] \leftarrow src. byte[index:index+7] \\ VSR[VRT+32]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let src be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte elements index:index+7 of src are placed into doubleword 0 of VSR[VRT+32].

The contents of doubleword 1 of VSR[VRT+32] are set to 0.

If i ndex is greater than 24, the result is undefined.

Special Registers Altered:

None

Vector Extract Double Doubleword to VSR using GPR-specified Right-Index VA-form

vextddvrx VRT,VRA,VRB,RC

4	VRT	VRA	VRB	RC	31	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RC]. bit[59:63] src.qword[0] \leftarrow VSR[VRA+32] src.qword[1] \leftarrow VSR[VRB+32]

 $\begin{aligned} & VSR[VRT+32]. \ dword[0] \leftarrow src. \ byte[24-index: 31-index] \\ & VSR[VRT+32]. \ dword[1] \leftarrow 0x0000_0000_0000_0000 \end{aligned}$

Let i ndex be the contents of bits 59:63 of GPR[RC].

Let src be the concatenation of the contents of VSR[VRA+32] and VSR[VRB+32].

The contents of byte elements 24-index: 31-index of src are placed into doubleword 0 of VSR[VRT+32].


The contents of doubleword 1 of VSR[VRT+32] are set to 0.

If i ndex is greater than 24, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vextddvlx & vextddvrx



6.8.9 Vector Insert Element Instructions

6.8.9.1 Vector Insert Element from VSR Using Immediate-specified Index Instructions

Vector Insert Byte from VSR using immediate-specified index VX-form

 Vinsertb
 VRT,VRB,UIM

 4
 VRT
 / UIM
 VRB
 781

 0
 6
 11 | 12
 16
 21
 31

if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32]. byte[UIM] $\leftarrow VSR[VRB+32]$. byte[7]

The contents of byte element 7 of VSR[VRB+32] are placed into byte element UIM of VSR[VRT+32]. The contents of the remaining byte elements of VSR[VRT+32] are not modified.

Special Registers Altered:

None

Vector Insert Halfword from VSR using immediate-specified index VX-form

 vinserth
 VRT,VRB,UIM

 4
 VRT
 / UIM
 VRB
 845

 0
 6
 11 | 12
 16
 21
 31


if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32]. byte[UI M: UI M+1] $\leftarrow VSR[VRB+32]$. hword[3]

The contents of halfword element 3 of VSR[VRB+32] are placed into byte elements UIM: UIM+1 of VSR[VRT+32]. The contents of the remaining byte elements of VSR[VRT+32] are not modified.

If the value of \mbox{UIM} is greater than 14, the results are undefined.

Special Registers Altered:





Vector Insert Word from VSR using immediate-specified index VX-form

vinsertw VRT,VRB,UIM

4	VRT	/	UIM	VRB	,	909
0	6	11	12	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32]. byte[UI M: UI M+3] $\leftarrow VSR[VRB+32]$. word[1]

The contents of word element 1 of VSR[VRB+32] are placed into byte elements UI M: UI M+3 of VSR[VRT+32]. The contents of the remaining byte elements of VSR[VRT+32] are not modified.

If the value of \mbox{UIM} is greater than 12, the results are undefined.

Special Registers Altered:

None

Vector Insert Doubleword from VSR using immediate-specified index VX-form

vinsertd VRT,VRB,UIM

4	VRT	/	UIM	VRB	973	
0	6	11	12	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32]. byte[UI M: UI M+7] $\leftarrow VSR[VRB+32]$. dword[0]

The contents of doubleword element 0 of VSR[VRB+32] are placed into byte elements UIM: UIM+7 of VSR[VRT+32]. The contents of the remaining byte elements of VSR[VRT+32] are not modified.

If the value of $\ensuremath{\mathsf{UIM}}$ is greater than 8, the results are undefined.


Special Registers Altered:

None

Register Data Layout for vinsertw

src	unused	VSR[VRB+32].word[1]	unused				
resul t	VSR[VRT+32]						
ī	0	32	64 127				

Register Data Layout for vinsertd



6.8.9.2 Vector Insert Element from GPR Using GPR-specified Index Instructions

Vector Insert Byte from GPR using GPR-specified Left-Index VX-form

 vinsblx
 VRT,RA,RB

 4
 VRT
 RA
 RB
 527

 0
 6
 11
 16
 21
 31

if MSR. VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA]. bit[60: 63] src. byte[0: 15] \leftarrow 0

VSR[VRT+32]. byte[index] \leftarrow GPR[RB]. bit[56: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 56:63 of GPR[RB] are placed into byte element i ndex of VSR[VRT+32].

All other byte elements of VSR[VRT+32] are not modified.

Special Registers Altered:

None

Vector Insert Byte from GPR using GPR-specified Right-Index VX-form

vinsbrx VRT,RA,RB

4 VRT RA RB 783 0 6 11 16 21 31

if MSR. VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA]. bit[60:63] src. byte[0:15] \leftarrow 0

VSR[VRT+32]. byte[15-index] \leftarrow GPR[RB]. bit[56:63]

Let i ndex be the contents of bits 60:63 of GPR[RA].


The contents of bits 56:63 of GPR[RB] are placed into byte element 15-i ndex of VSR[VRT+32].

All other byte elements of $\mathsf{VSR}[\mathsf{VRT} + 32]$ are not modified.

Special Registers Altered:

None

Register Data Layout for vinsblx & vinsbrx



Vector Insert Halfword from GPR using GPR-specified Left-Index VX-form

vinshlx VRT,RA,RB

4	VRT	RA	RB	591	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA]. bit[60:63] src. byte[0:15] \leftarrow 0

VSR[VRT+32]. byte[i ndex: i ndex+1] \leftarrow GPR[RB]. bi t[48: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 48:63 of GPR[RB] are placed into byte elements i ndex: i ndex+1 of VSR[VRT+32].

If i ndex is greater than 14, the result is undefined.

Special Registers Altered:

None

Vector Insert Halfword from GPR using GPR-specified Right-Index VX-form

vinshrx VRT,RA,RB

4	VRT	RA	RB	847	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA]. bit[60:63] src.byte[0:15] \leftarrow 0

VSR[VRT+32]. byte[14-index: 15-index] \leftarrow GPR[RB]. bit[48: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].


The contents of bits 48:63 of GPR[RB] are placed into byte elements 14-i ndex: 15-i ndex of VSR[VRT+32].

If i ndex is greater than 14, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vinshlx & vinshrx



Vector Insert Word from GPR using GPR-specified Left-Index VX-form

vinswlx VRT,RA,RB

4	VRT	RA	RB	655	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $index \leftarrow GPR[RA].bit[60:63]$

VSR[VRT+32]. byte[index:index+3] \leftarrow GPR[RB]. bit[32:63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 32:63 of GPR[RB] are placed into byte elements i ndex: i ndex+3 of VSR[VRT+32].

All other byte elements of VSR[VRT+32] are not modified.

If i ndex is greater than 12, the result is undefined.

Special Registers Altered:

None

Vector Insert Word from GPR using GPR-specified Right-Index VX-form

vinswrx VRT,RA,RB

4	VRT	RA	RB	911	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60:63]$

VSR[VRT+32]. byte[12-i ndex: 15-i ndex] \leftarrow GPR[RB]. bi t[32: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 32:63 of GPR[RB] are placed into byte elements 12-i ndex: 15-i ndex of VSR[VRT+32].


All other byte elements of $\mathsf{VSR}[\mathsf{VRT} + 32]$ are not modified.

If i ndex is greater than 12, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vinswlx & vinswrx



Vector Insert Doubleword from GPR using GPR-specified Left-Index VX-form

vinsdlx VRT,RA,RB

4	VRT	RA	RB	719	
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60: 63]$

VSR[VRT+32]. byte[index:index+7] \leftarrow GPR[RB]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of GPR[RB] are placed into byte elements index: index+7 of VSR[VRT+32].

All other byte elements of VSR[VRT+32] are not modified.

If i ndex is greater than 8, the result is undefined.

Special Registers Altered:

None

Vector Insert Doubleword from GPR using GPR-specified Right-Index VX-form

vinsdrx VRT,RA,RB

4	VRT	RA	RB	975	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60:63]$

VSR[VRT+32]. byte[8-i ndex: 15-i ndex] \leftarrow GPR[RB]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of GPR[RB] are placed into byte elements 8-i ndex: 15-i ndex of VSR[VRT+32].

All other byte elements of VSR[VRT+32] are not modified.


If i ndex is greater than 8, the result is undefined.

Special Registers Altered:

None

64


Register Data Layout for vinsdlx & vinsdrx



127

6.8.9.3 Vector Insert Element from GPR Using Immediate-specified Index Instructions

Vector Insert Word from GPR using immediate-specified index VX-form



if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32]. byte[UIM: UIM+3] \leftarrow GPR[RB]. bit[32:63]

The contents of bits 32:63 of GPR[RB] are placed into byte elements UI M: UI M+3 of VSR[VRT+32].


All other byte elements of VSR[VRT+32] are not modified.

If UIM is greater than 12, the result is undefined.

Special Registers Altered:

None

Vector Insert Doubleword from GPR using immediate-specified index VX-form



if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32].byte[UIM:UIM+7] ← GPR[RB]

The contents of GPR[RB] are placed into byte elements UI M: UI M+7 of VSR[VRT+32].


All other byte elements of VSR[VRT+32] are not modified.

If UIM is greater than 8, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vinsw



Register Data Layout for vinsd



6.8.9.4 Vector Insert Element from VSR Using GPR-specified Index Instructions

Vector Insert Byte from VSR using GPR-specified Left-Index VX-form

vinsbvlx VRT,RA,VRB

4 VRT RA VRB 15
0 6 11 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60: 63]$

VSR[VRT+32]. byte[i ndex] $\leftarrow VSR[VRB+32]$. bi t[56: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 56:63 of VSR[VRB+32] are placed into byte element i ndex of VSR[VRT+32].

All other byte elements of $\mathsf{VSR}[\mathsf{VRT} + 32]$ are not modified.

Special Registers Altered:

None

Vector Insert Byte from VSR using GPR-specified Right-Index VX-form

vinsbvrx VRT,RA,VRB

4 VRT RA VRB 271
0 6 11 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60: 63]$

VSR[VRT+32]. byte[15-index] $\leftarrow VSR[VRB+32]$. bit[56:63]

Let i ndex be the contents of bits 60:63 of GPR[RA].


The contents of bits 56:63 of VSR[VRB+32] are placed into byte element 15-i ndex of VSR[VRT+32].

All other byte elements of $\mathsf{VSR}[\mathsf{VRT} + 32]$ are not modified.

Special Registers Altered:

None

Register Data Layout for vinsbvlx & vinsbvrx



Vector Insert Halfword from VSR using GPR-specified Left-Index VX-form

vinshvlx VRT,RA,VRB

4	VRT	RA	VRB	79	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA]. bit[60:63] src.byte[0:15] \leftarrow 0

VSR[VRT+32]. byte[i ndex: i ndex+1] $\leftarrow VSR[VRB+32]$. bi t[48: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 48:63 of VSR[VRB+32] are placed into byte elements i ndex: i ndex+1 of VSR[VRT+32].

If i ndex is greater than 14, the result is undefined.

Special Registers Altered:

None

Vector Insert Halfword from VSR using GPR-specified Right-Index VX-form

vinshvrx VRT,RA,VRB

4	VRT	RA	VRB	335	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

index \leftarrow GPR[RA]. bit[60:63] src.byte[0:15] \leftarrow 0

 $VSR[VRT+32].\ byte[14-i\ ndex:\ 15-i\ ndex]\ \leftarrow\ VSR[VRB+32].\ bi\ t[48:\ 63]$

Let i ndex be the contents of bits 60:63 of GPR[RA].


The contents of bits 48:63 of VSR[VRB+32] are placed into byte elements 14-i ndex: 15-i ndex of VSR[VRT+32].

If i ndex is greater than 14, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vinshvlx & vinshvrx



Vector Insert Word from VSR using GPR-specified Left-Index VX-form

vinswvlx VRT,RA,VRB

4	VRT	RA	VRB	143	
0	6	11	16	21	31

if MSR.VEC=O then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60: 63]$

VSR[VRT+32]. byte[index:index+3] $\leftarrow VSR[VRB+32]$. bit[32:63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 32:63 of VSR[VRB+32] are placed into byte elements i ndex: i ndex+3 of VSR[VRT+32].

All other byte elements of VSR[VRT+32] are not modified.

If i ndex is greater than 12, the result is undefined.

Special Registers Altered:

None

Vector Insert Word from VSR using GPR-specified Right-Index VX-form

vinswvrx VRT,RA,VRB

	1		1		_
4	VRT	RA	VRB	399	
		l			
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $i ndex \leftarrow GPR[RA]. bi t[60:63]$

VSR[VRT+32]. byte[12-i ndex: 15-i ndex] $\leftarrow VSR[VRB+32]$. bi t[32: 63]

Let i ndex be the contents of bits 60:63 of GPR[RA].

The contents of bits 32:63 of VSR[VRB+32] are placed into byte elements 12-i ndex: 15-i ndex of VSR[VRT+32].


All other byte elements of VSR[VRT+32] are not modified.

If i ndex is greater than 12, the result is undefined.

Special Registers Altered:

None

Register Data Layout for vinswvlx & vinswvrx



resul t VSR[VRT+32]
0 32 64 127

6.9 Vector Integer Instructions

6.9.1 Vector Integer Arithmetic Instructions

6.9.1.1 Vector Integer Add Instructions

Vector Add & Write Carry-out Unsigned Word VX-form

For each integer value i from 0 to 3, do the following. The unsigned integer value in word element i in VSR[VRA+32] is added to the unsigned integer value in word element i in VSR[VRB+32]. The carry out of the 32-bit sum is zero-extended to 32 bits and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Add Signed Byte Saturate VX-form

vaddsbs	V	/RT,VRA,V	'RB						
4	VRT	VRA	VRB	768					
0	6	11	16	21	31				
<pre>if MSR.VEC=0 then Vector_Unavailable() do i = 0 to 15 src1 ← EXTS(VSR[VRA+32].byte[i]) src2 ← EXTS(VSR[VRB+32].byte[i]) VSR[VRT+32].byte[i] ← si8_CLAMP(src1 + src2)</pre>									

For each integer value i from 0 to 15, do the following. The signed integer value in byte element i of VSR[VRA+32] is added to the signed integer value in byte element i of VSR[VRB+32].

- If the sum is greater than 2^7 -1 the result saturates to 2^7 -1 and SAT is set to 1.
- If the sum is less than -2⁷ the result saturates to -2⁷ and SAT is set to 1.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

SAT

Registe	r Data I	Layout	for va	addcuv	V											
src1	VSR	[VRA+32	2]. word	[0]b	VSR	[VRA+3	2]. wor	d[1]	VSR	[VRA+3	2]. word	d[2]	VSR	[VRA+32	2]. word	[E]t
src2	VSR	[VRB+32	2]. wor	[0]b	VSR	[VRB+3	2]. wor	d[1]	VSR	[VRB+3	2]. word	d[2]	VSR	[VRB+32	2]. word	[8]k
	VCD	EVIDT 2	21	-1503	VCD	EVIDT 0	01	-1543	VCD	EVDT 0	21	1501	VCD	EVIDT 2	21	1501
resul t	0 VSR	[VRT+32	2]. wor		32 32	[VKI+3.	2]. wor	נון	64 64	[VKI+3	2]. word	1[2]	48	[VRT+32	2]. word	127
									· .							
Register	r Data I	Layout	for va	addsbs	3											
src1	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	.byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	.byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15
		ı	ı		1	1	1		1	1	1		1	1	ı	1
resul t	. byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Add Signed Halfword Saturate VX-form

vaddshs VRT,VRA,VRB

4	VRT	VRA	VRB	832			
0	6	11	16	21	31		

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
 src1 ← EXTS(VSR[VRA+32].hword[i])
 src2 ← EXTS(VSR[VRB+32].hword[i])

 $\label{eq:VSR[VRT+32].hword[i]} VSR[VRT+32].\,\, hword[i] \,\,\leftarrow\,\, si\,16_CLAMP(src1\,+\,src2)$ end

For each integer value i from 0 to 7, do the following. The signed integer value in halfword element i of VSR[VRA+32] is added to the signed integer value in halfword element i of VSR[VRB+32].

- If the sum is greater than 2^{15} -1 the result saturates to 2^{15} -1 and SAT is set to 1.
- If the sum is less than -2^{15} the result saturates to -2^{15} and SAT is set to 1.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

SAT

Vector Add Signed Word Saturate VX-form

vaddsws VRT,VRA,VRB

4	VRT	VRA	VRB	896		
0	6	11	16	21 3		

if MSR.VEC=0 then Vector_Unavailable()

 $\label{eq:control_def} \begin{array}{ll} \text{do i} = 0 \text{ to } 3 \\ \text{src1} \leftarrow \text{EXTS}(\text{VSR[VRA].word[i]}) \\ \text{src2} \leftarrow \text{EXTS}(\text{VSR[VRB].word[i]}) \end{array}$

 $VSR[VRT+32]. word[i] \leftarrow si 32_CLAMP(src1 + src2)$ and

For each integer value i from 0 to 3, do the following. The signed integer value in word element i of VSR[VRA+32] is added to the signed integer value in word element i of VSR[VRB+32].

- If the sum is greater than 2^{31} -1 the result saturates to 2^{31} -1 and SAT is set to 1.
- If the sum is less than -2^{31} the result saturates to -2^{31} and SAT is set to 1.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Register Data Layout for vaddshs

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32]. hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32]. hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32].hword[7]

resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hwor	d[7]
	0	16	32	48	64	80	96	112	127

Register Data Layout for vaddsws

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]

resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]	
	0	32	64	48	127

Vector Add Unsigned Byte Modulo VX-form

vaddubm VRT,VRA,VRB

4	VRT	VRA	VRB		0
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 15, do the following. The integer value in byte element i of VSR[VRA+32] is added to the integer value in byte element i of VSR[VRB+32].

The low-order 8 bits of the result are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note

vaddubm can be used for unsigned or signed-integers.

Vector Add Unsigned Halfword Modulo VX-form

vadduhm VRT,VRA,VRB

4	VRT	VRA	VRB	64	٦
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 7 src1 \leftarrow EXTZ(VSR[VRA+32].hword[i]) src2 \leftarrow EXTZ(VSR[VRB+32].hword[i]) VSR[VRT+32].hword[i] \leftarrow CHOP16(src1 + src2) end
```

For each integer value i from 0 to 7, do the following.

The integer value in halfword element i of VSR[VRA+32] is added to the integer value in halfword element i of VSR[VRB+32].

The low-order 16 bits of the result are placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note

vadduhm can be used for unsigned or signed-integers.

Register Data Layout for vaddubm

src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vadduhm

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32]. hword[1]	VSR[VRB+32]. hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32]. hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32].hword[7]

resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]	
	0	16	32	48	64	80	96	112 127	7

Vector Add Unsigned Word Modulo VX-form

vadduwm VRT, VRA, VRB

4	VRT	VRA	VRB	128	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
   src1 ← EXTZ(VSR[VRA+32].word[i])
   src2 ← EXTZ(VSR[VRB+32].word[i])
   VSR[VRT+32]. word[i] \leftarrow CHOP32(src1 + src2)
end
```

For each integer value i from 0 to 3, do the following. The integer value in word element i of VSR[VRA+32] is added to the integer value in word element i of VSR[VRB+32].

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note

vadduwm can be used for unsigned signed-integers.

Vector Add Unsigned Doubleword Modulo VX-form

vaddudm VRT, VRA, VRB

4	VRT	VRA	VRB	192	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   src1 ← EXTZ(VSR[VRA+32].dword[i])
  src2 ← EXTZ(VSR[VRB+32].dword[i])
   VSR[VRT+32]. dword[i] \leftarrow CHOP64(src1 + src2)
end
```

For each integer value i from 0 to 1, do the following. The integer value in doubleword element i of VSR[VRB+32] is added to the integer value in doubleword element i of VSR[VRA+32].

The low-order 64 bits of the result are placed into doubleword el ement i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note –

vaddudm can be used for signed or unsigned integers.

Register Data Layout for vadduwm

	0	32	64	48 127
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
•				_
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]

Register Data Layout for vaddudm

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]

VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1] resul t

Vector Add Unsigned Byte Saturate VX-form

vaddubs

VRT, VRA, VRB

4	VRT	VRA	VRB	512	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15
    src1 ← EXTZ(VSR[VRA+32].byte[i])
    src2 ← EXTZ(VSR[VRB+32].byte[i])

    VSR[VRT+32].byte[i] ← ui8_CLAMP(src1 + src2)
```

For each integer value i from 0 to 15, do the following. The unsigned integer value in byte element i of VSR[VRA+32] is added to the unsigned integer value in byte element i of VSR[VRB+32].

 If the sum is greater than 2⁸-1 the result saturates to 2⁸-1 and SAT is set to 1.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

SAT

Vector Add Unsigned Halfword Saturate VX-form

vadduhs

VRT, VRA, VRB

4	VRT	VRA	VRB	576	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{split} \text{do i &= 0 to 7} \\ \text{src1} &\leftarrow \text{EXTZ(VSR[VRA+32].hword[i])} \\ \text{src2} &\leftarrow \text{EXTZ(VSR[VRB+32].hword[i])} \\ \text{VSR[VRT+32].hword[i]} &\leftarrow \text{ui 16\_CLAMP(src1 + src2)} \\ \text{end} \end{split}
```

For each integer value i from 0 to 7, do the following. The unsigned integer value in halfword element i of VSR[VRA+32] is added to the unsigned integer value in halfword element i of VSR[VRB+32].

- If the sum is greater than 2^{16} -1 the result saturates to 2^{16} -1 and SAT is set to 1.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

SAT

egiste	r Data I	Lavout	for va	addub	•											
src1	. byte[0]	. byte[1]	. byte[2]	. byte[3]	1	.byte[5]	. byte[6]	.byte[7]	.byte[8]	. byte[9]	hvte[10]	hvte[11]	hvte[12]	hvte[13]	. byte[14]	hvte[15
src2	. byte[0]	. byte[1]	. byte[2]	. byte[3]	. byte[4]	. byte[5]	. byte[6]	. byte[7]	. byte[8]	,	,	,	,	,	. byte[14]	, -
		1 ,	,		1 ,	,			1 ,		1 ,	,	,	,	,	
resul t	. byte[0]	. byte[1]	.byte[2]	.byte[3]	,	. byte[5]	.byte[6]	. byte[7]	. byte[8]	. byte[9]		·	. byte[12]	·	. byte[14]	, -
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 12
egiste	Data	Layout	for va	adduhs	6											
src1	VSR[VRA+32	2]. hword[0]	VSR[VRA+32	2].hword[1]	VSR[VRA+32	?]. hword[2]	VSR[VRA+3	2]. hword[3]	VSR[VRA+32	2].hword[4]	VSR[VRA+32]. hword[5]	VSR[VRA+32	?]. hword[6]	VSR[VRA+32	!]. hword[7
src2	VSR[VRB+32	2]. hword[0]	VSR[VRB+32	2].hword[1]	VSR[VRB+32	?]. hword[2]	VSR[VRB+3	2]. hword[3]	VSR[VRB+32	2].hword[4]	VSR[VRB+32	!].hword[5]	VSR[VRB+32	?]. hword[6]	VSR[VRB+32	!]. hword[7
			1						1		1		1		1	
resul t	VSR[VRT+32	2]. hword[0]	VSR[VRT+32	2]. hword[1]	VSR[VRT+32	2]. hword[2]	VSR[VRT+3	2]. hword[3]	VSR[VRT+32	2]. hword[4]	VSR[VRT+32	!]. hword[5]	VSR[VRT+32	?]. hword[6]	VSR[VRT+32	!]. hword[7
	0		16		32		48		64		80		96		112	12

Vector Add Unsigned Word Saturate VX-form

vadduws VRT,VRA,VRB

4	VRT	VRA	VRB	640	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{split} &\text{do } i = 0 \text{ to } 3 \\ &\text{src1} \leftarrow \text{EXTZ(VSR[VRA+32].word[i])} \\ &\text{src2} \leftarrow \text{EXTZ(VSR[VRB+32].word[i])} \\ &\text{VSR[VRT+32].word[i]} \leftarrow \text{ui } 32\_\text{CLAMP(src1} + \text{src2)} \\ &\text{end} \end{split}
```

For each integer value i from 0 to 3, do the following.

The unsigned integer value in word element i of VSR[VRA+32] is added to the unsigned integer value in word element i of VSR[VRB+32].

- If the sum is greater than 2^{32} -1 the result saturates to 2^{32} -1 and SAT is set to 1.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Register	Data Layout for vadduws	S		
, [V(CD[V(DA 00] 150]	VODEVDA 003 1543	1/CD [1/DA 003 1503	V(CDEV/DA 003 JE03
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32]. word[2]	VSR[VRB+32].word[3]
L				
resul t	VSR[VRT+32]. word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32]. word[3]
		32	64	48 127

Vector Add Unsigned Quadword Modulo VX-form

vadduqm VRT,VRA,VRB

	4	VRT	VRA	VRB	256	
0		6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

src1 ← EXTZ(VSR[VRA+32]) src2 ← EXTZ(VSR[VRB+32])

VSR[VRT+32] ← CHOP128(src1 + src2)

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32].

src1 and src2 can be signed or unsigned integers.

The rightmost 128 bits of the sum of src1 and src2 are placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Add Extended Unsigned Quadword Modulo VA-form

vaddeugm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	60	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(VSR[VRB+32])
cin ← EXTZ(VSR[VRC+32].bit[127])

VSR[VRT+32] ← CHOP128(src1 + src2 + cin)

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32]. Let ci n be the integer value in bit 127 of VSR[VRC+32].

src1 and src2 can be signed or unsigned integers.

The rightmost 128 bits of the sum of src1, src2, and cin are placed into VSR[VRT+32].

Special Registers Altered:

src1	VSR[VRA+32]	
src2	VSR[VRB+32]	
esul t	VSR[VRT+32]	
0		
egister Data Layout for vadde	euqm	
src1 src1	vsr[vra+32]	
-		
src1	VSR[VRA+32]	
src1 src2	VSR[VRA+32] VSR[VRB+32]	

Vector Add & write Carry-out Unsigned Quadword VX-form

vaddcuq VRT,VRA,VRB

ſ	4	VRT	VRA	VRB	320	
	0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

```
src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(VSR[VRB+32])
sum ← EXTZ(src1) + EXTZ(src2)

VSR[VRT+32] ← EXTZ128((src1 + src2) >> 128)
```

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32].

src1 and src2 can be signed or unsigned integers.

The carry out of the sum of src1 and src2 is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Add Extended & write Carry-out Unsigned Quadword VA-form

vaddecuq VRT,VRA,VRB,VRC

		ı — —	ı — —		1	_
4	VRT	VRA	VRB	VRC	61	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(VSR[VRB+32])
ci n ← EXTZ(VSR[VRC+32]. bi t[127])

VSR[VRT+32] ← EXTZ128((src1 + src2 + ci n) >> 128)
```

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32]. Let ci n be the integer value in bit 127 of VSR[VRC+32].

src1 and src2 can be signed or unsigned integers.

The carry out of the sum of src1, src2, and cin are placed into VSR[VRT+32].

Special Registers Altered:

None

src1	VSR[VRA+32]	
src2	VSR[VRB+32]	
src3	VSR[VRC+32]	
esul t	VSR[VRT+32]	
0		1
egister Data Layout for vadd	ecuq	
src1	VSR[VRA+32]	
src2	VSR[VRB+32]	
src2 src3	VSR[VRB+32] VSR[VRC+32]	

Programming Note

The *Vector Add Unsigned Quadword* instructions support efficient wide-integer addition. The following code sequence can be used to implement a 512-bit signed or unsigned add operation.

```
vaddugm
                 vS3, vA3, vB3
                                      # bits 384:511 of sum
                                      # carry out of bit 384 of sum
vaddcug
                 vC3, vA3, vB3
vaddeugm
                 vS2, vA2, vB2, vC3
                                      # bits 256:383 of sum
vaddecuq
                 vC2, vA2, vB2, vC3
                                      # carry out of bit 256 of sum
vaddeugm
                 vS1, vA1, vB1, vC2
                                      # bits 128:255 of sum
vaddecuq
                 vC1, vA1, vB1, vC2
                                      # carry out of bit 128 of sum
vaddeugm
                 vS0, vA0, vB0, vC1
                                      # bits 0:127 of sum
```

6.9.1.2 Vector Integer Subtract Instructions

Vector Subtract & Write Carry-Out Unsigned Word VX-form

vsubcuw VRT, VRA, VRB

4	VRT	VRA	VRB	1408	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3

$$src1 \leftarrow EXTZ(VSR[VRA+32].word[i])$$

 $src2 \leftarrow EXTZ(-VSR[VRB+32].word[i])$
 $VSR[VRT+32].word[i] \leftarrow EXTZ32((src1+src2+1) >> 32)$
end

For each integer value i from 0 to 3, do the following. The unsigned integer value in word element i of VSR[VRB+32] is subtracted from the unsigned integer value in word element i in VSR[VRA+32]. The complement of the borrow out of bit 0 of the 32-bit difference is zero-extended to 32 bits and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Subtract Signed Byte Saturate VX-form

vsubsbs VRT, VRA, VRB

4	VRT	VRA	VRB	1792	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 15
  src1 ← EXTS(VSR[VRA+32].byte[i])
   src2 ← EXTS(VSR[VRB+32].byte[i])
   VSR[VRT+32]. byte[i] \leftarrow si8_CLAMP(src1 + ¬src2 + 1)
```

For each integer value i from 0 to 15, do the following. The signed integer value in byte element i in VSR[VRB+32] is subtracted from the signed integer value in byte element i in VSR[VRA+32].

- If the intermediate result is greater than 127 the result saturates to 127 and SAT is set to 1.
- If the intermediate result is less than -128 the result saturates to -128 and SAT is set to 1.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

SAT

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
-				
esul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
C)	32	64	48 12

src1	. byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	. byte[0]	. byte[1]	. byte[2]	. byte[3]	. byte[4]	. byte[5]	. byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]

resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Subtract Signed Halfword Saturate VX-form

vsubshs

VRT, VRA, VRB

4	VRT	VRA	VRB	1856
0	6	11	16	21 3

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
    src1 ← EXTS(VSR[VRA+32].hword[i])
    src2 ← EXTS(VSR[VRB+32].hword[i])

VSR[VRT+32].hword[i] ← si16_CLAMP(src1 + ¬src2 + 1)
end
```

For each integer value i from 0 to 7, do the following. The signed integer value in halfword element i in VSR[VRB+32] is subtracted from the signed integer value in halfword element i in VSR[VRA+32].

- If the intermediate result is greater than 2¹⁵-1 the result saturates to 2¹⁵-1 and SAT is set to 1.
- If the intermediate result is less than -2¹⁵ the result saturates to -2¹⁵ and SAT is set to 1

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

SAT

Vector Subtract Signed Word Saturate VX-form

vsubsws

VRT, VRA, VRB

4	VRT	VRA	VRB	1920	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 

src1 \leftarrow EXTS(VSR[VRA+32].word[i]) 

src2 \leftarrow EXTS(VSR[VRB+32].word[i]) 

VSR[VRT+32].word[i] \leftarrow si 32\_CLAMP(src1 + ¬src2 + 1)
```

For each integer value i from 0 to 3, do the following. The signed integer value in word element i in VSR[VRB+32] is subtracted from the signed integer value in word element i in VSR[VRA+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to
- If the intermediate result is less than -2³¹ the result saturates to -2³¹ and SAT is set to 1

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Register Da	ıta Layout	for v	vsubshs
-------------	------------	-------	---------

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32].hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]
	0	16	32	48	64	80	96	112 127

Register Data Layout for vsubsws

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]

result VSR[VRT+32]. word[0] VSR[VRT+32]. word[1] VSR[VRT+32]. word[2] VSR[VRT+32]. word[3]
0 32 64 48 127

Vector Subtract Unsigned Byte Modulo VX-form

vsububm VRT, VRA, VRB

4	VRT	VRA	VRB	1024	
0	6	11	16	21	31

```
if MSR. VEC=0 then Vector_Unavailable()
do i = 0 to 15
   src1 ← EXTZ(VSR[VRA+32].byte[i])
   src2 ← EXTZ(VSR[VRB+32].byte[i])
   VSR[VRT+32].byte[i] \leftarrow CHOP8(src1 + \neg src2 + 1)
```

For each integer value i from 0 to 15, do the following. The unsigned integer value in byte element i in VSR[VRB+32] is subtracted from the unsigned integer value in byte element i in VSR[VRA+32].

The low-order 8 bits of the result are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Subtract Unsigned Halfword Modulo VX-form

vsubuhm VRT, VRA, VRB

4	VRT	VRA	VRB	1088	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
   src1 ← EXTZ(VSR[VRA+32].hword[i])
   src2 ← EXTZ(VSR[VRB+32].hword[i])
   VSR[VRT+32]. hword[i] \leftarrow CHOP16(src1 + \neg src2 + 1)
```

For each integer value i from 0 to 7, do the following. The unsigned integer value in halfword element i in VSR[VRB+32] is subtracted from the unsigned integer value in halfword element i in VSR[VRA+32].

The low-order 16 bits of the result are placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vsububm

src2	src1	. byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t [.byte[0] .byte[1] .byte[2] .byte[3] .byte[4] .byte[5] .byte[6] .byte[6] .byte[7] .byte[8] .byte[9] .byte[9] .byte[10] .byte[11] .byte[12] .byte[13] .byte[14] .byte[14] .byte[15] .byte[16] .byte[17] .byte[18] .byte[18]	src2	. byte[0]	. byte[1]	. byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]

Register Data Layout for vsubuhm

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32]. hword[2]	VSR[VRA+32].hword[3]	VSR[VRA+32]. hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]

resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hword	[7]
	0	16	32	48	64	80	96	112 1	27

Vector Subtract Unsigned Word Modulo VX-form

vsubuwm VRT,VRA,VRB

4	VRT	VRA	VRB	1152	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()
do i = 0 to 3
 src1 ← EXTZ(VSR[VRA+32].word[i])
 src2 ← EXTZ(VSR[VRB+32].word[i])

 $VSR[VRT+32]. word[i] \leftarrow CHOP32(src1 + \neg src2 + 1)$

For each integer value i from 0 to 3, do the following.

The unsigned integer value in word element i in VSR[VRB+32] is subtracted from the unsigned integer value in word element i in VSR[VRA+32].

The low-order 16 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Subtract Unsigned Doubleword Modulo VX-form

vsubudm VRT,VRA,VRB

4	VRT	VRA	VRB	1216	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 1 

src1 \leftarrow EXTZ(VSR[VRA+32].dword[i])

src2 \leftarrow EXTZ(VSR[VRB+32].dword[i])

VSR[VRT+32].dword[i] \leftarrow CHOP64(src1 + \neg src2 + 1)
```

For each integer value i from 0 to 1, do the following. The integer value in doubleword element i in VSR[VRB+32] is subtracted from the integer value in doubleword element i in VSR[VRA+32].

The low-order 64 bits of the result are placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note -

vsubudm can be used for signed or unsigned integers.

Register Data Layout for vsubuwm

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]

resul t VSR[VRT+32]. word[0] VSR[VRT+32]. word[1] VSR[VRT+32]. word[2] VSR[VRT+32]. word[3] 0 32 64 48 127

Register Data Layout for vsubudm

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
•		

resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1]

Vector Subtract Unsigned Byte Saturate VX-form

vsububs VRT,VRA,VRB

4	VRT	VRA	VRB	1536	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 15
    src1 ← EXTZ(VSR[VRA+32].byte[i])
    src2 ← EXTZ(VSR[VRB+32].byte[i])
    VSR[VRT+32].byte[i] ← ui8_CLAMP(src1 + ¬src2 + 1)
end
```

For each integer value i from 0 to 15, do the following.

The unsigned integer value in byte element i of VSR[VRB+32] is subtracted from the unsigned integer value in byte element i of VSR[VRA+32].

 If the intermediate result is less than 0 the result saturates to 0 and SAT is set to 1.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

SAT

Vector Subtract Unsigned Halfword Saturate VX-form

vsubuhs VRT,VRA,VRB

4	VRT	VRA	VRB	1600	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 7 

src1 \leftarrow EXTZ(VSR[VRA+32].hword[i]) 

src2 \leftarrow EXTZ(VSR[VRB+32].hword[i]) 

VSR[VRT+32].hword[i] \leftarrow ui16\_CLAMP(src1 + \neg src2 + 1) 

VSCR.SAT \leftarrow VSCR.SAT | sat\_flag
```

For each integer value i from 0 to 7, do the following. The unsigned integer value in halfword element i of VSR[VRB+32] is subtracted from the unsigned integer value in halfword element i of VSR[VRA+32].

 If the intermediate result is less than 0 the result saturates to 0 and SAT is set to 1.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

SAT

									0							
egister	Data	Layout	for vs	sububs	3											
src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	. byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
esul t	. byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	.byte[5]	.byte[6]	.byte[7]	.byte[8]	hvte[0]	. byte[10]	hvte[11]	hvte[12]	hvte[13]	hvte[14]	hvte[15]
CSuit	0	8	16	24		•	48			72	•		·	104		120 127
egister	Data	Layout	for vs	subuhs	5											
src1	. hwo	rd[0]	. hwo	rd[1]	. hwoi	rd[2]	. hwo	rd[3]	. hwoi	rd[4]	. hwoi	rd[5]	. hwo	rd[6]	. hwoi	rd[7]
src2	. hwo	rd[0]	. hwo	rd[1]	. hwoi	^d[2]	. hwo	rd[3]	. hwoı	rd[4]	. hwoi	rd[5]	. hwo	rd[6]	. hwoi	rd[7]
							· .									
resul t	. hwo	rd[0]	. hwo	rd[1]	. hwoi	^d[2]	. hwo	rd[3]	. hwoi	rd[4]	. hwoi	rd[5]	. hwo	rd[6]	. hwor	rd[7]

Vector Subtract Unsigned Word Saturate VX-form

vsubuws VRT,VRA,VRB

4	VRT	VRA	VRB	1664	
0	6	11	16	21 3	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
    src1 ← EXTZ(VSR[VRA+32].word[i])
    src2 ← EXTZ(VSR[VRB+32].word[i])
    VSR[VRT+32].word[i] ← ui32_CLAMP(src1 + ¬src2 + 1)
end
```

For each integer value i from 0 to 7, do the following.

The unsigned integer value in word element i of VSR[VRB+32] is subtracted from the unsigned integer value in word element i of VSR[VRA+32].

 If the intermediate result is less than 0 the result saturates to 0 and SAT is set to 1.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Register	Data Layout for vsubuw	s		
src1	VSR[VRA+32].word[0]	VSR[VRA+32]. word[1]	VSR[VRA+32]. word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]
()	32	64	48 127

Vector Subtract Unsigned Quadword Modulo VX-form

vsubuqm VRT,VRA,VRB

ſ	4	VRT	VRA	VRB	1280	
ŀ	0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(¬VSR[VRB+32])

VSR[VRT+32] ← CHOP128(src1 + src2 + 1)
```

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32].

src1 and src2 can be signed or unsigned integers.

The rightmost 128 bits of the sum of src1, the one's complement of src2, and the value 1 are placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Subtract Extended Unsigned Quadword Modulo VA-form

vsubeuqm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	62	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
 \begin{array}{l} src1 \leftarrow EXTZ(VSR[VRA+32]) \\ src2 \leftarrow EXTZ(-VSR[VRB+32]) \\ cin \leftarrow EXTZ(VSR[VRC+32].bit[127]) \\ \\ VSR[VRT+32] \leftarrow CHOP128(src1 + src2 + cin) \\ \end{array}
```

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32]. Let ci n be the integer value in bit 127 of VSR[VRC+32].

src1 and src2 can be signed or unsigned integers.

The rightmost 128 bits of the sum of src1, the one's complement of src2, and cin are placed into VSR[VRT+32].

Special Registers Altered:

None

src1	VSR[VRA+32]	
src2	VSR[VRB+32]	
sul t	VSR[VRT+32]	
0		
gister Data Layout for vsub	euqm	
gister Data Layout for vsub	euqm VSR[VRA+32]	
src1	VSR[VRA+32]	
src1 src2	VSR[VRA+32] VSR[VRB+32]	

Vector Subtract & write Carry-out Unsigned Quadword VX-form

vsubcuq VRT,VRA,VRB

4	VRT	VRA	VRB	1344	
0	6	11	16	21 :	31

if MSR.VEC=0 then Vector_Unavailable()

```
src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(¬VSR[VRB+32])

VSR[VRT+32] ← CHOP128((src1 + src2 + 1) >> 128)
```

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32].

src1 and src2 can be signed or unsigned integers.

The carry out of the sum of src1, the one's complement of src2, and the value 1 is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Subtract Extended & write Carry-out Unsigned Quadword VA-form

vsubecuq VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	63	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(-VSR[VRB+32])
ci n ← EXTZ(VSR[VRC+32].bit[127])

VSR[VRT+32] ← CHOP128((src1 + src2 + ci n) >> 128)
```

Let src1 be the integer value in VSR[VRA+32]. Let src2 be the integer value in VSR[VRB+32]. Let ci n be the integer value in bit 127 of VSR[VRC+32].

src1 and src2 can be signed or unsigned integers.

The carry out of the sum of src1, the one's complement of src2, and cin are placed into VSR[VRT+32].

Special Registers Altered:

None

rc1	VSR[VRA+32]	
rc2	VSR[VRB+32]	
sul t	VSR[VRT+32]	
ister Data Layout for vsub	ecuq	
src1	vSR[VRA+32]	
-	•	
src1	VSR[VRA+32]	
src1	VSR[VRA+32] VSR[VRB+32]	

Programming Note

The *Vector Subtract Unsigned Quadword* instructions support efficient wide-integer subtraction. The following code sequence can be used to implement a 512-bit signed or unsigned subtract operation.

```
vsubuqm
             vS3, vA3, vB3
                                   # bits 384:511 of difference
vsubcuq
             vC3, vA3, vB3
                                   # carry out of bit 384 of difference
             vS2, vA2, vB2, vC3
                                   # bits 256:383 of difference
vsubeugm
            vC2, vA2, vB2, vC3
                                   # carry out of bit 256 of difference
vsubecuq
vsubeuqm
             vS1, vA1, vB1, vC2
                                   # bits 128: 255 of difference
             vC1, vA1, vB1, vC2
                                   # carry out of bit 128 of difference
vsubecuq
                                   # bits 0:127 of difference
vsubeugm
             vS0, vA0, vB0, vC1
```

6.9.1.3 Vector Integer Multiply Instructions

Vector Multiply Even Signed Byte VX-form

vmulesb VRT,VRA,VRB

Г	4	VRT	VRA	VRB	776	
()	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
    src1 ← EXTS(VSR[VRA+32].byte[2×i])
    src2 ← EXTS(VSR[VRB+32].byte[2×i])

    VSR[VRT+32].hword[i] ← CHOP16(src1 × src2)
end
```

For each integer value i from 0 to 7, do the following. The signed integer value in byte element $i \times 2$ of VSR[VRA+32] is multiplied by the signed integer value in byte element $i \times 2$ of VSR[VRB+32].

The 16-bit product is placed into halfword element i of VSR[VRT+32].

Vector Multiply Odd Signed Byte VX-form

vmulosb VRT,VRA,VRB

4	VRT	VRA	VRB	264	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 7 

src1 \leftarrow EXTS(VSR[VRA+32].byte[2xi+1]) 

src2 \leftarrow EXTS(VSR[VRB+32].byte[2xi+1]) 

VSR[VRT+32].hword[i] \leftarrow CHOP16(src1 \times src2)
```

For each integer value i from 0 to 7, do the following. The signed integer value in byte element i $\times 2+1$ of VSR[VRA+32] is multiplied by the signed integer value in byte element i $\times 2+1$ of VSR[VRB+32].

The 16-bit product is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vmulesb

src1	.byte[0]	unused	.byte[2]	unused	.byte[4]	unused	. byte[6]	unused	.byte[8]	unused	. byte[10]	unused	. byte[12]	unused	. byte[14]	unused
src2	. byte[0]	unused	. byte[2]	unused	.byte[4]	unused	. byte[6]	unused	. byte[8]	unused	. byte[10]	unused	. byte[12]	unused	. byte[14]	unused
resul t	. hwor	-d[0]	. hwor	d[1]	. hwor	d[2]	. hwor	.d[3]	hwor	d[4]	. hwor	d[5]	hwor	~d[6]	hwor	-d[7]

resul t	. hword[0]]	. hword[1]		.hword[2]		hword[3]		hword[4]	. ł	nword[5]		hword[6]	. h	word[7]
Ì	0 8	16	3 24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vmulosb

src1	unused	. byte[1]	unused	.byte[3]	unused	.byte[5]	unused	. byte[7]	unused	. byte[9]	unused	. byte[11]	unused	. byte[13]	unused	. byte[15]
src2	unused	. byte[1]	unused	.byte[3]	unused	. byte[5]	unused	. byte[7]	unused	. byte[9]	unused	. byte[11]	unused	. byte[13]	unused	. byte[15]

resul t		hword[0]	. h	nword[1]	. !	hword[2]	. ł	nword[3]		hword[4]	. ł	nword[5]		hword[6]	. hv	word[7]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Multiply Even Unsigned Byte VX-form

vmuleub VRT, VRA, VRB

4	VRT	VRA	VRB	520	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
$$src1 \leftarrow EXTZ(VSR[VRA+32].byte[2\times i]) \\ src2 \leftarrow EXTZ(VSR[VRB+32].byte[2\times i])$$

$$VSR[VRT+32].hword[i] \leftarrow CHOP16(src1 \times src2) \\ end$$

For each integer value i from 0 to 7, do the following. The unsigned integer value in byte element i ×2 of VSR[VRA+32] is multiplied by the unsigned integer value in byte element i ×2 of VSR[VRB+32].

The 16-bit product is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply Odd Unsigned Byte VX-form

vmuloub VRT, VRA, VRB

4	VRT	VRA	VRB	8	
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7

$$src1 \leftarrow EXTZ(VSR[VRA+32].byte[2\times i+1])$$

 $src2 \leftarrow EXTZ(VSR[VRB+32].byte[2\times i+1])$
 $VSR[VRT+32].hword[i] \leftarrow CHOP16(src1 \times src2)$

For each integer value i from 0 to 7, do the following. The unsigned integer value in byte element i ×2+1 of VSR[VRA+32] is multiplied by the unsigned integer value in byte element i x2+1 of VSR[VRB+32].

The 16-bit product is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

end

Register Data Layout for vmuleub

src1	.byte[0]	unused	.byte[2]	unused	.byte[4]	unused	.byte[6]	unused	. byte[8]	unused	. byte[10]	unused	. byte[12]	unused	. byte[14]	unused
src2	. byte[0]	unused	. byte[2]	unused	. byte[4]	unused	. byte[6]	unused	. byte[8]	unused	. byte[10]	unused	. byte[12]	unused	. byte[14]	unused

VSR[VRT+32]. hword[3] VSR[VRT+32]. hword[0] VSR[VRT+32]. hword[1] VSR[VRT+32].hword[2] VSR[VRT+32].hword[4] VSR[VRT+32].hword[5] VSR[VRT+32].hword[6] VSR[VRT+32]. hword[7] resul t 24 40 88 56 72 104 120 127

Register Data Layout for vmuloub

src1	unused	. byte[1]	unused	.byte[3]	unused	.byte[5]	unused	. byte[7]	unused	. byte[9]	unused	. byte[11]	unused	. byte[13]	unused	. byte[15]
src2	unused	. byte[1]	unused	.byte[3]	unused	. byte[5]	unused	. byte[7]	unused	. byte[9]	unused	. byte[11]	unused	. byte[13]	unused	. byte[15]

VSR[VRT+32]. hword[0] VSR[VRT+32]. hword[3] VSR[VRT+32]. hword[4] resul t VSR[VRT+32]. hword[1] VSR[VRT+32]. hword[2] VSR[VRT+32]. hword[5] VSR[VRT+32]. hword[6] VSR[VRT+32], hword[7] 32 56 120 127

Vector Multiply Even Signed Halfword VX-form

vmulesh

VRT, VRA, VRB

4	VRT	VRA	VRB	840	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
    src1 ← EXTS(VSR[VRA+32].hword[2xi])
    src2 ← EXTS(VSR[VRB+32].hword[2xi])

VSR[VRT+32].word[i] ← CH0P32(src1 × src2)
```

For each integer value i from 0 to 3, do the following. The signed integer value in halfword element i \times 2 of VSR[VRA+32] is multiplied by the signed integer value in halfword element i \times 2 of VSR[VRB+32].

The 32-bit product is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply Odd Signed Halfword VX-form

vmulosh

VRT, VRA, VRB

4	VRT	VRA	VRB	328	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_state} \begin{split} &\text{do i = 0 to 3} \\ &\text{src1} \leftarrow \text{EXTS(VSR[VRA+32].hword[2xi+1])} \\ &\text{src2} \leftarrow \text{EXTS(VSR[VRB+32].hword[2xi+1])} \\ &\text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(src1} \times \text{src2)} \end{split}
```

For each integer value i from 0 to 3, do the following. The signed integer value in halfword element i $\times 2+1$ of VSR[VRA+32] is multiplied by the signed

integer value in halfword element i ×2+1 of VSR[VRB+32].

The 32-bit product is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmulesh

src1	VSR[VRA+32]. hword[0]	unused	VSR[VRA+32]. hword[2]	unused	VSR[VRA+32].hword[4]	unused	VSR[VRA+32]. hword[6]	unused
src2	VSR[VRB+32]. hword[0]	unused	VSR[VRB+32].hword[2]	unused	VSR[VRB+32].hword[4]	unused	VSR[VRB+32]. hword[6]	unused
resul t	VSR[VRT+32].word[0]		VSR[VRT+32	?]. word[1]	VSR[VRT+32	!]. word[2]	VSR[VRT+32	?]. word[3]
	0 16		32 48		64 80		96	112 127

Register Data Layout for vmulosh

src1	unused	VSR[VRA+32].hword[1]	unused	VSR[VRA+32].hword[3]	unused	VSR[VRA+32].hword[5]	unused	VSR[VRA+32].hword[7]
src2	unused	VSR[VRB+32].hword[1]	unused	VSR[VRB+32].hword[3]	unused	VSR[VRB+32].hword[5]	unused	VSR[VRB+32]. hword[7]

resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]	
	0 16	32 48	64 80	96 112 127	ŗ.

Vector Multiply Even Unsigned Halfword VX-form

vmuleuh VRT,VRA,VRB

4	VRT	VRA	VRB	584	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 3, do the following.

The unsigned integer value in halfword element $i \times 2$ of VSR[VRA+32] is multiplied by the unsigned integer value in halfword element $i \times 2$ of VSR[VRB+32].

The 32-bit product is placed into word element i of VSR[VRT+32].

Vector Multiply Odd Unsigned Halfword VX-form

vmulouh VRT,VRA,VRB

4	VRT	VRA	VRB	72	1
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_section} \begin{split} &\text{do i = 0 to 3} \\ &\text{src1} \leftarrow \text{EXTZ(VSR[VRA+32].hword[2xi+1])} \\ &\text{src2} \leftarrow \text{EXTZ(VSR[VRB+32].hword[2xi+1])} \\ &\text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(src1} \times \text{src2)} \\ &\text{end} \end{split}
```

For each integer value i from 0 to 3, do the following.

The unsigned integer value in halfword element $i \times 2+1$ of VSR[VRA+32] is multiplied by the unsigned integer value in halfword element $i \times 2+1$ of VSR[VRB+32].

The 32-bit product is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vmuleuh

src1	VSR[VRA+32]. hword[0]	unused	VSR[VRA+32].hword[2]	unused	VSR[VRA+32].hword[4]	unused	VSR[VRA+32]. hword[6]	unused
src2	VSR[VRB+32].hword[0]	unused	VSR[VRB+32]. hword[2]	unused	VSR[VRB+32].hword[4]	unused	VSR[VRB+32]. hword[6]	unused

resul t	VSR[VRT+32].word[0		VSR[VRT+32].word[1]		VSR[VRT+32].word[2]	/	/SR[VRT+32]. word[3]
	0 16	32	48	64	80	96	112 127

Register Data Layout for vmulouh

src1	unused	VSR[VRA+32].hword[1]	unused	VSR[VRA+32].hword[3]	unused	VSR[VRA+32]. hword[5]	unused	VSR[VRA+32].hword[7]
src2	unused	VSR[VRB+32].hword[1]	unused	VSR[VRB+32].hword[3]	unused	VSR[VRB+32]. hword[5]	unused	VSR[VRB+32].hword[7]

resul t	VSR[VRT+32].word[0]	V	SR[VRT+32].word[1]		VSR[VRT+32].word[2]	,	VSR[VRT+32]. word[3]
	0 16	32	48	64	80	96	112 127

Vector Multiply Even Signed Word VX-form

vmulesw VRT,VRA,VRB

4	VRT	VRA	VRB	904	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()
do i = 0 to 1
   src1 ← EXTS(VSR[VRA+32].word[2×i])
   src2 ← EXTS(VSR[VRB+32].word[2×i])
```

For each integer value i from 0 to 1, do the following.

 $VSR[VRT+32]. dword[i] \leftarrow CHOP64(src1 \times src2)$

The signed integer in word element $2\times i$ of VSR[VRA+32] is multiplied by the signed integer in word element $2\times i$ of VSR[VRB+32].

The 64-bit product is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply Odd Signed Word VX-form

vmulosw VRT,VRA,VRB

4	VRT	VRA	VRB	392	٦
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32]. dword[i] \leftarrow CHOP64(src1 \times src2)$

For each integer value i from 0 to 1, do the following.

The signed integer in word element $2\times i+1$ of VSR[VRA+32] is multiplied by the signed integer in word element $2\times i+1$ of VSR[VRB+32].

The 64-bit product is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmulesw

src1	VSR[VRA+32].word[0]	unused	VSR[VRA+32].word[2]	unused
src2	VSR[VRB+32].word[0]	unused	VSR[VRB+32].word[2]	unused

resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]	
7	32	64 48	127

Register Data Layout for vmulosw

src1	unused	VSR[VRA+32].word[1]	unused	VSR[VRA+32].word[3]
src2	unused	VSR[VRB+32].word[1]	unused	VSR[VRB+32].word[3]

resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]	
	32	64 48 1	27

Vector Multiply Even Unsigned Word VX-form

vmuleuw VRT, VRA, VRB

4	VRT	VRA	VRB	648	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()
do i = 0 to 1
   src1 ← EXTZ(VSR[VRA+32].word[2×i])
   src2 \leftarrow EXTZ(VSR[VRB+32]. word[2xi])
   VSR[VRT+32].dword[i] \leftarrow CHOP64(src1 \times src2)
end
```

For each integer value i from 0 to 1, do the following. The unsigned integer in word element 2xi of VSR[VRA+32] is multiplied by the unsigned integer in word element 2xi of VSR[VRB+32].

The 64-bit product is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply Odd Unsigned Word VX-form

vmulouw VRT, VRA, VRB

4	VRT	VRA	VRB	136	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   src1 \leftarrow EXTZ(VSR[VRA+32].word[2\times i+1])
   src2 \leftarrow EXTZ(VSR[VRB+32]. word[2\times i+1])
   VSR[VRT+32].dword[i] \leftarrow CHOP64(src1 \times src2)
```

For each integer value i from 0 to 1, do the following. The unsigned integer in word element 2xi+1 of

VSR[VRA+32] is multiplied by the unsigned integer in word element 2xi +1 of VSR[VRB+32].

The 64-bit product is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmuleuw

src1	VSR[VRA+32].word[0]	unused	VSR[VRA+32].word[2]	unused
src2	VSR[VRB+32].word[0]	unused	VSR[VRB+32].word[2]	unused

resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1]

Register Data Layout for vmulouw

src1	unused	VSR[VRA+32].word[1]	unused	VSR[VRA+32].word[3]
src2	unused	VSR[VRB+32].word[1]	unused	VSR[VRB+32].word[3]

resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1]

Vector Multiply Even Unsigned Doubleword VX-form

vmuleud VRT, VRA, VRB

ſ	4	VRT	VRA	VRB	712	
	0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

src1 ← EXTZ(VSR[VRA+32].dword[0]) $src2 \leftarrow EXTZ(VSR[VRB+32].dword[0])$

 $VSR[VRT+32] \leftarrow CHOP128(src1 \times src2)$

Let src1 be the unsigned integer value in doubleword element 0 of VSR[VRA+32].

Let src2 be the unsigned integer value in doubleword element 0 of VSR[VRB+32].

The 128-bit product of src1 multiplied by src2 is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply Odd Unsigned Doubleword VX-form

vmuloud VRT, VRA, VRB

4	VRT	VRA	VRB	200	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

src1 ← EXTZ(VSR[VRA+32].dword[1]) $src2 \leftarrow EXTZ(VSR[VRB+32].dword[1])$

VSR[VRT+32] ← CHOP128(src1 × src2)

Let src1 be the unsigned integer value in doubleword element 1 of VSR[VRA+32].

Let src2 be the unsigned integer value in doubleword element 1 of VSR[VRB+32].

The 128-bit product of src1 multiplied by src2 is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmuleud

src1	VSR[VRA+32].dword[0]	unused		
src2	VSR[VRB+32].dword[0]	unused		
	LANCE AND ADDRESS OF THE PROPERTY ADDRESS OF THE P			

resul t VSR[VRT+32]

Register Data Layout for vmuloud

src1	unused	VSR[VRA+32].dword[1]
src2	unused	VSR[VRB+32]. dword[1]

VSR[VRT+32] resul t 64

Vector Multiply Even Signed Doubleword VX-form

vmulesd VRT,VRA,VRB

4	VRT	VRA	VRB	968	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

src1 ← EXTS(VSR[VRA+32].dword[0])
src2 ← EXTS(VSR[VRB+32].dword[0])

VSR[VRT+32] ← CHOP128(src1 × src2)

Let src1 be the signed integer value in doubleword element 0 of VSR[VRA+32].

Let src2 be the signed integer value in doubleword element 0 of VSR[VRB+32].

The 128-bit product of src1 multiplied by src2 is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply Odd Signed Doubleword VX-form

vmulosd VRT,VRA,VRB

4	VRT	VRA	VRB	456	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

src1 ← EXTS(VSR[VRA+32].dword[1])
src2 ← EXTS(VSR[VRB+32].dword[1])

 $VSR[VRT+32] \leftarrow CHOP128(src1 \times src2)$

Let src1 be the signed integer value in doubleword element 1 of VSR[VRA+32].

Let src2 be the signed integer value in doubleword element 1 of VSR[VRB+32].

The 128-bit product of src1 multiplied by src2 is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmulesd

src1	VSR[VRA+32].dword[0]	unused			
src2	VSR[VRB+32].dword[0]	unused			
	VCDLVDT .co.				

resul t VSR[VRT+32] 0 64 127

Register Data Layout for vmulosd

src1	unused	VSR[VRA+32].dword[1]
src2	unused	VSR[VRB+32]. dword[1]

resul t VSR[VRT+32]
0 64 127

Vector Multiply Unsigned Word Modulo VX-form

vmuluwm

VRT, VRA, VRB

4	VRT	VRA	VRB	137	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{split} &\text{do } i = 0 \text{ to } 3 \\ &\text{ src1} \leftarrow \text{EXTZ(VSR[VRA+32].word[i])} \\ &\text{ src2} \leftarrow \text{EXTZ(VSR[VRB+32].word[i])} \\ &\text{ VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(src1} \times \text{src2)} \\ &\text{end} \end{split}
```

For each integer value i from 0 to 3, do the following.

The integer in word element i of VSR[VRA+32] is multiplied by the integer in word element i of VSR[VRB+32].

The low-order 32 bits of the product are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

- Programming Note

vmuluwm can be used for unsigned or signed integers.

Vector Multiply High Signed Word VX-form

vmulhsw

VRT, VRA, VRB

4	VRT	VRA	VRB	905	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 

src1 \leftarrow EXTS(VSR[VRA+32].word[i]) 

src2 \leftarrow EXTS(VSR[VRB+32].word[i]) 

VSR[VRT+32].word[i] \leftarrow CHOP32((src1 \times src2) >> 32) end
```

For each integer value i from 0 to 3, do the following.

The signed integer value in word element i of VSR[VRA+32] is multiplied by the signed integer value in word element i of VSR[VRB+32].

The high-order 32 bits of the 64-bit product are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register	Data Layout for vmuluw	m		
src1	VSR[VRA+32].word[0]	VSR[VRA+32]. word[1]	VSR[VRA+32]. word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32]. word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
C)	32	64	96 127
Register	Data Layout for vmulhs	w		
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
. [
resul t	VSR[VRT+32]. word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
C		32	64	96 12

Vector Multiply High Unsigned Word VX-form

vmulhuw VRT,VRA,VRB

4	VRT	VRA	VRB	649	
0	6	11	16	21 3	

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ \text{src1} \leftarrow \text{EXTZ(VSR[VRA+32].word[i])} \\ \text{src2} \leftarrow \text{EXTZ(VSR[VRB+32].word[i])} \\ \text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32((src1 \times src2) >> 32)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The unsigned integer value in word element i of VSR[VRA+32] is multiplied by the unsigned integer value in word element i of VSR[VRB+32].

The high-order 32 bits of the 64-bit product are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmulhuw

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]

Vector Multiply High Signed Doubleword VX-form

vmulhsd VRT, VRA, VRB

4	VRT	VRA	VRB	969	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   src1 ← EXTS(VSR[VRA+32].dword[i])
   src2 ← EXTS(VSR[VRB+32].dword[i])
   VSR[VRT+32].dword[i] \leftarrow CHOP64((src1 \times src2) >> 64)
end
```

For each integer value i from 0 to 1, do the following.

The signed integer value in doubleword element i of VSR[VRA+32] is multiplied by the signed integer value in doubleword element i of VSR[VRB+32].

The high-order 64 bits of the 128-bit product are placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply High Unsigned Doubleword VX-form

vmulhud VRT, VRA, VRB

4	VRT	VRA	VRB	713	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
  src1 ← EXTZ(VSR[VRA+32].dword[i])
   src2 ← EXTZ(VSR[VRB+32].dword[i])
   VSR[VRT+32].dword[i] \leftarrow CHOP64((src1 \times src2) >> 64)
end
```

For each integer value i from 0 to 1, do the following.

The unsigned integer value in doubleword element i of VSR[VRA+32] is multiplied by the unsigned integer value in doubleword element i of VSR[VRB+32].

The high-order 64 bits of the 128-bit product are placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

•	_ayout for vmulhsd		
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]	
src2	VSR[VRB+32]. dword[0]	VSR[VRB+32].dword[1]	
resul t	VSR[VRT+32]. dword[0]	VSR[VRT+32].dword[1]	
0 egister Data I	avout for youthud	64	12
	_ayout for vmulhud VSR[VRA+32]. dword[0]	VSR[VRA+32]. dword[1]	12
egister Data I	-		12

Vector Multiply Low Doubleword VX-form

vmulld VRT,VRA,VRB

4	VRT	VRA	VRB	457
0	6	11	16	21 3

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
    \texttt{src1} \leftarrow \texttt{EXTS}(\texttt{VSR}[\texttt{VRA+32}].\,\texttt{dword[i]})
   src2 ← EXTS(VSR[VRB+32].dword[i])
    VSR[VRT+32]. dword[i] \leftarrow CHOP64(src1 \times src2)
end
```

For each integer value i from 0 to 1, do the following.

The integer value in doubleword element i of VSR[VRA+32] is mutiplied by the integer value in doubleword element i of VSR[VRB+32].

The low-order 64 bits of the product are placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmulld									
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]							
src2	VSR[VRB+32]. dword[0]	VSR[VRB+32].dword[1]							
resul t	VSR[VRT+32]. dword[0]	VSR[VRT+32].dword[1]							

6.9.1.4 Vector Integer Multiply-Add/Sum Instructions

Vector Multiply-High-Add Signed Halfword Saturate VA-form

vmhaddshs VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	32	
0	6	11	16	21	26	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
    src1 ← EXTS(VSR[VRA+32].hword[i])
    src2 ← EXTS(VSR[VRB+32].hword[i])
    src3 ← EXTS(VSR[VRC+32].hword[i])

result ← ((src1 × src2)) >> 15) + src3
    VSR[VRT+32].hword[i] ← si16_CLAMP(result)
    VSCR.SAT ← sat_flag
end
```

For each integer value i from 0 to 7, do the following.

The signed integer value in halfword element i of VSR[VRA+32] is multiplied by the signed integer value in halfword element i of VSR[VRB+32], producing a 32-bit signed integer product.

Bits 0:16 of the product are added to the signed integer value in halfword element i of VSR[VRC+32].

- If the intermediate result is greater than 2¹⁵-1 the result saturates to 2¹⁵-1 and SAT is set to
- If the intermediate result is less than -2¹⁵ the result saturates to -2¹⁵ and SAT is set to 1.

The low-order 16 bits of the result are placed into halfword element i of VSR[VRT+32].

VSR[VRT+32]. hword[1]

Special Registers Altered:

VSR[VRT+32]. hword[0]

SAT

resul t

Vector Multiply-High-Round-Add Signed Halfword Saturate VA-form

vmhraddshs VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	33	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 7, do the following.

The signed integer value in halfword element i of VSR[VRA+32] is multiplied by the signed integer value in halfword element i of VSR[VRB+32], producing a 32-bit signed integer product.

The value 0x0000_4000 is added to the product.

Bits 0:16 of the 32-bit sum are added to the signed integer value in halfword element i of VSR[VRC+32].

- If the intermediate result is greater than 2¹⁵-1 the result saturates to 2¹⁵-1 and SAT is set to 1.
- If the intermediate result is less than -2¹⁵ the result saturates to -2¹⁵ and SAT is set to 1.

The low-order 16 bits of the result are placed into halfword element i of VSR[VRT+32].

VSR[VRT+32]. hword[6]

Special Registers Altered:

VSR[VRT+32]. hword[5]

SAT

VSR[VRT+32]. hword[4]

Register Data Layout for vmhaddshs & vmhraddshs src1 VSR[VRA+32]. hword[0] VSR[VRA+32]. hword[1] VSR[VRA+32]. hword[2] VSR[VRA+32]. hword[3] VSR[VRA+32]. hword[4] VSR[VRA+32]. hword[5] VSR[VRA+32]. hword[6] src2 VSR[VRB+32]. hword[0] VSR[VRB+32]. hword[1] VSR[VRB+32]. hword[2] VSR[VRB+32]. hword[3] VSR[VRB+32]. hword[4] VSR[VRB+32]. hword[5] VSR[VRB+32]. hword[6]

VSR[VRT+32].hword[2]

VSR[VRT+32]. hword[3]

VSR[VRA+32]. hword[7]

VSR[VRB+32]. hword[7]

VSR[VRT+32]. hword[7]

Vector Multiply-Low-Add Unsigned Halfword Modulo VA-form

vmladduhm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	34	
0	6	11	16	21	26	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
    src1 ← EXTZ(VSR[VRA+32].hword[i])
    src2 ← EXTZ(VSR[VRB+32].hword[i])
    src3 ← EXTZ(VSR[VRC+32].hword[i])

    VSR[VRT+32].hword[i] ← CHOP16((src1 × src2) + src3)
end
```

For each integer value i from 0 to 7, do the following.

The unsigned integer value in halfword element i of VSR[VRA+32] is multiplied by the unsigned integer value in halfword element i in VSR[VRB+32].

The product is added to the unsigned integer value in halfword element i of VSR[VRC+32].

The low-order 16 bits of the sum of the product and the unsigned integer value in word element i of VSR[VRC+32] are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note

vmladduhm can be used for unsigned or signed-integers.

Vector Multiply-Sum Unsigned Byte Modulo VA-form

vmsumubm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	36	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:constraint} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ \text{ temp } \leftarrow \text{EXTZ}(\text{VSR}[\text{VRC+32}].\,\text{word}[i]) \\ \text{do } j = 0 \text{ to } 3 \\ \text{src1} \leftarrow \text{EXTZ}(\text{VSR}[\text{VRA+32}].\,\text{word}[i].\,\text{byte}[j]) \\ \text{src2} \leftarrow \text{EXTZ}(\text{VSR}[\text{VRB+32}].\,\text{word}[i].\,\text{byte}[j]) \\ \text{temp} \leftarrow \text{temp} + (\text{src1} \times \text{src2}) \\ \text{end} \\ \text{VSR}[\text{VRT+32}].\,\text{word}[i] \leftarrow \text{CHOP32}(\text{temp}) \end{array}
```

For each integer value i from 0 to 3, do the following.

For each integer value j from 0 to 3, do the following.

The unsigned integer value in byte element j of word element i of VSR[VRA+32] is multiplied by the unsigned integer value in byte element j of word element i of VSR[VRB+32].

The sum of the four products is added to the unsigned integer value in word element i of VSR[VRC+32].

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmladduhm

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32]. hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32]. hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32]. hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32].hword[7]
src3	VSR[VRC+32]. hword[0]	VSR[VRC+32]. hword[1]	VSR[VRC+32].hword[2]	VSR[VRC+32]. hword[3]	VSR[VRC+32].hword[4]	VSR[VRC+32].hword[5]	VSR[VRC+32]. hword[6]	VSR[VRC+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32].hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32].hword[7]
	0	16	32	48	64	80	96	112 127

Register Data Layout for vmsumubm

src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src3	VSR	[VRC+32	2].word	[0]	VSR	[VRC+32	2].word	l[1]	VSR	[VRC+32	2].word	[2]	VSR	[VRC+32	2]. word	[3]
resul t	VSR	[VRT+32	2]. word	I[0]	VSR	[VRT+32	2]. word	l[1]	VSR	[VRT+32	2]. word	[2]	VSR	[VRT+32	2]. word	1[3]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Multiply-Sum Mixed Byte Modulo VA-form

vmsummbm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	37	
0	6	11	16	21	26	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
   temp ← EXTS(VSR[VRC+32].word[i])
   do j = 0 to 3
        src1 ← EXTS(VSR[VRA+32].word[i].byte[j])
        src2 ← EXTZ(VSR[VRB+32].word[i].byte[j])
        temp ← temp + (src1 × src2)
   end
   VSR[VRT+32].word[i] ← CHOP32(temp)
end
```

For each integer value i from 0 to 3, do the following.

For each integer value j from 0 to 3, do the following.

The signed integer value in byte element j of word element i of VSR[VRA+32] is multiplied by the unsigned integer value in byte element j of word element i of VSR[VRB+32].

The sum of the four products is added to the signed integer value in word element i of VSR[VRC+32].

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply-Sum Signed Halfword Modulo VA-form

vmsumshm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	40	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 3, do the following.

For each integer value j from 0 to 1, do the following.

The signed integer value in halfword element j of word element i of VSR[VRA+32] is multiplied by the signed integer value in halfword element j of word element i of VSR[VRB+32].

The sum of the two products is added to the signed integer value in word element i of VSR[VRC+32].

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmsummbm src1 byte[0] byte[1] . byte[2] | . byte[3] byte[4] byte[5] .byte[6] byte[7] byte[8] byte[9] byte[10] . byte[11] byte[12] . byte[13] . byte[14] . byte[15] src2 . byte[0] byte[1] . byte[2] | . byte[3] byte[5] . byte[7] byte[8] . byte[9] byte[10] byte[12] . byte[13] byte[4] . byte[6] . byte[11] . byte[14] . byte[15] VSR[VRC+32]. word[2] VSR[VRC+32]. word[0] VSR[VRC+32]. word[1] src3 VSR[VRC+32]. word[3] VSR[VRT+32]. word[0] VSR[VRT+32]. word[1] VSR[VRT+32]. word[2] VSR[VRT+32]. word[3] resul t 16 24 40 48 72 80 104 112 120 127

Register Data Layout for vmsumshm

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hword	[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32]. hword	[7]
src3	VSR[VRC+32].word[0]		VSR[VRC+32].word[1]		VSR[VRC+32].word[2]		VSR[VRC+32].word[3]		
resul t	VSR[VRT+32	2].word[0]	VSR[VRT+32	2]. word[1]	VSR[VRT+32	2].word[2]	VSR[VRT+32	2].word[3]	
	0	16	32	48	64	80	96	112 1	27

Vector Multiply-Sum Signed Halfword Saturate VA-form

vmsumshs

VRT, VRA, VRB, VRC

4	VRT	VRA	VRB	VRC	41	
0	6	11	16	21	26	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
  temp \( \infty \text{EXTS(VSR[VRC+32].word[i])} \)
  do j = 0 to 1
    src1 \( \infty \text{EXTS(VSR[VRA+32].word[i].hword[j])} \)
    src2 \( \infty \text{EXTS(VSR[VRB+32].word[i].hword[j])} \)
    temp \( \infty \text{temp} + (\text{src1} \times \text{src2}) \)
  end
  VSR[VRT+32].word[i] \( \infty \text{si32_CLAMP(temp)} \)
  VSCR.SAT \( \infty \text{sat_flag} \)
end
```

For each integer value i from 0 to 3, do the following.

For each integer value j from 0 to 1, do the following.

The signed integer value in halfword element j of word element i of VSR[VRA+32] is multiplied by the signed integer value in halfword element j of word element i of VSR[VRB+32].

The sum of the two products is added to the signed integer value in word element i of VSR[VRC+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to 1.
- If the intermediate result is less than -2³¹ it saturates to -2³¹ and SAT is set to 1,

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Vector Multiply-Sum Unsigned Halfword Modulo VA-form

vmsumuhm VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	38	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
 temp \(\infty \text{EXTZ}(VSR[VRC+32].word[i]) \)
 do j = 0 to 1
 src1 \(\infty \text{EXTZ}(VSR[VRA+32].word[i].hword[j]) \)
 src2 \(\infty \text{EXTZ}(VSR[VRB+32].word[i].hword[j]) \)
 temp \(\infty \text{temp} + (src1 \times src2) \)
 end
 VSR[VRT+32].word[i] \(\infty \text{CHOP32}(temp) \)

For each integer value i from 0 to 3, do the following.

For each integer value j from 0 to 1, do the following.

The unsigned integer value in halfword element j of word element i of VSR[VRA+32] is multiplied by the unsigned integer value in halfword element j of word element i of VSR[VRB+32].

The sum of the two products is added to the signed integer value in word element i of VSR[VRC+32].

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmsumshs & vmsumuhm

•	•							
src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32]. hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32]. hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32].hword[7]
src3	VSR[VRC+32	2].word[0]	VSR[VRC+32	2].word[1]	VSR[VRC+32	2].word[2]	VSR[VRC+32	2].word[3]
resul t	VSR[VRT+32	2]. word[0]	VSR[VRT+32	2]. word[1]	VSR[VRT+32	2].word[2]	VSR[VRT+32	2].word[3]
	0	16	32	48	64	80	96	112 127

Vector Multiply-Sum Unsigned Halfword Saturate VA-form

vmsumuhs VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	39	
0	6	11		21	26	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
   temp ← EXTZ(VSR[VRC+32].word[i])
   do j = 0 to 1
        src1 ← EXTZ(VSR[VRA+32].word[i].hword[j])
        src2 ← EXTZ(VSR[VRB+32].word[i].hword[j])
        temp ← temp + src1 × src2
   end
   VSR[VRT+32].word[i] ← ui 32_CLAMP(temp)
   VSCR.SAT ← sat_flag
end
```

For each integer value i from 0 to 3, do the following.

For each integer value j from 0 to 1, do the following.

The unsigned integer value in halfword element j of word element i of VSR[VRA+32] is multiplied by the unsigned integer value in halfword element j of word element i of VSR[VRB+32].

The sum of the two products is added to the signed integer value in word element i of VSR[VRC+32].

- If the intermediate result is greater than 2³²-1 the result saturates to 2³²-1 and SAT is set to 1.
- If the intermediate result is less than -2³² it saturates to -2³² and SAT is set to 1,

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Register Data Layout for vmsumuhs

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32]. hword[1]	VSR[VRB+32]. hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32]. hword[4]	VSR[VRB+32]. hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32]. hword[7]
src3	VSR[VRC+32	2].word[0]	VSR[VRC+32	2]. word[1]	VSR[VRC+32	2].word[2]	VSR[VRC+32	2].word[3]
resul t	VSR[VRT+32]. word[0]		VSR[VRT+32]. word[1]		VSR[VRT+32	2].word[2]	VSR[VRT+32].word[3]	
Ţ	0	16	32	48	64	80	96	112 127

Vector Multiply-Sum Unsigned Doubleword Modulo VA-form

vmsumudm

VRT, VRA, VRB, VRC

4	VRT	VRA	VRB	VRC	35	
0	6	11	16	21	26	31

if MSR. VEC=0 then Vector_Unavailable()

```
temp \leftarrow EXTZ(VSR[VRC+32])
do i = 0 to 1
  src1 ← EXTZ(VSR[VRA+32].dword[i])
  src2 ← EXTZ(VSR[VRB+32].dword[i])
   temp \leftarrow temp + (src1 \times src2)
VSR[VRT+32] \leftarrow CHOP128(temp)
```

Let prod0 be the product of the unsigned integer values in doubleword element 0 of VSR[VRA+32] and doubleword element 0 of VSR[VRB+32].

Let prod1 be the product of the unsigned integer values in doubleword element 1 of VSR[VRA+32] and doubleword element 1 of VSR[VRB+32].

The low-order 128 bits of the sum of prod0, prod1, and the unsigned integer value in VSR[VRC+32] are placed into VSR[VRT+32].

Programming Note -

A horizontal add of the doubleword elements in VSR[VRA+32] can be performed using vmsumudm when VSR[VRB+32] contains the doubleword integer values {1, 1} and VSR[VRC+32] contains the quadword integer value 0.

A horizontal subtract of the doubleword elements in VSR[VRA+32] can be performed using vmsumudm when VSR[VRB+32] contains the doubleword integer values {1, -1} and VSR[VRC+32] contains the quadword integer value 0.

A multiply even unsigned doubleword operation can be performed using vmsumudm when the contents of doubleword element 1 of VSR[VRA+32] or VSR[VRB+32] are 0 and the contents of VSR[VRC+32] to 0.

A multiply odd unsigned doubleword operation can be performed using vmsumudm when the contents of doubleword element 0 of VSR[VRA+32] or VSR[VRB+32] are 0 and the contents of VSR[VRC+32] to 0.

Special Registers Altered:

None

Register Data L	ayout for vmsumudm		
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]	
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]	
src3	VSR[VRC+32].dword[0]	VSR[VRC+32].dword[1]	
resul t	VSR[V	RT+32]	
0		64	12

Vector Multiply-Sum & write Carry-out Unsigned Doubleword VA-form

vmsumcud VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	23	
0	6	11	16	21	26	31

if MSR. VEC=0 then Vector_Unavailable()

```
\begin{array}{l} \text{temp} \leftarrow \text{EXTZ}(\text{VSR}[\text{VRC+32}]) \\ \text{do } i = 0 \text{ to } 1 \\ \text{src1} \leftarrow \text{EXTZ}(\text{VSR}[\text{VRA+32}].\,\text{dword}[i]) \\ \text{src2} \leftarrow \text{EXTZ}(\text{VSR}[\text{VRB+32}].\,\text{dword}[i]) \\ \text{temp} \leftarrow \text{temp} + (\text{src1} \times \text{src2}) \\ \text{end} \end{array}
```

 $VSR[VRT+32] \leftarrow CHOP128(temp >> 128)$

Let prod0 be the quadword product of the unsigned integer values in doubleword element 0 of VSR[VRA+32] and doubleword element 0 of VSR[VRB+32].

Let prod1 be the quadword product of the unsigned integer values in doubleword element 1 of VSR[VRA+32] and doubleword element 1 of VSR[VRB+32].

The carry out of the low-order 128 bits of the sum of prod0, prod1, and the unsigned integer value in VSR[VRC+32] is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmsumcud

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
src3	VSR[VRC+32].dword[0]	VSR[VRC+32].dword[1]

resul t VSR[VRT+32] 0 64 127

6.9.1.5 Vector Integer Divide Instructions

Vector Divide Signed Word VX-form

vdivsw VRT,VRA,VRB

4	VRT	VRA	VRB	395	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{array}{lll} \text{do } i &= 0 \text{ to } 3 \\ & \text{di vi dend} \leftarrow \text{EXTS(VSR[VRA+32].word[i])} \\ & \text{di vi sor} \leftarrow \text{EXTS(VSR[VRB+32].word[i])} \\ & \text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(di vi dend} \div \text{di vi sor)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The signed integer in word element i of VSR[VRA+32] is divided by the signed integer in word element i of VSR[VRB+32].

The quotient is the unique signed integer that satisfies

```
dividend = (quotient × divisor)
remainder
```

where 0 <= r < |divisor| if the dividend is nonnegative, and -|divisor| < r <= 0 if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000\_0000 \div -1 <anythi ng> \div 0
```

then the quotient is undefined.

The quotient is placed into word element i of VSR[VRT+32]

Vector Divide Unsigned Word VX-form

vdivuw VRT,VRA,VRB

4	VRT	VRA	VRB	139	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{array}{lll} \text{do } i &= 0 \text{ to } 3 \\ & \text{di vi dend} \leftarrow \text{EXTZ(VSR[VRA+32].word[i])} \\ & \text{di vi sor} \leftarrow \text{EXTZ(VSR[VRB+32].word[i])} \\ & \text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(di vi dend } \div \text{ di vi sor)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The unsigned integer in word element i of VSR[VRA+32] is divided by the unsigned integer in word element i of VSR[VRB+32].

The quotient is the unique unsigned integer that satisfies

```
dividend = (quotient x divisor) +
remainder
```

where $0 \ll r \ll |di vi sor|$.

If an attempt is made to perform the division

```
<anythi ng> ÷ 0
```

then the quotient is undefined.

The quotient is placed into word element i of VSR[VRT+32]

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vdivsw & vdivuw

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0 16	32 48	64 80	96 112 127

Vector Divide Extended Signed Word VX-form

vdivesw

VRT, VRA, VRB

4	VRT	VRA	VRB	907	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 

dividend \leftarrow EXTS(VSR[VRA+32].word[i]) << 32 

divisor \leftarrow EXTS(VSR[VRB+32].word[i]) 

VSR[VRT+32].word[i] \leftarrow CHOP32(dividend \div divisor)
```

For each integer value i from 0 to 3, do the following.

Let di vi dend be the signed integer value in word element i of VSR[VRA+32], shifted left by 32 bits.

Let divisor be the signed integer value in word element i of VSR[VRB+32].

di vi dend is divided by di vi sor.

The quotient is the unique signed integer that satisfies

```
dividend = (quotient × divisor)
remainder
```

where 0 <= r < |divisor| if the dividend is nonnegative, and -|divisor| < r <= 0 if the dividend is negative.

If the quotient cannot be represented in 32 bits, or if an attempt is made to perform the division,

```
<anything> ÷ 0
```

the quotient is undefined.

The quotient is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Divide Extended Unsigned Word VX-form

vdiveuw

VRT, VRA, VRB

4	VRT	VRA	VRB	651	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 

dividend \leftarrow EXTZ(VSR[VRA+32].word[i]) << 32 

divisor \leftarrow EXTZ(VSR[VRB+32].word[i]) 

VSR[VRT+32].word[i] \leftarrow CHOP32(dividend \div divisor)
```

For each integer value i from 0 to 3, do the following.

Let dividend be the unsigned integer value in word element i of VSR[VRA+32], shifted left by 32 hits

Let di vi sor be the unsigned integer value in word element i of VSR[VRB+32].

The quotient is the unique unsigned integer that satisfies

```
dividend = (quotient x divisor) +
remainder
```

where
$$0 \ll r \ll |di vi sor|$$
.

If the quotient cannot be represented in 32 bits, or if an attempt is made to perform the division,

the quotient is undefined.

The quotient is placed into word element i of VSR[VRT+32]

Special Registers Altered:

None

Register Data Layout for vdivesw & vdiveuw

src1	VSR[VRA+32].word[0]	VSR[VRA+32]. word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0 16	32 48	64 80	96 112 127

Vector Divide Signed Doubleword VX-form

vdivsd VRT,VRA,VRB

4	VRT	VRA	VRB	459	
0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equat
```

For each integer value i from 0 to 1, do the following.

The signed integer in doubleword element i of VSR[VRA+32] is divided by the signed integer in doubleword element i of VSR[VRB+32].

The quotient is the unique signed integer that satisfies

```
dividend = (quotient x divisor) -
remainder
```

where $0 \le \text{remainder} < |\text{divisor}|$ if the dividend is nonnegative, and -|divisor| < remainder <= 0 if the dividend is negative.

If an attempt is made to perform any of the divisions

```
0x8000\_0000\_0000\_0000 \div -1 <anythi ng> \div 0
```

then the quotient is undefined.

The quotient is placed into word element i of VSR[VRT+32]

Vector Divide Unsigned Doubleword VX-form

vdivud VRT,VRA,VRB

4	VRT	VRA	VRB	203	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
 \begin{array}{lll} \text{do } i &= 0 \text{ to } 1 \\ & \text{di vi dend} \leftarrow \text{EXTZ(VSR[VRA+32].dword[i])} \\ & \text{di vi sor} \leftarrow \text{EXTZ(VSR[VRB+32].dword[i])} \\ & \text{VSR[VRT+32].dword[i]} \leftarrow \text{CHOP64(di vi dend } \div \text{ di vi sor)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 1, do the following.

The unsigned integer in doubleword element i of VSR[VRA+32] is divided by the unsigned integer in doubleword element i of VSR[VRB+32].

The quotient is the unique unsigned integer that satisfies

```
dividend = (quotient x divisor) +
remainder
```

where 0 <= remainder < divisor.

If an attempt is made to perform the division

```
<anything> ÷ 0
```

then the quotient is undefined.

The quotient is placed into doubleword element i of VSR[VRT+32]

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vdivsd & vdivud

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
•		

resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1] 64 127

Vector Divide Extended Signed Doubleword VX-form

vdivesd VRT,VRA,VRB

4	VRT	VRA	VRB	971	
0	6	11	16	21 3	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
    dividend ← EXTS(VSR[VRA+32].dword[i]) << 64
    divisor ← EXTS(VSR[VRB+32].dword[i])

VSR[VRT+32].dword[i] ← CHOP64(dividend ÷ divisor)</pre>
```

For each integer value i from 0 to 1, do the following.

Let dividend be the signed integer value in doubleword element i of VSR[VRA+32], shifted left by 64 bits.

Let divisor be the signed integer value in doubleword element i of VSR[VRB+32].

di vi dend is divided by di vi sor.

The quotient is the unique signed integer that satisfies

```
dividend = (quotient × divisor)
remainder
```

where 0 <= r < |divisor| if the dividend is nonnegative, and -|divisor| < r <= 0 if the dividend is negative.

If the quotient cannot be represented in 64 bits, or if an attempt is made to perform the division, <anything> ÷ 0, the quotient is undefined.

The quotient is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

0

Vector Divide Extended Unsigned Doubleword VX-form

vdiveud VRT,VRA,VRB

4	VRT	VRA	VRB	715	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 1, do the following.

Let dividend be the unsigned integer value in doubleword element i of VSR[VRA+32], shifted left by 64 bits.

Let divisor be the unsigned integer value in doubleword element i of VSR[VRB+32].

The quotient is the unique unsigned integer that satisfies

```
dividend = (quotient x divisor) +
remainder
```

where 0 <= r < |divisor|.

If the quotient cannot be represented in 64 bits, or if an attempt is made to perform the division,

the quotient is undefined.

The quotient is placed into doubleword element i of VSR[VRT+32]

Special Registers Altered:

None

Register Data Layout for vdivesd & vdiveud

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]		
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]		
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32]. dword[1]		

Vector Divide Signed Quadword VX-form

vdivsq VRT,VRA,VRB

4	VRT	VRA	VRB	267
0	6	11	16	21 31

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32] ← CHOP128(di vi dend ÷ di vi sor)

Let src1 be the signed integer value in VSR[VRA+32]. Let src2 be the signed integer value in VSR[VRB+32].

The quotient of src1 divided by src2 is placed into VSR[VRT+32].

The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < |\text{di vi sor}|$ if the dividend is nonnegative, and $-|\text{di vi sor}| < r \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

$$0x8000_0000_0000_0000 \div -1$$
 \div 0

then the contents of VSR[VRT+32] are undefined.

Special Registers Altered:

None

Vector Divide Unsigned Quadword VX-form

vdivuq VRT,VRA,VRB

4	VRT	VRA	VRB	11	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32] ← CHOP128(di vi dend ÷ di vi sor)

Let src1 be the unsigned integer value in VSR[VRA+32]. Let src2 be the unsigned integer value in VSR[VRB+32].

The quotient of src1 divided by src2 is placed into VSR[VRT+32].

The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.


If an attempt is made to perform the division

then the contents of VSR[VRT+32] are undefined.

Special Registers Altered:

None

Register Data Layout for vdivsq & vdivuq



Vector Divide Extended Signed Quadword VX-form

vdivesq VRT,VRA,VRB

4	VRT	VRA	VRB	779	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\begin{array}{ll} \mbox{di vi dend} & \leftarrow \mbox{EXTS(VSR[VRA+32])} << 128 \\ \mbox{di vi sor} & \leftarrow \mbox{EXTS(VSR[VRB+32])} \end{array}$$

VSR[VRT+32] ← CHOP128(di vi dend ÷ di vi sor)

Let src1 be the signed integer value in VSR[VRA+32] concatenated with 128 0s.

Let src2 be the signed integer value in VSR[VRB+32].

The quotient of src1 divided by src2 is placed into VSR[VRT+32].

The quotient is the unique signed integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < |\text{di vi sor}|$ if di vi dend is nonnegative, and $-|\text{di vi sor}| < r \le 0$ if di vi dend is negative.

If the quotient cannot be represented in 128 bits, or if an attempt is made to perform the division

then the contents of VSR[VRT+32] are undefined.

Special Registers Altered:

None

Vector Divide Extended Unsigned Quadword VX-form

vdiveug VRT,VRA,VRB

4	VRT	VRA	VRB	523	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

di vi dend
$$\leftarrow$$
 EXTZ(VSR[VRA+32]) $<<$ 128 di vi sor \leftarrow EXTZ(VSR[VRB+32])

VSR[VRT+32] ← CHOP128(di vi dend ÷ di vi sor)

Let src1 be the unsigned integer value in VSR[VRA+32] concatenated with 128 0s.

Let src2 be the unsigned integer value in VSR[VRB+32].

The quotient of src1 divided by src2 is placed into VSR[VRT+32].

The quotient is the unique unsigned integer that satisfies

$$dividend = (quotient \times divisor) + r$$

where $0 \le r < divisor$.

If the quotient cannot be represented in 128 bits, or if an attempt is made to perform the division

then the contents of VSR[VRT+32] are undefined.

Special Registers Altered:

None

Register Data Layout for vdivesq & vdiveuq

src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]

6.9.1.6 Vector Integer Modulo Instructions

Vector Modulo Signed Word VX-form

vmodsw VRT,VRA,VRB

4	VRT	VRA	VRB	1931	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ & \text{dividend} \leftarrow \text{EXTS(VSR[VRA+32].word[i])} \\ & \text{divisor} \leftarrow \text{EXTS(VSR[VRB+32].word[i])} \\ & \text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(dividend \% divisor)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The signed integer in word element i of VSR[VRA+32] is divided by the signed integer in word element i of VSR[VRB+32].

The remainder is the unique signed integer that satisfies

```
quotient = dividend ÷ divisor
remainder = dividend - (quotient ×
divisor)
```

where 0 <= remainder < |di vi sor| if the dividend is nonnegative, and -|di vi sor| < remainder <= 0 if the dividend is negative.

If an attempt is made to perform any of the modulo operations

```
0x8000_0000 % -1 
<anythi ng> % 0
```

then the remainder is undefined.

The remainder is placed into word element i of VSR[VRT+32]

Vector Modulo Unsigned Word VX-form

vmoduw VRT,VRA,VRB

4	VRT	VRA	VRB	1675	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ & \text{di vi dend} \leftarrow \text{EXTZ(VSR[VRA+32].word[i])} \\ & \text{di vi sor} \leftarrow \text{EXTZ(VSR[VRB+32].word[i])} \\ & \text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(di vi dend \% di vi sor)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The unsigned integer in word element i of VSR[VRA+32] is divided by the unsigned integer in word element i of VSR[VRB+32].

The remainder is the unique unsigned integer that satisfies

```
quotient = dividend ÷ divisor
remainder = dividend - (quotient ×
divisor)
```

where 0 <= remainder < divisor.</pre>

If an attempt is made to perform the modulo operation

```
<anythi ng> % 0
```

then the remainder is undefined.

The remainder is placed into word element i of VSR[VRT+32]

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vmodsw & vmoduw

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
Ī	0	32	64	96 127

Vector Modulo Signed Doubleword VX-form

vmodsd VRT,VRA,VRB

	4	VRT	VRA	VRB	1995	
0		6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous} \begin{array}{ll} \mbox{do } i &= 0 \mbox{ to } 1 \\ \mbox{ di vi dend } \leftarrow \mbox{ EXTS(VSR[VRA+32]. dword[i])} \\ \mbox{ di vi sor } \leftarrow \mbox{ EXTS(VSR[VRB+32]. dword[i])} \\ \mbox{ VSR[VRT+32]. dword[i]} \leftarrow \mbox{ CHOP64(di vi dend \% di vi sor)} \\ \mbox{ and } \mbox{ } \mbox{
```

For each integer value i from 0 to 1, do the following.

The signed integer in doubleword element i of VSR[VRA+32] is divided by the signed integer in doubleword element i of VSR[VRB+32].

The remainder is the unique signed integer that satisfies

```
quotient = dividend ÷ divisor
remainder = dividend - (quotient x
divisor)
```

where 0 <= remainder < |di vi sor| if the dividend is nonnegative, and -|di vi sor| < remainder <= 0 if the dividend is negative.

If an attempt is made to perform any of the modulo operations

```
0x8000_0000 % -1 
<anythi ng> % 0
```

the remainder is undefined.

The remainder is placed into doubleword element i of VSR[VRT+32]

Vector Modulo Unsigned Doubleword VX-form

vmodud VRT,VRA,VRB

4	VRT	VRA	VRB	1739	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equat
```

For each integer value i from 0 to 1, do the following.

The unsigned integer in doubleword element i of VSR[VRA+32] is divided by the unsigned integer in doubleword element i of VSR[VRB+32].

The remainder is the unique unsigned integer that satisfies

```
quotient = dividend ÷ divisor
remainder = dividend - (quotient ×
divisor)
```

where 0 <= remainder < divisor.

If an attempt is made to perform the modulo operation

```
<anything> % 0
```

the remainder is undefined.

The remainder is placed into doubleword element i of VSR[VRT+32]

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vmodsd & vmodud

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]	
src2	VSR[VRB+32]. dword[0]	VSR[VRB+32].dword[1]	
	100510T 003 - 1503	VORTURE COLUMN (SA)	

resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1]

0 64 VSR[VRT+32]. dword[1]

Vector Modulo Signed Quadword VX-form

vmodsq VRT,VRA,VRB

4	VRT	VRA	VRB	1803	
0	6	11		21	31

if MSR.VEC=0 then Vector_Unavailable()

di vi dend ← EXTS(VSR[VRA+32]) di vi sor ← EXTS(VSR[VRB+32])

VSR[VRT+32] ← CHOP128(di vi dend % di vi sor)

Let src1 be the signed integer value in VSR[VRA+32]. Let src2 be the signed integer value in VSR[VRB+32].

The remainder of src1 divided by src2 is placed into VSR[VRT+32].

The remainder is the unique signed integer that satisfies

remainder = dividend - (quotient x divisor)

where $0 \le \text{remai nder} < |\text{di vi sor}|$ if the dividend is nonnegative, and $-|\text{di vi sor}| < \text{remai nder} \le 0$ if the dividend is negative.

If an attempt is made to perform any of the divisions

<anythi ng> % 0
0x8000 0000 0000 0000 % -1

then the contents of VSR[VRT+32] are undefined.

Special Registers Altered:

None

Vector Modulo Unsigned Quadword VX-form

vmoduq VRT,VRA,VRB

4	VRT	VRA	VRB	1547	٦
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

di vi dend \leftarrow EXTZ(VSR[VRA+32]) di vi sor \leftarrow EXTZ(VSR[VRB+32])

VSR[VRT+32] ← CHOP128(di vi dend % di vi sor)

Let src1 be the signed integer value in VSR[VRA+32]. Let src2 be the signed integer value in VSR[VRB+32].

The remainder of src1 divided by src2 is placed into VSR[VRT+32].

The remainder is the unique signed integer that satisfies

remainder = dividend - (quotient × divisor)

where $0 \le \text{remainder} < \text{divisor}$.

If an attempt is made to perform any of the divisions

<anything> % 0

then the contents of VSR[VRT+32] are undefined.

Special Registers Altered:

None

Register Data Layout for vmodsq & vmoduq										
src1	VSR[VRA+32]									
src2	VSR[VRB+32]									
rasul t	VSD[VDT_32]									

6.9.1.7 Vector Integer Sum-Across Instructions

Vector Sum across Signed Word Saturate VX-form

VRT, VRA, VRB vsumsws

4	VRT	VRA	VRB	1928	
0	6	11	16	21 3	31

if MSR. VEC=0 then Vector_Unavailable()

```
temp \leftarrow EXTS(VSR[VRB+32].word[3])
do i = 0 to 3
   temp ← temp + EXTS(VSR[VRA+32].word[i])
VSR[VRT+32]. word[0] \leftarrow 0x0000\_0000
VSR[VRT+32].word[1] \leftarrow 0x0000\_0000
VSR[VRT+32]. word[2] \leftarrow 0x0000\_0000
VSR[VRT+32]. word[3] \leftarrow si 32\_CLAMP(temp)
VSCR. SAT ← sat_fl ag
```

The sum of the signed integer values in the four word elements of VSR[VRA+32] is added to the signed integer value in the word element 3 of VSR[VRB+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 231-1 and SAT is set to 1.
- If the intermediate result is less than -231 the result saturates to -231 and SAT is set to 1.

The low-order 32 bits of the result are placed into word element 3 of VSR[VRT+32].

Word elements 0 to 2 of VSR[VRT+32] are set to 0.

Special Registers Altered:

SAT

Register Data Layout for vsumsws VSR[VRA+32]. word[0] VSR[VRA+32]. word[1] VSR[VRA+32]. word[2] VSR[VRA+32]. word[3] src1 src2 VSR[VRB+32]. word[0] VSR[VRB+32]. word[1] VSR[VRB+32]. word[2] VSR[VRB+32]. word[3] resul t 0x0000 0000 0x0000_0000 0x0000_0000 VSR[VRT+32]. word[3] 32

Vector Sum across Half Signed Word Saturate VX-form

vsum2sws VRT,VRA,VRB

4	VRT	VRA	VRB	1672	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 1
   temp \( \in \text{EXTS(VSR[VRB+32].dword[i].word[1])} \)
   do j = 0 to 1
        temp \( \in \text{temp} + \text{EXTS(VSR[VRA+32].dword[i].word[j])} \)
   end
   VSR[VRT+32].dword[i].word[0] \( \in \text{0X0000_0000} \)
   VSR[VRT+32].dword[i].word[1] \( \in \text{si 32_CLAMP(temp)} \)
   VSCR.SAT \( \in \text{sat_flag} \)
end
```

Word elements 0 and 2 of VSR[VRT+32] are set to 0.

The sum of the signed integer values in word elements 0 and 1 in VSR[VRA+32] is added to the signed integer value in word element 1 of VSR[VRB+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to 1.
- If the intermediate result is less than -2³¹ the result saturates to -2³¹ and SAT is set to 1.

The low-order 32 bits of the result are placed into word element 1 of VSR[VRT+32].

The sum of the signed integer values in word elements 2 and 3 in VSR[VRA+32] is added to the signed integer value in word element 3 of VSR[VRB+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to 1.
- If the intermediate result is less than -2³¹ the result saturates to -2³¹ and SAT is set to 1.

The low-order 32 bits of the result are placed into word element 3 of VSR[VRT+32].

Special Registers Altered:

SAT

Register Data Layout for vsum2sws

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	0x0000_0000	VSR[VRT+32].word[1]	0x0000_0000	VSR[VRT+32].word[3]
ī	0	32	64	96 127

Vector Sum across Quarter Signed Byte Saturate VX-form

vsum4sbs VRT,VRA,VRB

4	VRT	VRA	VRB	1800	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
   temp ← EXTS(VSR[VRB+32].word[i])
   do j = 0 to 3
        temp ← temp + EXTS(VSR[VRA+32].word[i].byte[j])
   end
   VSR[VRT+32].word[i] ← si 32_CLAMP(temp)
   VSCR.SAT ← sat_flag
end
```

For each integer value i from 0 to 3, do the following.

The sum of the signed integer values in the four

byte elements contained in word element i of VSR[VRA+32] is added to the signed integer value in word element i of VSR[VRB+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to 1.
- If the intermediate result is less than -2³¹ the result saturates to -2³¹ and SAT is set to 1.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Vector Sum across Quarter Signed Halfword Saturate VX-form

vsum4shs

VRT, VRA, VRB

4	VRT	VRA	VRB	1608	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:constraint} \begin{array}{l} \text{do } i = 0 \text{ to } 3 \\ \text{ temp } \leftarrow \text{ EXTS(VSR[VRB+32]. word[i])} \\ \text{do } j = 0 \text{ to } 1 \\ \text{ temp } \leftarrow \text{ temp } + \text{ EXTS(VSR[VRA+32]. word[i]. hword[j])} \\ \text{end} \\ \text{VSR[VRT+32]. word[i]} \leftarrow \text{si } 32\_\text{CLAMP(temp)} \\ \text{VSCR. SAT} \leftarrow \text{sat\_flag} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following.

The sum of the signed integer values in the two halfword elements contained in word element i of VSR[VRA+32] is added to the signed integer value in word element i of VSR[VRB+32].

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1 and SAT is set to
- If the intermediate result is less than -2³¹ the result saturates to -2³¹ and SAT is set to 1.

The result is placed into the corresponding word element of VSR[VRT+32].

Special Registers Altered:

SAT

Register	Register Data Layout for vsum4sbs															
src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	.byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	VSR[VRB+32].word[0]					VSR[VRB+32].word[2]				VSR[VRB+32].word[3]						
resul t	VSR[VRT+32]. word[0]				VSR[VRT+32].word[2]				VSR[VRT+32].word[3]			1[3]				
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vsum4shs

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hword[7]	
src2	VSR[VRB+32	2].word[0]	VSR[VRB+32	2].word[1]	VSR[VRB+32	2].word[2]	VSR[VRB+32].word[3]		
resul t	VSR[VRT+32	2].word[0]	VSR[VRT+32	2].word[1]	VSR[VRT+32	2].word[2]	VSR[VRT+32].word[3]		
	0	16	32	48	64	80	96	112 127	

Power ISA™ Version 3.1B September 14, 2021

Vector Sum across Quarter Unsigned Byte Saturate VX-form

vsum4ubs VRT, VRA, VRB

4	VRT	VRA	VRB	1544	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()
do i = 0 to 3
   temp ← EXTZ(VSR[VRB+32].word[i])
   do j = 0 to 3
      temp \leftarrow temp + EXTZ(VSR[VRA+32].word[i].byte[j])
   VSR[VRT+32].word[i] ← ui 32_CLAMP(temp)
   VSCR. \ SAT \leftarrow sat\_flag
```

For each integer value i from 0 to 3, do the following. The sum of the unsigned integer values in the four byte elements contained in word element i of VSR[VRA+32] is added to the unsigned integer value in word element i of VSR[VRB+32].

> - If the intermediate result is greater than 232-1 it saturates to 2^{32} -1 and SAT is set to 1.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Register Data Layout for vsum4ubs																
src1	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	VSR[VRB+32].word[0]				VSR	VSR[VRB+32].word[1]		VSR[VRB+32].word[2]			VSR[VRB+32].word[3]			[8]		
resul t	VSR[VRT+32]. word[0]				VSR[VRT+32].word[2]				VSR[VRT+32].word[3]							
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

6.9.1.8 Vector Integer Negate Instructions

Vector Negate Word VX-form

vnegw VRT,VRB

4	VRT	6	VRB	1538	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3
$$src \leftarrow EXTS(VSR[VRB+32].word[i])$$

$$VSR[VRT+32].word[i] \leftarrow CHOP32(\neg src + 1)$$
 end

For each integer value i from 0 to 3, do the following. The sum of the one's-complement of the signed integer in word element i of VSR[VRB+32] and 1 is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Negate Doubleword VX-form

vnegd VRT,VRB

ĺ	4	VRT	7	VRB	1538	
	0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1 src \leftarrow EXTS(VSR[VRB+32].dword[i]) VSR[VRT+32]dword[i] \leftarrow CHOP64(\neg src + 1) end
```

For each integer value i from 0 to 1, do the following. The sum of the one's-complement of the signed integer in doubleword element i of VSR[VRB+32] and 1 is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vnegw

src	.byte[0]	.byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	VSR	[VRT+32	2]. word	[0]	VSR	[VRT+32	2]. word	d[1]	VSR	[VRT+32	2]. word	I[2]	VSR	[VRT+32	2]. word	I[3]
	0				32				64				96			127

Register Data Layout for vnegd

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]

resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1]
0 64

6.9.1.9 Vector Extend Sign Instructions

Vector Extend Sign Byte To Word VX-form

vextsb2w VRT,VRB

ſ	4	VRT	16	VRB	1538	
(0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3

$$src \leftarrow VSR[VRB+32].word[i].bit[24:31]$$

 $VSR[VRT+32].word[i] \leftarrow EXTS32(src)$
end

For each integer value i from 0 to 3, do the following. The signed integer in bits 24:31 of word element i of VSR[VRB+32] is sign-extended and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Extend Sign Halfword To Word VX-form

vextsh2w VRT,VRB

4	VRT	17	VRB	1538	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3

$$src \leftarrow VSR[VRB+32].word[i].bit[16:31]$$

 $VSR[VRT+32].word[i] \leftarrow EXTS32(src)$ end

For each integer value i from 0 to 3, do the following. The signed integer in bits 16:31 of word element i of VSR[VRB+32] is sign-extended and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vextsb2w

src	unused	.byte[3]	unused	.byte[7]	unused	. byte[11]	unused	. byte[15]
resul t	VSR[VRT+32]. word	[0]b	VSR[VRT+32]. word	d[1]	VSR[VRT+32]. word	d[2]	VSR[VRT+32]. word	1[3]
	0	24	32	56	64	88	96	120 127

Register Data Layout for vextsh2w

src	unused	VSR[VRA+32].hword[1]	unused	VSR[VRA+32].hword[3]	unused	VSR[VRA+32].hword[5]	unused	VSR[VRA+32].hword[7]		
	•						1			
resul t	VSR[VRT+32].word[0]		VSR[VRT+32	VSR[VRT+32].word[1]		VSR[VRT+32].word[2]		VSR[VRT+32].word[3]		
	0	16	32	48	64	80	96	104 127		

Vector Extend Sign Byte To Doubleword VX-form

vextsb2d VRT, VRB

4	VRT	24	VRB	1538	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 1

$$src \leftarrow VSR[VRB+32]$$
. dword[i]. bit[56:63]
 $VSR[VRT+32]$. dword[i] $\leftarrow EXTS64(src)$

For each integer value i from 0 to 1, do the following. The signed integer in bits 56:63 of doubleword element i of VSR[VRB+32] is sign-extended and placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Extend Sign Halfword To Doubleword VX-form

vextsh2d VRT, VRB

4	VRT	25	VRB	1538	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   src \leftarrow VSR[VRB+32].dword[i].bit[48:63]
   VSR[VRT+32].dword[i] \leftarrow EXTS64(src)
```

For each integer value i from 0 to 1, do the following. The signed integer in bits 48:63 of doubleword element i of VSR[VRB+32] is sign-extended and placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vextsb2d

src	unused	. byte[7]	unused .by	yte[15]
resul t	VSR[VRT+32].dword[0]		VSR[VRT+32].dword[1]	
ì	0 :	56	64 120	0 127

Register Data Layout for vextsh2d

src	unused	VSR[VRA+32]. hword[3]	unused	VSR[VRA+32]. hwo	rd[7]
resul t	VSR[VRT+32].dword[0]		VSR[VRT+32].dword[1]		
	0	48	64	104	127

Vector Extend Sign Word To Doubleword VX-form

vextsw2d VRT,VRB

4	VRT	26	VRB	1538	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\label{eq:continuous_state} \begin{array}{ll} \text{do i = 0 to 1} \\ \text{src} \leftarrow \text{VSR[VRB+32].dword[i].bit[32:63]} \\ \text{VSR[VRT+32].dword[i]} \leftarrow \text{EXTS64(src)} \\ \text{end} \end{array}$$

For each integer value i from 0 to 1, do the following. The signed integer in bits 32:63 of doubleword element i of VSR[VRB+32] is sign-extended and placed into doubleword element i of VSR[VRT+32].

Vector Extend Sign Doubleword to Quadword VX-form

vextsd2q VRT,VRB

4	VRT	27	VRB	1538	
0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32] ← EXTS128(VSR[VRB+32].bi t[64:127])

The signed integer in bits 64:127 of VSR[VRB+32] is signed extended to 128 bits and placed into VSR[VRT+32].

Special Registers Altered:

None


Special Registers Altered:

None

Register Data Layout for vextsw2d

src	unused	VSR[VRT+32].word[1]	unused	VSR[VRT+32].word[3]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
	0	32	64	96 127

Register Data Layout for vextsd2q



6.9.1.10 Vector Integer Average Instructions

Vector Average Signed Byte VX-form

vavgsb VRT,VRA,VRB

4	VRT	VRA	VRB	1282	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 15
    src1 \( \infty \text{EXTS(VSR[VRA+32].byte[i])} \)
    src2 \( \infty \text{EXTS(VSR[VRB+32].byte[i])} \)

VSR[VRT+32].byte[i] \( \infty \text{CHOP8((src1 + src2 + 1) >> 1)} \)
end
```

For each integer value i from 0 to 15, do the following. Let src1 be the signed integer value in byte element i of VSR[VRA+32].

Let src2 be the signed integer value in byte element i of VSR[VRB+32].

src1 is added to src2.

The sum is incremented by 1 and then shifted right 1 bit.

The low-order 8 bits of the result are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Average Unsigned Byte VX-form

vavgub VRT,VRA,VRB

4	VRT	VRA	VRB	1026	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 15 

src1 \leftarrow EXTZ(VSR[VRA+32].byte[i]) 

src2 \leftarrow EXTZ(VSR[VRB+32].byte[i]) 

VSR[VRT+32].byte[i] \leftarrow CHOP8((src1 + src2 + 1) >> 1)
```

For each integer value i from 0 to 15, do the following. Let src1 be the unsigned integer value in byte element i of VSR[VRA+32].

Let src2 be the unsigned integer value in byte element i of VSR[VRB+32].

src1 is added to src2.

The sum is incremented by 1 and then shifted right 1 bit.

The low-order 8 bits of the result are placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vavgsb & vavgub src1 .byte[0] byte[1] .byte[2] .byte[3] . byte[4] . byte[5] .byte[6] byte[7] byte[8] . byte[9] byte[10] . byte[11] byte[12] . byte[13] . byte[14] . byte[15] . byte[2] src2 . byte[0] byte[1] .byte[3] . byte[4] byte[5] .byte[6] . byte[7] byte[8] . byte[9] byte[10] . byte[11] byte[12] byte[13] . byte[14] . byte[15] resul t .byte[0] byte[1] . byte[2] | . byte[3] . byte[4] . byte[5] .byte[6] .byte[7] . byte[8] . byte[9] byte[10] . byte[11] byte[12] . byte[13] . byte[14] . byte[15]

Vector Average Signed Halfword VX-form

vavgsh VRT,VRA,VRB

4	VRT	VRA	VRB	1346	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
    src1 ← EXTS(VSR[VRA+32].hword[i])
    src2 ← EXTS(VSR[VRB+32].hword[i])

    VSR[VRT+32].hword[i] ← CHOP16((src1 + src2 + 1) >> 1)
end
```

For each integer value i from 0 to 7, do the following. Let src1 be the signed integer value in halfword element i of VSR[VRA+32].

Let src2 be the signed integer value in halfword element i of VSR[VRB+32].

src1 is added to src2.

The sum is incremented by 1 and then shifted right 1 bit.

The low-order 16 bits of the result are placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Average Unsigned Halfword VX-form

vavguh VRT,VRA,VRB

4	VRT	VRA	VRB	1090	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7

$$src1 \leftarrow EXTZ(VSR[VRA+32].hword[i])$$

 $src2 \leftarrow EXTZ(VSR[VRB+32].hword[i])$
 $VSR[VRT+32].hword[i] \leftarrow CHOP16((src1 + src2 + 1) >> 1)$

For each integer value i from 0 to 7, do the following. Let src1 be the unsigned integer value in halfword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in halfword element i of VSR[VRB+32].

src1 is added to src2.

The sum is incremented by 1 and then shifted right 1 bit.

The low-order 16 bits of the result are placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vavgsh & vavguh

_	-	_	_					
src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32]. hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hword[7]
	0	16	32	48	64	80	96	112 127

Vector Average Signed Word VX-form

vavgsw VRT, VRA, VRB

4	VRT	VRA	VRB	1410	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable() do i = 0 to 3 src1 ← EXTS(VSR[VRA+32].word[i]) src2 ← EXTS(VSR[VRB+32].word[i])

 $VSR[VRT+32]. word[i] \leftarrow Chop32((src1 + src2 + 1) >> 1)$

For each integer value i from 0 to 3, do the following. Let src1 be the signed integer value in word element i of VSR[VRA+32].

Let src2 be the signed integer value in word element i of VSR[VRB+32].

src1 is added to src2.

The sum is incremented by 1 and then shifted right 1 bit.

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Average Unsigned Word VX-form

VRT, VRA, VRB vavguw

VRT VRA VRB 1154

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3 src1 ← EXTZ(VSR[VRA+32].word[i]) src2 ← EXTZ(VSR[VRB+32].word[i]) $VSR[VRT+32]. word[i] \leftarrow Chop32((src1 + src2 + 1) >> 1)$

For each integer value i from 0 to 3, do the following. Let src1 be the unsigned integer value in word element i of VSR[VRA+32].

Let src2 be the unsigned integer value in word element i of VSR[VRB+32].

src1 is added to src2.

The sum is incremented by 1 and then shifted right 1 bit.

The low-order 32 bits of the result are placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vavgsw & vavguw

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

6.9.1.11 Vector Integer Absolute Difference Instructions

This section describes a set of instructions that return the absolute value of the difference of integer values.

Vector Absolute Difference Unsigned Byte VX-form

vabsdub VRT,VRA,VRB

4	VRT	VRA	VRB	1027	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 15, do the following. Let src1 be the unsigned integer value in byte element i of VSR[VRA+32].

Let src2 be the unsigned integer value in byte element i of VSR[VRB+32].

src1 is subtracted by src2.

The absolute value of the difference is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Absolute Difference Unsigned Halfword VX-form

vabsduh VRT,VRA,VRB

4	VRT	VRA	VRB	1091	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
    src1 ← EXTZ(VSR[VRA+32].hword[i])
    src2 ← EXTZ(VSR[VRB+32].hword[i])

if src1 > src2 then
    VSR[VRT+32].hword[i] ← CHOP16(src1 + ¬src2 + 1)
    el se
    VSR[VRT+32].hword[i] ← CHOP16(src2 + ¬src1 + 1)
```

For each integer value i from 0 to 7, do the following. Let src1 be the unsigned integer value in halfword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in halfword element i of VSR[VRB+32].

src1 is subtracted by src2.

The absolute value of the difference is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vabsdub

src1	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vabsduh

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]
	0	16	32	48	64	80	96	112 127

Vector Absolute Difference Unsigned Word VX-form

vabsduw VRT,VRA,VRB

4	VRT	VRA	VRB	1155	1
0	6	11		21 31	I

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
    src1 ← EXTZ(VSR[VRA+32].word[i])
    src2 ← EXTZ(VSR[VRB+32].word[i])

if src1 > src2 then
    VSR[VRT+32].word[i] ← CHOP32(src1 + ¬src2 + 1)
el se
    VSR[VRT+32].word[i] ← CHOP32(src2 + ¬src1 + 1)
end
```

For each integer value i from 0 to 3, do the following.

Let src1 be the unsigned integer value in word element i of VSR[VRA+32].

Let src2 be the unsigned integer value in word element i of VSR[VRB+32].

src1 is subtracted by src2.

The absolute value of the difference is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register	Data Layout for vabsduv	v		
			1	
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

6.9.2 Vector Integer Maximum/Minimum Instructions

6.9.2.1 Vector Integer Maximum Instructions

Vector Maximum Signed Byte VX-form

vmaxsb VRT,VRA,VRB

	4	VRT	VRA	VRB	258	
0		6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equat
```

For each integer value i from 0 to 15, do the following. Let src1 be the signed integer value in byte element i of VSR[VRA+32].

Let src2 be the signed integer value in byte element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Maximum Unsigned Byte VX-form

vmaxub VRT,VRA,VRB

4	VRT	VRA	VRB	2	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15

src1 \leftarrow VSR[VRA+32].byte[i]

src2 \leftarrow VSR[VRB+32].byte[i]

gt_flag \leftarrow EXTZ(src1) > EXTZ(src2)

VSR[VRT+32].byte[i] \leftarrow gt_flag=1 ? src1 : src2
```

For each integer value i from 0 to 15, do the following. Let src1 be the signed integer value in byte element i of VSR[VRA+32].

Let src2 be the signed integer value in byte element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmaxsb & vmaxub

Ū		•														
src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Maximum Signed Halfword VX-form

vmaxsh VRT,VRA,VRB

4	VRT	VRA	VRB	322	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
    src1 ← VSR[VRA+32].hword[i]
    src2 ← VSR[VRB+32].hword[i]

    gt_flag ← EXTS(src1) > EXTS(src2)
    VSR[VRT+32].hword[i] ← gt_flag=1 ? src1 : src2
end
```

For each integer value i from 0 to 7, do the following. Let src1 be the signed integer value in halfword element i of VSR[VRA+32].

Let src2 be the signed integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Maximum Unsigned Halfword VX-form

vmaxuh VRT,VRA,VRB

4	VRT	VRA	VRB	66	
0	6	11	16	21 :	31

if MSR. VEC=0 then Vector_Unavailable()

$$\label{eq:continuous_continuous$$

For each integer value i from 0 to 7, do the following. Let src1 be the unsigned integer value in halfword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmaxsh & vmaxuh

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32]. hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32]. hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32]. hword[7]
	0	16	32	48	64	80	96	112 12

Vector Maximum Signed Word VX-form

vmaxsw VRT,VRA,VRB

١	4	VRT	VRA	VRB	386	
	0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]

    gt_flag ← EXTS(src1) > EXTS(src2)
    VSR[VRT+32].word[i] ← gt_flag=1 ? src1 : src2
end
```

For each integer value i from 0 to 3, do the following. Let src1 be the signed integer value in word element i of VSR[VRA+32].

Let src2 be the signed integer value in word element i of VSR[VRB+32].

 $\mbox{src1}$ is compared to $\mbox{src2}$. The larger of the two values is placed into word element i of $\mbox{VSR[VRT+32]}$.

Special Registers Altered:

None

Vector Maximum Unsigned Word VX-form

vmaxuw VRT,VRA,VRB

4	VRT	VRA	VRB	130	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 3, do the following. Let src1 be the unsigned integer value in word element i of VSR[VRA+32].

Let src2 be the unsigned integer value in word element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmaxsw & vmaxuw

resul t	VSR[VRT+32]. word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32]. word[3]
	VCD[VDT, 22], word[0]	VCD[VDT 22] word[1]	VCD[VDT 22] word[2]	VCD[VDT 22] ward[2]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
crc1	VSD[VDV 22] word[0]	VSD[VDA 22] word[1]	VSD[VDA 22] word[2]	VSD[\/D\ 221 wor

Vector Maximum Signed Doubleword VX-form

vmaxsd

VRT, VRA, VRB

4	VRT	VRA	VRB	450	
0	6	11	16	21	31

if MSR. VEC=O then Vector_Unavailable()

```
do i = 0 to 1
    src1 ← VSR[VRA+32].dword[i]
    src2 ← VSR[VRB+32].dword[i]

gt_flag ← EXTS(src1) > EXTS(src2)
    VSR[VRT+32].dword[i] ← gt_flag=1 ? src1 : src2
```

For each integer value i from 0 to 1, do the following. Let src1 be the signed integer value in doubleword element i of VSR[VRA+32].

Let src2 be the signed integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Maximum Unsigned Doubleword VX-form

vmaxud

VRT, VRA, VRB

4	VRT	VRA	VRB	194	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 1, do the following. Let src1 be the unsigned integer value in doubleword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2. The larger of the two values is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data L	ayout for vmaxsd & vmaxud	
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
0		64

vminub

6.9.2.2 Vector Integer Minimum Instructions

Vector Minimum Signed Byte VX-form

VRT,VRA,VRB vminsb **VRT** VRA **VRB** 770 31

```
if MSR.VEC=0 then Vector_Unavailable()
do i = 0 to 15
   src1 ← VSR[VRA+32].byte[i]
   src2 ← VSR[VRB+32].byte[i]
   It_flag \leftarrow EXTS(src1) < EXTS(src2)
   VSR[VRT+32].\,byte[i] \leftarrow It\_flag=1~?~src1:~src2
```

For each integer value i from 0 to 15, do the following. Let src1 be the signed integer value in byte element i of VSR[VRA+32].

Let src2 be the signed integer value in byte element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Minimum Unsigned Byte VX-form VRT, VRA, VRB

4	VRT	VRA	VRB	514	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15
   src1 ← VSR[VRA+32].byte[i]
   src2 ← VSR[VRB+32].byte[i]
  It_flag \leftarrow EXTZ(src1) < EXTZ(src2)
   VSR[VRT+32].\,byte[i] \leftarrow It\_flag=1~?~src1:~src2
```

For each integer value i from 0 to 15, do the following. Let src1 be the unsigned integer value in byte element i of VSR[VRA+32].

Let src2 be the unsigned integer value in byte element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Posister Data Layout for uninch & uninub

Register Data Layout for Vininsb & Vininub																
src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Minimum Signed Halfword VX-form

vminsh VRT,VRA,VRB

4	VRT	VRA	VRB	834	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 7
    src1 \( \subseteq \text{VSR[VRA+32].hword[i]} \)
    src2 \( \subseteq \text{VSR[VRB+32].hword[i]} \)

It_flag \( \subseteq \text{EXTS(src1)} \) \( \subseteq \text{EXTS(src2)} \)
    VSR[VRT+32].hword[i] \( \subseteq \text{It_flag=1} ? \src1 : \src2 \)
end
```

For each integer value i from 0 to 7, do the following. Let src1 be the signed integer value in halfword element i of VSR[VRA+32].

Let src2 be the signed integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Minimum Unsigned Halfword VX-form

vminuh VRT,VRA,VRB

4	VRT	VRA	VRB	578	
0	6	11		21	31

if MSR. VEC=0 then Vector_Unavailable()

$$\label{eq:continuous_continuous$$

For each integer value i from 0 to 7, do the following. Let src1 be the unsigned integer value in halfword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vminsh & vminuh

ixegistei	Data Layout	. IOI VIIIIISII I	x viiiiiiuii					
src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32]. hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32]. hword[7]
	0	16	32	48	64	80	96	112 127

Vector Minimum Signed Word VX-form

vminsw VRT,VRA,VRB

4	VRT	VRA	VRB	898	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_section} \begin{split} &\text{do } i = 0 \text{ to } 3 \\ &\text{src1} \leftarrow \text{VSR[VRA+32].word[i]} \\ &\text{src2} \leftarrow \text{VSR[VRB+32].word[i]} \\ &\text{lt\_flag} \leftarrow \text{EXTS(src1)} < \text{EXTS(src2)} \\ &\text{VSR[VRT+32].word[i]} \leftarrow \text{lt\_flag=1} ? \text{src1} : \text{src2} \end{split}
```

For each integer value i from 0 to 3, do the following. Let src1 be the signed integer value in word element i of VSR[VRA+32].

Let src2 be the signed integer value in word element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Minimum Unsigned Word VX-form

vminuw VRT,VRA,VRB

4	VRT	VRA	VRB	642
0	6	11	16	21 3

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]

    It_flag ← EXTZ(src1) < EXTZ(src2)
    VSR[VRT+32].word[i] ← It_flag=1 ? src1 : src2</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the unsigned integer value in word element i of VSR[VRA+32].

Let src2 be the unsigned integer value in word element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vminsw & vminuw

rregister	Data Layout for Villinsw	α viiiiiaw		
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Vector Minimum Signed Doubleword VX-form

vminsd

VRT, VRA, VRB

4	VRT	VRA	VRB	962	
0	6	11	16	21	31

if MSR. VEC=O then Vector_Unavailable()

```
do i = 0 to 1
    src1 ← VSR[VRA+32].dword[i]
    src2 ← VSR[VRB+32].dword[i]

It_flag ← EXTS(src1) < EXTS(src2)
    VSR[VRT+32].dword[i] ← It_flag=1 ? src1 : src2</pre>
```

For each integer value i from 0 to 1, do the following. Let src1 be the signed integer value in doubleword element i of VSR[VRA+32].

Let src2 be the signed integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Minimum Unsigned Doubleword VX-form

vminud

VRT, VRA, VRB

4	VRT	VRA	VRB	706	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:constraint} \begin{split} &\text{do } i = 0 \text{ to } 1 \\ &\text{src1} \leftarrow \text{VSR[VRA+32].dword[i]} \\ &\text{src2} \leftarrow \text{VSR[VRB+32].dword[i]} \\ &\text{lt_flag} \leftarrow \text{EXTZ(src1)} < \text{EXTZ(src2)} \\ &\text{VSR[VRT+32].dword[i]} \leftarrow \text{lt_flag=1} ? \text{src1} : \text{src2} \end{split}
```

For each integer value i from 0 to 1, do the following. Let src1 be the unsigned integer value in doubleword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2. The smaller of the two values is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data L	ayout for vminsd & vminud		
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]	
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]	
resul t	VSR[VRT+32]. dword[0]	VSR[VRT+32].dword[1]	
0		64	127

I

6.9.3 Vector Integer Compare Instructions

The Vector Integer Compare instructions compare two VSRs element by element, interpreting the elements as unsigned or signed-integers depending on the instruction, and set the corresponding element of the target VSR to all 1s if the relation being tested is true and to all 0s if the relation being tested is false.

If Rc=1 CR Field 6 is set to reflect the result of the comparison, as follows.

Bit Description

- O The relation is true for all element pairs (i.e., VSR[VRT+32] is set to all 1s)
- 1 0
- 2 The relation is false for all element pairs (i.e., VSR[VRT+32] is set to all 0s)
- 3 0

Programming Note —

vcmpequb[.], vcmpequh[.], vcmpequw[.], and vcmpequd[.] can be used for unsigned or signed-integers.

Vector Compare Equal Unsigned Byte VC-form

 vcmpequb
 VRT,VRA,VRB
 (Rc=0)

 vcmpequb.
 VRT,VRA,VRB
 (Rc=1)

 4
 VRT
 VRA
 VRB
 Rc
 6

 0
 6
 11
 16
 21/22
 31

if MSR.VEC=0 then Vector_Unavailable()

all_true ← 1
all_false ← 1

do i = 0 to 15
 src1 ← VSR[VRA+32].byte[i]
 src2 ← VSR[VRB+32].byte[i]
 if src1 = src2 then do
 VSR[VRT+32].byte[i] ← 0xFF
 all_false ← 0
 end
 else do
 VSR[VRT+32].byte[i] ← 0x00
 all_true ← 0
 end
end

if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

For each integer value i from 0 to 15, do the following. Let src1 be the unsigned integer value in byte element i of VSR[VRA+32].

Let src2 be the unsigned integer value in byte element i of VSR[VRB+32].

src1 is compared to src2.

The contents of byte element i of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.


If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6.....(if Rc=1)

Register Data Layout for vcmpequb[.]

end



Vector Compare Equal Unsigned Halfword VC-form

 $\begin{array}{lll} \mbox{vcmpequh} & \mbox{VRT,VRA,VRB} & \mbox{(Rc=0)} \\ \mbox{vcmpequh.} & \mbox{VRT,VRA,VRB} & \mbox{(Rc=1)} \end{array}$

4	4 VRT		VRB	Rc	70	70		
0	6	11	16	21 2	22	31		

if MSR. VEC=0 then Vector_Unavailable() all_true \leftarrow 1 all_false ← 1 do i = 0 to 7 src1 ← VSR[VRA+32].hword[i] $src2 \leftarrow VSR[VRB+32].hword[i]$ if src1 = src2 then do VSR[VRT+32]. hword[i] $\leftarrow OxFFFF$ all_false \leftarrow 0 end el se do VSR[VRT+32]. hword[i] \leftarrow 0x0000 all_true ← 0 end end if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

For each integer value i from 0 to 7, do the following. Let src1 be the unsigned integer value in halfword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2.

The contents of halfword element i of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpequh[.]

					1				_
src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32]. hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32]. hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7	7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32]. hword[7	7]
	0	16	32	48	64	80	96	112 12	27

Vector Compare Equal Unsigned Word VC-form

vcmpequw VRT,VRA,VRB (Rc=0) vcmpequw. VRT,VRA,VRB (Rc=1)

4	VRT	VRA	VRB	Rc	134	
0	6	11	16	21	22	31

if MSR.VEC=0 then Vector_Unavailable() all_true ← 1 all_false ← 1 do i = 0 to 3 $src1 \leftarrow VSR[VRA+32]. word[i]$ $src2 \leftarrow VSR[VRB+32].word[i]$ if src1 = src2 then do $VSR[VRT+32].word[i] \leftarrow 0xFFFF_FFFF$ all_false \leftarrow 0 end el se do $VSR[VRT+32].word[i] \leftarrow 0x0000_0000$ all_true ← 0 end end if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

For each integer value i from 0 to 3, do the following. Let src1 be the unsigned integer value in word element i of VSR[VRA+32].

Let src2 be the unsigned integer value in word element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpequw[.]

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Vector Compare Equal Unsigned Doubleword VC-form

 $\begin{array}{ccc} \text{vcmpequd} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpequd.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	199
0	6	11	16	21 22	31

if MSR. VEC=0 then Vector_Unavailable() all_true ← 1 all_false ← 1 do i = 0 to 1 src1 ← VSR[VRA+32].dword[i] src2 ← VSR[VRB+32].dword[i] if src1 = src2 then do $VSR[VRT+32]. dword[i] \leftarrow 0xFFFF_FFFF_FFFF$ all_false \leftarrow 0 end el se do $VSR[VRT+32]. dword[i] \leftarrow 0x0000_0000_0000_0000$ all_true ← 0 end end if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

For each integer value i from 0 to 1, do the following. Let src1 be the unsigned integer value in doubleword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2.

The contents of doubleword element i of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:


CR field 6 (if Rc=1)

Register Data Layout for vcmpequd[.]

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
ì	0	64 127

Power ISA™ Version 3.1B September 14, 2021

Vector Compare Equal Quadword VC-form




Otherwise, set VSR[VRT+32] to all 0s.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpequq[.]



Vector Compare Greater Than Signed Byte VC-form

 $\begin{array}{ccc} \text{vcmpgtsb} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpgtsb.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	774	
0	6	11	16	21 22		31

```
if MSR.VEC=0 then Vector_Unavailable()

all_true ← 1
all_false ← 1

do i = 0 to 15
    src1 ← EXTS(VSR[VRA+32].byte[i])
    src2 ← EXTS(VSR[VRB+32].byte[i])

if src1 > src2 then do
    VSR[VRT+32].byte[i] ← 0xFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].byte[i] ← 0x00
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 15, do the following. Let src1 be the unsigned integer value in byte element i of VSR[VRA+32].

Let src2 be the unsigned integer value in byte element i of VSR[VRB+32].

src1 is compared to src2.

The contents of byte element i of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Greater Than Unsigned Byte VC-form

 $\begin{array}{ccc} \text{vcmpgtub} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpgtub.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	518	
0	6	11	16	21 2	2	31

if MSR. VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 15
    src1 ← EXTZ(VSR[VRA+32].byte[i])
    src2 ← EXTZ(VSR[VRB+32].byte[i])

if src1 > src2 then do
    VSR[VRT+32].byte[i] ← 0xFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].byte[i] ← 0x00
        all_true ← 0
    end
end
```

For each integer value i from 0 to 15, do the following. Let src1 be the unsigned integer value in byte element i of VSR[VRA+32].

if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

Let src2 be the unsigned integer value in byte element i of VSR[VRB+32].

src1 is compared to src2.

The contents of byte element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpgtsb[.] & vcmpgtub[.]

src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	-	-	-	-	-	-	. byte[9]		-	-	-	-	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Vector Compare Greater Than Signed Halfword VC-form

vcmpgtsh	VRT,VRA,VRB	(Rc=0)
vcmpgtsh.	VRT,VRA,VRB	(Rc=1)

4	VRT	VRA	VRB	Rc	838	
0	6	11	16	21	22	31

```
if MSR.VEC=0 then Vector_Unavailable()

all_true ← 1
all_false ← 1

do i = 0 to 7
    src1 ← EXTS(VSR[VRA+32].hword[i])
    src2 ← EXTS(VSR[VRB+32].hword[i])

if src1 > src2 then do
    VSR[VRT+32].hword[i] ← 0xFFFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].hword[i] ← 0x0000
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 7, do the following. Let src1 be the signed integer value in halfword element i of VSR[VRA+32].

Let src2 be the signed integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2.

The contents of halfword element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Greater Than Unsigned Halfword VC-form

 vcmpgtuh
 VRT,VRA,VRB
 (Rc=0)

 vcmpgtuh.
 VRT,VRA,VRB
 (Rc=1)

 4
 VRT
 VRA
 VRB
 Rc
 582

21 22

31

```
if MSR.VEC=0 then Vector_Unavailable()

all_true ← 1
all_false ← 1

do i = 0 to 7
    src1 ← EXTZ(VSR[VRA+32]. hword[i])
    src2 ← EXTZ(VSR[VRB+32]. hword[i])

if src1 > src2 then do
    VSR[VRT+32]. hword[i] ← 0xFFFF
    all_false ← 0
    end
    else do
        VSR[VRT+32]. hword[i] ← 0x0000
        all_true ← 0
    end
end
```

For each integer value i from 0 to 7, do the following. Let src1 be the unsigned integer value in halfword element i of VSR[VRA+32].

if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

Let src2 be the unsigned integer value in halfword element i of VSR[VRB+32].

src1 is compared to src2.

The contents of halfword element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpgtsh[.] & vcmpgtuh[.]

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32]. hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]
	0	16	32	48	64	80	96	112 127

Vector Compare Greater Than Signed Word VC-form

 $\begin{array}{ccc} \text{vcmpgtsw} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpgtsw.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	902	
0	6	11	16	21	22 3	31

```
if MSR.VEC=0 then Vector_Unavailable()

all_true ← 1
all_false ← 1

do i = 0 to 3
    src1 ← EXTS(VSR[VRA+32].word[i])
    src2 ← EXTS(VSR[VRB+32].word[i])

if src1 > src2 then do
    VSR[VRT+32].word[i] ← 0xFFFF_FFFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].word[i] ← 0x0000_0000
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the signed integer value in word element i of VSR[VRA+32].

Let src2 be the signed integer value in word element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Greater Than Unsigned Word VC-form

 $\begin{array}{lll} \text{vcmpgtuw} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpgtuw.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	646
0	6	11	16	21 22	31

```
if MSR.VEC=0 then Vector_Unavailable()
```

```
all_true ← 1
all_false ← 1

do i = 0 to 3
    src1 ← EXTZ(VSR[VRA+32].word[i])
    src2 ← EXTZ(VSR[VRB+32].word[i])

if src1 > src2 then do
    VSR[VRT+32].word[i] ← 0xFFFF_FFFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].word[i] ← 0x0000_0000
        all_true ← 0
    end
end
```

For each integer value i from 0 to 3, do the following. Let src1 be the unsigned integer value in word element i of VSR[VRA+32].

if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

Let src2 be the unsigned integer value in word element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpgtsw[.] & vcmpgtuw[.]

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
ì	0	32	64	96 127

Vector Compare Greater Than Signed Doubleword VC-form

vcmpgtsd	VRT,VRA,VRB	(Rc=0)
vcmpgtsd.	VRT,VRA,VRB	(Rc=1)

4	VRT	VRA	VRB	Rc	967	
0	6	11	16	21	22	31

```
if MSR.VEC=0 then Vector_Unavailable()
```

```
all_true \leftarrow 1 all_false \leftarrow 1
```

```
\label{eq:doing_state} \begin{array}{l} \text{do i} = 0 \text{ to 1} \\ \text{src1} \leftarrow \text{EXTS(VSR[VRA+32].dword[i])} \\ \text{src2} \leftarrow \text{EXTS(VSR[VRB+32].dword[i])} \\ \\ \text{if src1} > \text{src2 then do} \\ \text{VSR[VRT+32].dword[i]} \leftarrow \text{0xFFFF\_FFFF\_FFFF\_FFFF} \\ \text{all\_false} \leftarrow 0 \\ \text{end} \\ \text{else do} \\ \text{VSR[VRT+32].dword[i]} \leftarrow \text{0x0000\_0000\_0000\_0000} \\ \text{all\_true} \leftarrow 0 \\ \text{end} \\ \text{end} \\ \end{array}
```

```
if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)
```

For each integer value i from 0 to 1, do the following. Let src1 be the signed integer value in doubleword element i of VSR[VRA+32].

Let src2 be the signed integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2.

The contents of doubleword element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Greater Than Unsigned Doubleword VC-form

vcmpgtud vcmpgtud.		/RT,VRA,V /RT,VRA,V				(Rc=0) (Rc=1)
4	\/RT	\/R Δ	VRR	Rc	711	

31

```
if MSR.VEC=0 then Vector_Unavailable()
```

```
all_true ← 1
all_false ← 1

do i = 0 to 1
    src1 ← EXTZ(VSR[VRA+32].dword[i])
    src2 ← EXTZ(VSR[VRB+32].dword[i])

if src1 > src2 then do
    VSR[VRT+32].dword[i] ← 0xFFFF_FFFF_FFFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].dword[i] ← 0x0000_0000_0000
        all_true ← 0
    end
```

if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

For each integer value i from 0 to 1, do the following. Let src1 be the unsigned integer value in doubleword element i of VSR[VRA+32].

Let src2 be the unsigned integer value in doubleword element i of VSR[VRB+32].

src1 is compared to src2.

end

The contents of doubleword element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpgtsd[.] & vcmpgtud[.]									
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]							
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]							
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]							
0		64 127							

Vector Compare Greater Than Signed Quadword VC-form

 $\begin{array}{ccc} vcmpgtsq & VRT,VRA,VRB & (Rc=0) \\ vcmpgtsq. & VRT,VRA,VRB & (Rc=1) \end{array}$

4	VRT	VRA	VRB	Ro	903
0	6	11	16	21 22	31

if MSR. VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

src1 ← EXTS(VSR[VRA+32])
src2 ← EXTS(VSR[VRB+32])

if src1 > src2 then do
    VSR[VRT+32] ← 0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF
    all_false ← 0
end
else do
    VSR[VRT+32] ← 0x0000_0000_0000_0000_0000_0000
all_true ← 0
```

if Rc=1 then CR. bit[56:59] \leftarrow (all_true<<3) + (all_false<<1)

Let src1 be the signed integer value in VSR[VRA+32]. Let src2 be the signed integer value in VSR[VRB+32].

src1 is compared to src2.

The contents of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and are set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate if src1 is greater than src2 or if src1 is not greater than src2.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Greater Than Unsigned Quadword VC-form

 $\begin{array}{lll} \mbox{vcmpgtuq} & \mbox{VRT,VRA,VRB} & \mbox{(Rc=0)} \\ \mbox{vcmpgtuq.} & \mbox{VRT,VRA,VRB} & \mbox{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	647	
0	6	11	16	21		31

if MSR. VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

src1 ← EXTZ(VSR[VRA+32])
src2 ← EXTZ(VSR[VRB+32])

if src1 > src2 then do
    VSR[VRT+32] ← 0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF
    all_false ← 0

end
else do
    VSR[VRT+32] ← 0x0000_0000_0000_0000_0000_0000
    all_true ← 0

end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)
```

Let src1 be the unsigned integer value in VSR[VRA+32]. Let src2 be the unsigned integer value in VSR[VRB+32].

src1 is compared to src2.


The contents of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and are set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate if src1 is greater than src2 or if src1 is not greater than src2.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpgtsq[.] & vcmpgtuq[.]



Vector Compare Not Equal Byte VC-form

vcmpneb	VRT,VRA,VRB	(Rc=0)
vcmpneb.	VRT,VRA,VRB	(Rc=1)

4	VRT	VRA	VRB	Rc	7	
0	6	11	16	21	22	31

if MSR.VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 15
    src1 ← VSR[VRA+32].byte[i]
    src2 ← VSR[VRB+32].byte[i]

    if src1!= src2 then do
        VSR[VRT+32].byte[i] ← 0xFF
        all_false ← 0
    end
    else do
        VSR[VRT+32].byte[i] ← 0x00
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 15, do the following. Let src1 be the contents of byte element i of VSR[VRA+32].

Let src2 be the contents of byte element i of VSR[VRB+32].

src1 is compared to src2.

The contents of byte element i of VSR[VRT+32] are set to all 1s if src1 is not equal to src2, and are set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Not Equal or Zero Byte VC-form

vcmpnezb vcmpnezb.	\	,	Rc=0) Rc=1)			
4	VRT	VRA	VRB	Rc 21 22	263	31

if MSR. VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 15
    src1 ← VSR[VRA+32].byte[i]
    src2 ← VSR[VRB+32].byte[i]

if src1 = 0 | src2 = 0 | src1 != src2 then do
    VSR[VRT+32].byte[i] ← 0xFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].byte[i] ← 0x00
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 15, do the following. Let src1 be the contents of byte element i of VSR[VRA+32].

Let src2 be the contents of byte element i of VSR[VRB+32].

src1 is compared to src2.

The contents of byte element i of VSR[VRT+32] are set to all 1s if src1 is not equal to src2 or either src1 or src2 is equal to 0x00, and are set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpneb[.] & vcmpnezb[.] src1 .byte[7] byte[0] byte[5] byte[8] byte[9] byte[11] byte[13] . byte[1] . byte[2] . byte[3] byte[4] .byte[6] . byte[10] byte[12] . byte[15] src2 . byte[4] . byte[5] . byte[6] .byte[7] byte[8] . byte[9] byte[0] . byte[1] . byte[2] .byte[3] . byte[10] .byte[11] . byte[12] byte[13] .byte[15] . byte[10] . byte[1] .byte[3] .byte[4] .byte[5] .byte[7] byte[8] . byte[12] . byte[13] .byte[0] .byte[2] . byte[6] . byte[9] . byte[11] resul t . byte[14] .byte[15] 24 32 40 48 56 64 80 88 120 127 16

Vector Compare Not Equal Halfword VC-form

 $\begin{array}{lll} \text{vcmpneh} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpneh.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Ro	71	
0	6	11	16	21 22		31

if MSR. VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 7
    src1 ← VSR[VRA+32].hword[i]
    src2 ← VSR[VRB+32].hword[i]

    if src1 != src2 then do
        VSR[VRT+32].hword[i] ← 0xFFFF
        all_false ← 0
    end
    else do
        VSR[VRT+32].hword[i] ← 0x0000
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 7, do the following. Let src1 be the contents of halfword element i of VSR[VRA+32].

Let src2 be the contents of halfword element i of VSR[VRB+32].

src1 is compared to src2.

The contents of halfword element i of VSR[VRT+32] are set to all 1s if src1 is not equal to src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Not Equal or Zero Halfword VC-form

 $\begin{array}{ccc} \text{vcmpnezh} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpnezh.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Ro	327	
0	6	11	16	21 22		31

if MSR. VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 7
    src1 ← VSR[VRA+32].hword[i]
    src2 ← VSR[VRB+32].hword[i]

    if src1 = 0 | src2 = 0 | src1 != src2 then do
        VSR[VRT+32].hword[i] ← 0xFFFF
        all_false ← 0
    end
    else do
        VSR[VRT+32].hword[i] ← 0x0000
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 7, do the following. Let src1 be the contents of halfword element i of

Let src2 be the contents of halfword element i of VSR[VRB+32].

src1 is compared to src2.

VSR[VRA+32].

The contents of halfword element i of VSR[VRT+32] are set to all 1s if src1 is not equal to src2 or either src1 or src2 is equal to 0x00, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpneh[.] & vcmpnezh[.]

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32]. hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32].hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32].hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32]. hword[7]
	0	16	32	48	64	80	96	112 127

Vector Compare Not Equal Word VC-form

 $\begin{array}{lll} \text{vcmpnew} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpnew.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	135	
0	6	11	16	21	22	31

if MSR.VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]

    if src1!= src2 then do
        VSR[VRT+32].word[i] ← 0xFFFF_FFFF
        all_false ← 0
    end
    else do
        VSR[VRT+32].word[i] ← 0x0000_0000
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is not equal to src2, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Not Equal or Zero Word VC-form

 vcmpnezw
 VRT,VRA,VRB
 (Rc=0)

 vcmpnezw.
 VRT,VRA,VRB
 (Rc=1)

 4
 VRT
 VRA
 VRB
 Rc
 391

21 22

31

if MSR. VEC=0 then Vector_Unavailable()

all_true ← 1

```
all_false ← 1

do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]

if src1 = 0 | src2 = 0 | src1 != src2 then do
    VSR[VRT+32].word[i] ← 0xFFFF_FFFF
    all_false ← 0
    end
    else do
        VSR[VRT+32].word[i] ← 0x0000_0000
        all_true ← 0
    end
end

if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is not equal to src2 or either src1 or src2 is equal to 0x00, and is set to all 0s otherwise.

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpnew[.] & vcmpnezw[.] src1 VSR[VRA+32]. word[0] VSR[VRA+32]. word[1] VSR[VRA+32]. word[2] VSR[VRA+32]. word[3] src2 VSR[VRB+32]. word[0] VSR[VRB+32]. word[1] VSR[VRB+32]. word[2] VSR[VRB+32]. word[3] VSR[VRT+32]. word[0] VSR[VRT+32]. word[1] VSR[VRT+32]. word[2] VSR[VRT+32]. word[3] resul t 64 32 96 127

Vector Compare Signed Quadword VX-form

vcmpsq BF,VRA,VRB

4	BF	//	VRA	VRB	321	
0	6	9	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

src1 ← EXTS(VSR[VRA+32])
src2 ← EXTS(VSR[VRB+32])

It_flag ← src1 < src2</pre>

 $gt_flag \leftarrow src1 > src2$

 $eq_flag \leftarrow src1 = src2$

CR. field[BF] \leftarrow It_flag<<3 | gt_flag<<2 | eq_flag<<1

Let src1 be the signed integer value in VSR[VRA+32]. Let src2 be the signed integer value in VSR[VRB+32].

Compare $\mbox{src1}$ with $\mbox{src2}$, place the comparison flags into CR field BF.

Special Registers Altered:

CR field BF

Vector Compare Unsigned Quadword VX-form

vcmpuq BF,VRA,VRB

4	BF	//	VRA	VRB	257	
0	6	9	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

src1 ← EXTZ(VSR[VRA+32])

 $src2 \leftarrow EXTZ(VSR[VRB+32])$

 $lt_flag \leftarrow src1 < src2$

 $gt_flag \leftarrow src1 > src2$

eq_fl ag ← src1 = src2

CR. field[BF] \leftarrow It_flag<<3 | gt_flag<<2 | eq_flag<<1


Let src1 be the unsigned integer value in VSR[VRA+32]. Let src2 be the unsigned integer value in VSR[VRB+32].

Compare src1 with src2, place the comparison flags into CR field BF.

Special Registers Altered:

CR field BF

Register Data Layout for vcmpsq & vcmpuq



6.9.4 Vector Logical Instructions

Extended mnemonics for vector logical operations

Extended mnemonics are provided that use the Vector OR and Vector NOR instructions to copy the contents of one VSR to another, with and without complementing. These are shown as examples with the two instructions.

Vector Move Register

Several vector instructions can be coded in a way such that they simply copy the contents of one VSR to another. An extended mnemonic is provided to convey the idea that no computation is

being performed but merely data movement (from one register to another).

The following instruction copies the contents of register Vy to register Vx.

vmr Vx,Vy (equivalent to: vor Vx,Vy,Vy)

Vector Complement Register

The *Vector NOR* instruction can be coded in a way such that it complements the contents of one VSR and places the result into another VSR. An extended mnemonic is provided that allows this operation to be coded easily.

The following instruction complements the contents of register Vy and places the result into register Vx.

vnot Vx,Vy (equivalent to: vnor Vx,Vy,Vy)

Vector Logical AND VX-form

vand VRT,VRA,VRB

4	VRT	VRA	VRB	1028	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] \& VSR[VRB+32]$

The contents of VSR[VRA+32] are ANDed with the contents of VSR[VRB+32] and the result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Logical AND with Complement VX-form

vandc VRT,VRA,VRB

4	VRT	VRA	VRB	1092	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] \& \sim VSR[VRB+32]$

The contents of VSR[VRA+32] are ANDed with the complement of the contents of VSR[VRB+32] and the result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vand & vandc src1 VSR[VRA+32] src2 VSR[VRB+32] resul t VSR[VRT+32]

Vector Logical Equivalence VX-form

veqv VRT,VRA,VRB

4	VRT	VRA	VRB	1668
0	6	11	16	21 3

if MSR. VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] \equiv VSR[VRB+32]$

The contents of VSR[VRA+32] are XORed with the contents of VSR[VRB+32] and the complemented result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Logical NAND VX-form

vnand VRT,VRA,VRB

4	VRT	VRA	VRB	1412	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow \sim (VSR[VRA+32] \& VSR[VRB+32])$

The contents of VSR[VRA+32] are ANDed with the contents of VSR[VRB+32] and the complemented result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Logical OR VX-form

vor VRT,VRA,VRB

4	VRT	VRA	VRB	1156	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] \mid VSR[VRB+32]$

The contents of VSR[VRA+32] are ORed with the contents of VSR[VRB+32] and the result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Logical OR with Complement VX-form

vorc VRT,VRA,VRB

4	VRT	VRA	VRB	1348	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] \mid \sim VSR[VRB+32]$

The contents of VSR[VRA+32] are ORed with the complement of the contents of VSR[VRB+32] and the result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Logical NOR VX-form

vnor VRT,VRA,VRB

4	VRT	VRA	VRB	1284	
0	6	11	16	21 3	1

if MSR. VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow \sim (VSR[VRA+32] \mid VSR[VRB+32])$

The contents of VSR[VRA+32] are ORed with the contents of VSR[VRB+32] and the complemented result is placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Logical XOR VX-form

vxor VRT,VRA,VRB

4	VRT	VRA	VRB	1220	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] \oplus VSR[VRB+32]$

The contents of VSR[VRA+32] are XORed with the contents of VSR[VRB+32] and the result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for veqv, vnand, vor, vorc, vnor & vxor

src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]
	0 127

6.9.5 Vector Integer Rotate Instructions

6.9.5.1 Vector Integer Rotate Left Instructions

Vector Rotate Left Byte VX-form

vrlb VRT,VRA,VRB

Γ	4	VRT	VRA	VRB	4			
(0	6	11	16	21 3	1		

if MSR.VEC=0 then Vector_Unavailable()

For each integer value i $% \left(1\right) =1$ from 0 to 15, do the following.

Let src1 be the contents of byte element i of VSR[VRA+32].

Let src2 be the contents of byte element i of VSR[VRB+32].

src1 is rotated left by the number of bits specified in the low-order 3 bits of src2.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Rotate Left Halfword VX-form

vrlh VRT,VRA,VRB

4	VRT	VRA	VRB	68	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\label{eq:continuous_section} \begin{split} &\text{do i = 0 to 7} \\ &\text{src} \leftarrow \text{VSR[VRA+32].hword[i]} \\ &\text{sh} \leftarrow \text{VSR[VRB+32].hword[i].bit[12:15]} \\ &\text{VSR[VRT+32].hword[i]} \leftarrow \text{src} <<< \text{sh} \\ &\text{end} \end{split}$$

For each integer value i from 0 to 7, do the following. Let src1 be the contents of halfword element i of VSR[VRA+32].

Let src2 be the contents of halfword element i of VSR[VRB+32].

src1 is rotated left by the number of bits specified in the low-order 4 bits of src2.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vrlb

_		_														
src1	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vrlh

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32].hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32].hword[3]	VSR[VRT+32].hword[4]	VSR[VRT+32].hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32].hword[7]
	0	16	32	48	64	80	96	112 127

Vector Rotate Left Word VX-form

vrlw VRT,VRA,VRB

4	VRT	VRA	VRB	132	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\label{eq:control_decomposition} \begin{split} &\text{do } i = 0 \text{ to } 3 \\ &\text{ src } \leftarrow \text{VSR[VRA+32].word[i]} \\ &\text{ sh } \leftarrow \text{VSR[VRB+32].word[i].bit[27:31]} \\ &\text{VSR[VRT+32].word[i]} \leftarrow \text{ src } <<< \text{ sh} \\ &\text{end} \end{split}$$

For each integer value i from 0 to 3, do the following.

Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

src1 is rotated left by the number of bits specified in the low-order 5 bits of src2.

The result is placed into word element i in VSR[VRT+32].

Vector Rotate Left Doubleword VX-form

vrld VRT,VRA,VRB

4	VRT	VRA	VRB	196	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 1, do the following. Let src1 be the contents of doubleword element i of VSR[VRA+32].

Let src2 be the contents of doubleword element i of VSR[VRB+32].

src1 is rotated left by the number of bits specified in the low-order 6 bits of src2.

The result is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vrlw

3				
src1	VSR[VRA+32].word[0]	VSR[VRA+32]. word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Register Data Layout for vrld

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
'	0	64 127

Vector Rotate Left Quadword VX-form

vrlq VRT,VRA,VRB

4	VRT	VRA	VRB	5	
0	6	11	16	21 3	31

if MSR. VEC=0 then Vector_Unavailable()

 $\begin{array}{l} n \leftarrow VSR[VRB+32].\,bi\,t[57:63] \\ VSR[VRT+32] \leftarrow ROTL128(VSR[VRA+32],\ n) \end{array}$

Let SH be the contents of bits 57:63 of VSR[VRB+32].


Let src1 be the contents of VSR[VRA+32].

src1 is rotated left by SH bits. Bits shifted out on the left are shifted in on the right to replace vacated bits.

Special Registers Altered:

None

Register Data Layout for vrlq



6.9.5.2 Vector Integer Rotate Left then AND with Mask Instructions

Vector Rotate Left Word then AND with Mask VX-form

vrlwnm VRT,VRA,VRB

	4	VRT	VRA	VRB	389
()	6	11	16	21 31

if MSR.VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

Let mb be the contents of bits 11: 15 of src2. Let me be the contents of bits 19: 23 of src2. Let sh be the contents of bits 27: 31 of src2.

src1 is rotated left sh bits.

A mask is generated having 1-bits from bit mb through bit me and 0-bits elsewhere.

The rotated data are ANDed with the generated mask.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

Register	Data Layout for vrlwnm			
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Vector Rotate Left Doubleword then AND with Mask VX-form

vrldnm VRT, VRA, VRB

4	VRT	VRA	VRB	453	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
    src1.dword[0] \leftarrow VSR[VRA+32].dword[i]
    src1.dword[1] \leftarrow VSR[VRA+32].dword[i]
    src2 \leftarrow VSR[VRB+32].dword[i]
   b \leftarrow src2.bit[42:47]
    e \leftarrow src2.bit[50:55]
   n \leftarrow src2.bit[58:63]
   r \leftarrow src1. bit[n: n+63]
   m \leftarrow MASK(b, e)
    VSR[VRT+32]. dword[i] \leftarrow r & m
```

For each integer value i from 0 to 1, do the following. Let src1 be the contents of doubleword element i of VSR[VRA+32].

Let src2 be the contents of doubleword element i of VSR[VRB+32].

Let mb be the contents of bits 42: 47 of src2. Let me be the contents of bits 50: 55 of src2. Let sh be the contents of bits 58: 63 of src2.

src1 is rotated left sh bits.

A mask is generated having 1-bits from bit mb through bit me and 0-bits elsewhere.

The rotated data are ANDed with the generated mask.

The result is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

Register Data L	ayout for vrldnm		
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]	
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]	
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]	
0		64	127

Vector Rotate Left Quadword then AND with Mask VX-form

vrlqnm VRT,VRA,VRB

4	VRT	VRA	VRB	325	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

b ← VSR[VRB+32]. bi t[41:47]

 $e \leftarrow VSR[VRB+32]$. bi t[49:55]

 $n \leftarrow VSR[VRB+32]. bi t[57:63]$

 $r \leftarrow ROTL128(VSR[VRA+32], n)$

 $m \leftarrow MASK128(b, e)$

 $VSR[VRT+32] \leftarrow r \& m$

Let src1 be the contents of VSR[VRA+32].

Let src2 be the contents of VSR[VRB+32].

Let mb be the contents of bits 41:47 of src2.

Let me be the contents of bits 49:55 of src2.

Let sh be the contents of bits 57:63 of src2.

src1 is rotated left sh bits.

A mask is generated having 1-bits from bit mb through bit me and 0-bits elsewhere.

The rotated data are ANDed with the generated mask.


The result is placed into VSR[VRT+32].

Special Registers Altered:

Register	Data Layout for vrlqnm
src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]
	0 127

6.9.5.3 Vector Integer Rotate Left then Mask Insert Instructions

Vector Rotate Left Word then Mask Insert VX-form



For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

Let src3 be the contents of word element i of VSR[VRT+32].

Let mb be the contents of bits 11: 15 of src2. Let me be the contents of bits 19: 23 of src2. Let sh be the contents of bits 27: 31 of src2.

src1 is rotated left sh bits.

A mask is generated having 1-bits from bit \mbox{mb} through bit \mbox{me} and 0-bits elsewhere.

The rotated data are inserted into src3 under control of the generated mask.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

Register	Data Layout for vrlwmi			
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32]. word[3]
i.	0	32	64	96 127

Vector Rotate Left Doubleword then Mask Insert VX-form

vrldmi VRT,VRA,VRB

4	VRT	VRA	VRB	197
0	6	11	16	21 3

if MSR.VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 1, do the following. Let src1 be the contents of doubleword element i of VSR[VRA+32].

Let src2 be the contents of doubleword element i of VSR[VRB+32].

Let src3 be the contents of doubleword element i of VSR[VRT+32].

Let mb be the contents of bits 42: 47 of src2. Let me be the contents of bits 50: 55 of src2. Let sh be the contents of bits 58: 63 of src2.

src1 is rotated left sh bits.

A mask is generated having 1-bits from bit $\mbox{\sc mb}$ through bit $\mbox{\sc me}$ and 0-bits elsewhere.

The rotated data are inserted into src3 under control of the generated mask.

The result is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

Register Data	Layout for vrldmi	
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
0		64 12

Vector Rotate Left Quadword then Mask Insert VX-form

vrlqmi VRT,VRA,VRB

4	VRT	VRA	VRB	69
0	6	11	16	21 3

if MSR. VEC=0 then Vector_Unavailable()

 $b \leftarrow VSR[VRB+32]$. bi t[41: 47]

 $e \leftarrow VSR[VRB+32]$. bi t[49:55]

 $n \leftarrow VSR[VRB+32]$. bi t[57: 63]

 $r \leftarrow ROTL128(VSR[VRA+32], n)$

 $m \leftarrow MASK128(b, e)$

 $VSR[VRT+32] \leftarrow (r \& m) \mid (VSR[VRT+32] \& \neg m)$

Let src1 be the contents of VSR[VRA+32].

Let src2 be the contents of VSR[VRB+32].

Let src3 be the contents of VSR[VRT+32].

Let mb be the contents of bits 41:47 of src2.

Let me be the contents of bits 49:55 of src2.

Let sh be the contents of bits 57:63 of src2.

src1 is rotated left sh bits.

A mask is generated having 1-bits from bit mb through bit me and 0-bits elsewhere.


The rotated data are inserted into src3 under control of the generated mask.

The result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vrlqmi



6.9.6 Vector Integer Shift Instructions

6.9.6.1 Vector Integer Shift Left Instructions

Vector Shift Left Byte VX-form

vslb VRT, VRA, VRB

4	VRT	VRA	VRB	260	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

$$\label{eq:doi:equation:equat$$

For each integer value i from 0 to 15, do the following. Let src1 be the contents of byte element i of VSR[VRA+32].

Let src2 be the contents of byte element i of VSR[VRB+32].

src1 is shifted left by the number of bits specified in the low-order 3 bits of src2.

- Bits shifted out the most-significant bit are
- Zeros are supplied to the vacated bits on the right.

The result is placed into byte element i of

VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Left Halfword VX-form

VRT, VRA, VRB

4	VRT	VRA	VRB	324	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
   src1 ← VSR[VRA+32].hword[i]
   src2 \leftarrow VSR[VRB+32]. hword[i]. bi t[12:15]
   VSR[VRT+32]. \ hword[i] \leftarrow src1 << src2
```

For each integer value i from 0 to 7, do the following. Let src1 be the contents of halfword element i of VSR[VRA+32].

Let src2 be the contents of halfword element i of VSR[VRB+32].

src1 is shifted left by the number of bits specified in the low-order 4 bits of src2.

- Bits shifted out the most-significant bit are
- Zeros are supplied to the vacated bits on the right.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register	Register Data Layout for vslb															
src1	. byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	. byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	. byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vslh

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32]. hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hw	ord[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32]. hw	ord[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hw	ord[7]
	0	16	32	48	64	80	96	112	127

Vector Shift Left Word VX-form

vslw VRT,VRA,VRB

4	VRT	VRA	VRB	388	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

src1 is shifted left by the number of bits specified in the low-order 5 bits of src2.

- Bits shifted out the most-significant bit are lost.
- Zeros are supplied to the vacated bits on the right.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Left Doubleword VX-form

vsld VRT,VRA,VRB

4	VRT	VRA	VRB	1476	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

$$\label{eq:continuous_section} \begin{split} &\text{do } i = 0 \text{ to } 1 \\ &\text{src1} \leftarrow \text{VSR[VRA+32].dword[i]} \\ &\text{src2} \leftarrow \text{VSR[VRB+32].dword[i].bit[58:63]} \\ &\text{VSR[VRT+32].dword[i]} \leftarrow \text{src1} << \text{src2} \end{split}$$

For each integer value i from 0 to 1, do the following. Let src1 be the contents of doubleword element i of VSR[VRA+32].

Let src2 be the contents of doubleword element i of VSR[VRB+32].

src1 is shifted left by the number of bits specified in the low-order 6 bits of src2.

- Bits shifted out the most-significant bit are lost
- Zeros are supplied to the vacated bits on the right.

The result is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vslw							
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]			
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]			
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]			
	0	32	64	96 127			

Register Data Layout for vsld

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32]. dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
	0	64 127

Vector Shift Left Quadword VX-form

vslq VRT,VRA,VRB

4	VRT	VRA	VRB	261	
0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow VSR[VRA+32] << VSR[VRB+32]$. bi t[57:63]

Let n be the contents of bits 57:63 of VSR[VRB+32].

Let src1 be the contents of VSR[VRA+32]. Let src2 be the contents of VSR[VRB+32].

src1 is shifted left by the number of bits specified in the low-order 7 bits of src2.

- Bits shifted out the most-significant bit are lost.
- Zeros are supplied to the vacated bits on the right.

The result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vslq

_	
src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]
ì	0 127

6.9.6.2 Vector Integer Shift Right Instructions

Vector Shift Right Byte VX-form

vsrb VRT,VRA,VRB

4	VRT	VRA	VRB	516	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15 
 src1 \leftarrow VSR[VRA+32].byte[i] 
 src2 \leftarrow VSR[VRB+32].byte[i].bit[5:7] 
 VSR[VRT+32].byte[i] \leftarrow CHOP8(EXTZ(src1) >> src2)
```

For each integer value i from 0 to 15, do the following. Let src1 be the contents of byte element i of VSR[VRA+32].

Let src2 be the contents of byte element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 3 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Zeros are supplied to the vacated bits on the left.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Right Halfword VX-form

 vsrh
 VRT,VRA,VRB

 4
 VRT
 VRA
 VRB

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 7 src \leftarrow VSR[VRA+32]. hword[i] \\ src2 \leftarrow VSR[VRB+32]. hword[i]. bit[12:15] \\ VSR[VRT+32]. hword[i] \leftarrow CHOP16(EXTZ(src1) >> src2) \\ end
```

For each integer value i from 0 to 7, do the following. Let src1 be the contents of halfword element i of VSR[VRA+32].

580

31

Let src2 be the contents of halfword element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 4 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Zeros are supplied to the vacated bits on the left.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vsrb

src1	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vsrh

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32].hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32].hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hword[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32].hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hword[7]
	0	16	32	48	64	80	96	112 127

Vector Shift Right Word VX-form

vsrw VRT,VRA,VRB

4	VRT	VRA	VRB	644	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:control_decomposition} \begin{split} &\text{do } i = 0 \text{ to } 3 \\ &\text{src1} \leftarrow \text{VSR[VRA+32].word[i]} \\ &\text{src2} \leftarrow \text{VSR[VRB+32].word[i].bit[27:31]} \\ &\text{vSR[VRT+32].word[i]} \leftarrow \text{CHOP32(EXTZ(src1)} >> \text{src2)} \end{split}
```

For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 5 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Zeros are supplied to the vacated bits on the left

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Right Doubleword VX-form

vsrd VRT,VRA,VRB

4	VRT	VRA	VRB	1732	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equation:equat
```

For each integer value i from 0 to 1, do the following. Let src1 be the contents of doubleword element i of VSR[VRA+32].

Let src2 be the contents of doubleword element i of VSR[VRB+32].

src1 are shifted right by the number of bits specified in bits 58:63 of src2.

- Bits shifted out the least-significant bit are lost
- Zeros are supplied to the vacated bits on the left

The result is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register	Register Data Layout for vsrw									
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]						
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]						
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]						
Ī	0	32	64	96 127						

Register Data Layout for vsrd

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32]. dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
(0	64 127

Vector Shift Right Quadword VX-form

vsrq VRT,VRA,VRB

4	VRT	VRA	VRB	517	
0	6	11	16	21 3	1

if MSR. VEC=0 then Vector_Unavailable()

 $\begin{array}{lll} & src1 \leftarrow VSR[VRA+32] \\ & src2 \leftarrow VSR[VRB+32].\,bi\,t[57:63] \\ & VSR[VRT+32] \leftarrow CHOP128(EXTZ(src1) >> src2) \end{array}$

Let src1 be the contents of VSR[VRA+32]. Let src2 be the contents of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 7 bits of src2.


- Bits shifted out the least-significant bit are lost.
- Zeros are supplied to the vacated bits on the left.

The result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vsrq



verah

6.9.6.3 Vector Integer Shift Right Algebraic Instructions

Vector Shift Right Algebraic Byte VX-form

vsrab VRT,VRA,VRB

4	VRT	VRA	VRB	772	
0	6	11	16	21	31

if MSR.VEC=O then Vector_Unavailable()

```
\label{eq:continuous_section} \begin{split} &\text{do } i = 0 \text{ to } 15\\ &\text{src1} \leftarrow \text{VSR[VRA+32].byte[i]}\\ &\text{src2} \leftarrow \text{VSR[VRB+32].byte[i].bit[5:7]}\\ &\text{VSR[VRT+32].byte[i]} \leftarrow \text{CHOP8(EXTS(src1)} >> \text{src2)} \end{split}
```

For each integer value i from 0 to 15, do the following. Let src1 be the contents of byte element i of VSR[VRA+32].

Let src2 be the contents of byte element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 3 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Copies of bit 0 of src1 are supplied to the vacated bits on the left.

The result is placed into byte element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Right Algebraic Halfword VX-form

		,,.			
4	VRT	VRA	VRB	836	
0	6	11	16	21	31

VRT VRA VRB

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
    src1 ← VSR[VRA+32].hword[i]
    src2 ← VSR[VRB+32].hword[i].bit[12:15]
    VSR[VRT+32].hword[i] ← CHOP16(EXTS(src1) >> src2)
end
```

For each integer value i from 0 to 7, do the following. Let src1 be the contents of halfword element i of VSR[VRA+32].

Let src2 be the contents of halfword element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 4 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Copies of bit 0 of src1 are supplied to the vacated bits on the left.

The result is placed into halfword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vsrab

src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	.byte[5]	.byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	.byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	. byte[0]	. byte[1]	.byte[2]	-	-		-	_	-		-	-	-	-	-	
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vsrah

src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32]. hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32]. hword	[7]
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32]. hword	[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32]. hword	[7]
	0	16	32	48	64	80	96	112 1	127

Vector Shift Right Algebraic Word VX-form

vsraw VRT,VRA,VRB

	4	VRT	VRA	VRB	900	
0		6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ \text{src1} \leftarrow \text{VSR[VRA+32].word[i]} \\ \text{src2} \leftarrow \text{VSR[VRB+32].word[i].bit[27:31]} \\ \text{VSR[VRT+32].word[i]} \leftarrow \text{CHOP32(EXTS(src1)} >> \text{src2)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following. Let src1 be the contents of word element i of VSR[VRA+32].

Let src2 be the contents of word element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 5 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Copies of bit 0 of src1 are supplied to the vacated bits on the left.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Shift Right Algebraic Doubleword VX-form

vsrad VRT,VRA,VRB

					_
4	VRT	VRA	VRB	964	
0	6	11	16	21 3	1

if MSR. VEC=0 then Vector_Unavailable()

```
\label{eq:doi:equation:constraint} \begin{array}{ll} \text{do } i = 0 \text{ to } 1 \\ \text{src1} \leftarrow \text{VSR[VRA+32].dword[i]} \\ \text{src2} \leftarrow \text{VSR[VRB+32].dword[i].bit[58:63]} \\ \text{VSR[VRT+32].dword[i]} \leftarrow \text{CHOP64(EXTS(src1)} >> \text{src2)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 1, do the following. Let src1 be the contents of doubleword element i of VSR[VRA+32].

Let src2 be the contents of doubleword element i of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 6 bits of src2.

- Bits shifted out the least-significant bit are lost
- Copies of bit 0 of src1 are supplied to the vacated bits on the left.

The result is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vsraw										
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]						
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]						
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]						
Ī	0	32	64	96 127						

Register Data Layout for vsrad

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32]. dword[0]	VSR[VRB+32]. dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32]. dword[1]
(0	64 127

Vector Shift Right Algebraic Quadword VX-form

vsraq VRT,VRA,VRB

4	VRT	VRA	VRB	773	1
0	6	11	16	21 3	1

if MSR. VEC=0 then Vector_Unavailable()

 $\begin{array}{lll} & src1 \leftarrow VSR[VRA+32] \\ & src2 \leftarrow VSR[VRB+32].\,bit[57:63] \\ & VSR[VRT+32] \leftarrow CHOP128(EXTS(src1) >> src2) \end{array}$

Let src1 be the contents of VSR[VRA+32]. Let src2 be the contents of VSR[VRB+32].

src1 is shifted right by the number of bits specified in the low-order 7 bits of src2.

- Bits shifted out the least-significant bit are lost.
- Copies of bit 0 of src1 are supplied to the vacated bits on the left.

The result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vsraq src1 VSR[VRA+32] src2 VSR[VRB+32] resul t VSR[VRT+32] 0 127

6.10 Vector Floating-Point Instruction Set

6.10.1 Vector Floating-Point Arithmetic Instructions

Vector Add Floating-Point VX-form

vaddfp VRT,VRA,VRB

4	VRT	VRA	VRB		10
0	6	11	16	21	3

if MSR.VEC=O then Vector_Unavailable()

$$\label{eq:continuous_continuous_continuous} \begin{array}{l} \text{do } i = 0 \text{ to } 3 \\ \text{src1} \leftarrow \text{VSR[VRA+32].word[i]} \\ \text{src2} \leftarrow \text{VSR[VRB+32].word[i]} \\ \text{VSR[VRT+32].word[i]} \leftarrow \text{bfp32_ADD(src1,src2)} \\ \text{end} \end{array}$$

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in word element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in word element i of VSR[VRB+32].

src1 is added to src2.

The intermediate result is rounded to the nearest single-precision floating-point number and placed into word element i of VSR[VRT+32].

Vector Subtract Floating-Point VX-form

vsubfp VRT,VRA,VRB

4	VRT	VRA	VRB	74	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ \text{src1} \leftarrow \text{VSR[VRA+32].word[i]} \\ \text{src2} \leftarrow \text{VSR[VRB+32].word[i]} \leftarrow \text{bfp32\_SUBTRACT(src1, src2)} \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in word element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in word element i of VSR[VRB+32].

src2 is subtracted from src1.

The intermediate result is rounded to the nearest single-precision floating-point number and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Special Registers Altered:

Register	Register Data Layout for vaddfp & vsubfp								
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]					
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]					
resul t	VSR[VRT+32]. word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]					

Vector Multiply-Add Floating-Point VA-form

vmaddfp

VRT, VRA, VRC, VRB

4	VRT	VRA	VRB	VRC	46	
0	6	11	16	21	26	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]
    src3 ← VSR[VRC+32].word[i]
    result ← bfp32_MULTIPLY_ADD(src1, src3, src2)
    VSR[VRT+32].word[i] ← result
end
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in word element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in word element i of VSR[VRB+32].

Let src3 be the single-precision floating-point value in word element i of VSR[VRC+32].

src1 is multiplied by src3.

src2 is added to the infinitely-precise product.

The intermediate result is rounded to the nearest single-precision floating-point number and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Programming Note

To use a multiply-add to perform an IEEE or Java compliant multiply, the addend must be -0.0. This is necessary to insure that the sign of a zero result will be correct when the product is -0.0 (+0.0 + -0.0 \geq +0.0, and -0.0 + -0.0 \geq -0.0). When the sign of a resulting 0.0 is not important, then +0.0 can be used as an addend which may, in some cases, avoid the need for a second register to hold a -0.0 in addition to the integer floating-point +0.0 that may already be available.

Vector Negative Multiply-Subtract Floating-Point VA-form

vnmsubfp

VRT, VRA, VRC, VRB



if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]
    src3 ← VSR[VRC+32].word[i]
    result ← bfp32_NEGATIVE_MULTIPLY_SUBTRACT(src1, src3, src2)
    VSR[VRT+32].word[i] ← result
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in word element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in word element i of VSR[VRB+32].

Let src3 be the single-precision floating-point value in word element i of VSR[VRC+32].

src1 is multiplied by src3.

src2 is subtracted from the infinitely-precise product.

The intermediate result is rounded to the nearest single-precision floating-point number, then negated and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmaddfp & vnmsubfp

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
src3	VSR[VRC+32].word[0]	VSR[VRC+32].word[1]	VSR[VRC+32].word[2]	VSR[VRC+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

vminfp

6.10.2 Vector Floating-Point Maximum/Minimum Instructions

Vector Maximum Floating-Point VX-form

vmaxfp VRT, VRA, VRB

4	VRT	VRA	VRB	1034	
0	6	11	16	21	31

```
if MSR.VEC=0 then Vector_Unavailable()
do i = 0 to 3
   src1 ← VSR[VRA+32].word[i]
   src2 \leftarrow VSR[VRB+32].word[i]
   VSR[VRT+32]. \ word[i] \leftarrow bfp32\_MAXIMUM(src1, src2)
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in word element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in word element i of VSR[VRB+32].

src1 is compared to src2.

The larger of the two values is placed into word element i of VSR[VRT+32].

The maximum of +0.0 and -0.0 is +0.0. The maximum of any value and a NaN is a QNaN.

Special Registers Altered:

None

Vector Minimum Floating-Point VX-form VRT.VRA.VRB

	•	,,.			
4	VRT	VRA	VRB	1098	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable() do i = 0 to 3 src1 ← VSR[VRA+32].word[i]

 $src2 \leftarrow VSR[VRB+32].word[i]$ $VSR[VRT+32].\,word[i\,]\,\leftarrow\,bfp32_MI\,NI\,MUM(src1,\,src2)$

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in word element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in word element i of VSR[VRB+32].

src1 is compared to src2.

The smaller of the two values is placed into word element i of VSR[VRT+32].

The minimum of +0.0 and -0.0 is -0.0. The minimum of any value and a NaN is a QNaN.

Special Registers Altered:

Register	Register Data Layout for vmaxfp & vminfp										
src1	VSR[VRA+32]. word[0]	VSR[VRA+32]. word[1]	VSR[VRA+32]. word[2]	VSR[VRA+32]. word[3]							
src2	VSR[VRB+32]. word[0]	VSR[VRB+32]. word[1]	VSR[VRB+32]. word[2]	VSR[VRB+32]. word[3]							
resul t	VSR[VRT+32].word[0]	VSR[VRT+32]. word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]							
	0	32	64	96 127							

6.10.3 Vector Floating-Point Rounding and Conversion Instructions

6.10.3.1 Vector Floating-Point Conversion Instructions

Vector Convert with round to zero from floating-point To Signed Word format Saturate VX-form

vctsxs VRT,VRB,UIM

4	VRT	UIM	VRB	970
0	6	11	16	21 3 ⁴

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3 $src \leftarrow VSR[VRB+32].word[i]$ $VSR[VRT+32].word[i] \leftarrow si 32_CONVERT_FROM_BFP32(src, UIM)$

For each integer value i from 0 to 3, do the following. Let src be the signed floating-point value in word element i of VSR[VRB+32].

src is multiplied by 2^{UIM}. The product is converted to a 32-bit signed fixed-point integer using the rounding mode Round toward Zero.

- If the intermediate result is greater than 2³¹-1 the result saturates to 2³¹-1.
- If the intermediate result is less than -2³¹ the result saturates to -2³¹.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Extended Mnemonics:

Example of an extended mnemonics for Vector Convert to Signed Fixed-Point Word Saturate:

Extended mnemonic:

Equivalent to:

vcfpsxws VRT, VRB, UI M vctsxs VRT, VRB, UI M

Vector Convert with round to zero from floating-point To Unsigned Word format Saturate VX-form

vctuxs

VRT, VRB, UIM

4	VRT	UIM	VRB	906	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3 $src \leftarrow VSR[VRB+32].word[i] \\ VSR[VRT+32].word[i] \leftarrow ui32_CONVERT_FROM_BFP32(src, UIM) \\ end$

For each integer value i from 0 to 3, do the following. Let src be the signed floating-point value in word element i of VSR[VRB+32].

src is multiplied by 2^{UIM}. The product is converted to a 32-bit unsigned fixed-point integer using the rounding mode Round toward Zero.

 If the intermediate result is greater than 2³²-1 the result saturates to 2³²-1.

The result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

SAT

Extended Mnemonics:

Example of an extended mnemonics for *Vector Convert to Unsigned Fixed-Point Word Saturate*:

Extended mnemonic:

Equivalent to:

VRT, VRB, UI M

vcfpuxws VRT, VRB, UI M vctuxs

Register Data Layout for vctsxs & vctuxs

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
Ī	0	32	64	96 127

Vector Convert with round to nearest From Signed Word to floating-point format VX-form

vcfsx VRT,VRB,UIM

4	VRT	UIM	VRB	842	
0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 src \leftarrow VSR[VRB+32].word[i] \\ VSR[VRT+32].word[i] \leftarrow bfp32\_CONVERT\_FROM\_SI32(src,UIM) \\ end
```

For each integer value i from 0 to 3, do the following. Let src be the signed fixed-point value in word element i of VSR[VRB+32].

src is converted to the nearest single-precision floating-point value. Each result is divided by 2^{UI M} and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for *Vector Convert* from Signed Fixed-Point Word:

Extended mnemonic:

Equivalent to:

vcsxwfp

VRT, VRB, UI M

vcfsx VRT, VRB, UI M

Vector Convert with round to nearest From Unsigned Word to floating-point format VX-form

vcfux

VRT, VRB, UIM

4	VRT	UIM	VRB	778	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 
 src \leftarrow VSR[VRB+32].word[i] 
 VSR[VRT+32].word[i] \leftarrow bfp32\_CONVERT\_FROM\_UI32(src,UIM)
```

For each integer value i from 0 to 3, do the following. Let src be the unsigned fixed-point value in word element i of VSR[VRB+32].

src is converted to the nearest single-precision floating-point value. The result is divided by 2^{UI M} and placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for Vector Convert from Unsigned Fixed-Point Word:

Extended mnemonic:

Equivalent to:

vcuxwfp

VRT, VRB, UI M

vcfux VRT, VRB, UI M

Register Data Layout for vcfsx & vcfux

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

6.10.3.2 Vector Floating-Point Round to Integral Instructions

Vector Round to Floating-Point Integer toward -Infinity VX-form

vrfim VRT,VRB

4	VRT	///	VRB	714	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 src \leftarrow VSR[VRB+32]. \ word[i] \\ VSR[VRT+32]. \ word[i] \leftarrow bfp32\_ROUND\_TO\_I \ NTEGER\_FLOOR(src) \\ end
```

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in element i of VSR[VRB+32].

src is rounded to a single-precision floating-point integer using the rounding mode Round toward -Infinity.

The result is placed into the corresponding word element i of VSR[VRT+32].

Vector Round to Floating-Point Integer Nearest VX-form

vrfin VRT,VRB

4	VRT	///	VRB	522	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 src \leftarrow VSR[VRB+32].word[i] \\ VSR[VRT+32].word[i] \leftarrow bfp32_ROUND_TO_INTEGER_NEAR(src) and
```

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in element i of VSR[VRB+32].

src is rounded to a single-precision floating-point integer using the rounding mode Round to Nearest.

The result is placed into the corresponding word element i of VSR[VRT+32].

Special Registers Altered:

None

Special Registers Altered:

None

Register Data Layout for vrfim & vrfin

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Programming Note

The Vector Convert To Fixed-Point Word instructions support only the rounding mode Round toward Zero. A floating-point number can be converted to a fixed-point integer using any of the other three rounding modes by executing the appropriate Vector Round to Floating-Point Integer instruction before the Vector Convert To Fixed-Point Word instruction.

Programming Note

The fixed-point integers used by the $Vector\ Convert$ instructions can be interpreted as consisting of 32-UIM integer bits followed by UIM fraction bits.

Vector Round to Floating-Point Integer toward +Infinity VX-form

vrfip VRT, VRB

4	VRT	///	VRB	650
0	6	11	16	21 31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
  src ← VSR[VRB+32].word[i]
  VSR[VRT+32].word[i] ← bfp32_ROUND_T0_INTEGER_CEIL(src)
```

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in element i of VSR[VRB+32].

src is rounded to a single-precision floating-point integer using the rounding mode Round toward +Infinity.

The result is placed into the corresponding word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Round to Floating-Point Integer toward Zero VX-form

vrfiz VRT, VRB

4 VRT ///	VRB 586
0 6 11	16 21 31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
   src \leftarrow VSR[VRB+32].word[i]
   VSR[VRT+32].word[i] ← bfp32_ROUND_T0_INTEGER_TRUNC(src)
```

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in element i of VSR[VRB+32].

src is rounded to a single-precision floating-point integer using the rounding mode Round toward

The result is placed into the corresponding word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vrfip & vrfiz

src1	VSR[VRA+32]. word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
i	0	32	64	96 127

6.10.4 Vector Floating-Point Compare Instructions

The Vector Floating-Point Compare instructions compare two VSRs word element by word element, interpreting the elements as single-precision floating-point numbers. With the exception of the Vector Compare Bounds Floating-Point instruction, they set the target VSR, and CR Field 6 if Rc=1, in the same manner as do the Vector Integer Compare instructions; see Section 6.9.3.

The Vector Compare Bounds Floating-Point instruction sets the target VSR, and CR Field 6 if Rc=1, to indicate whether the elements in VSR[VRA+32] are within the bounds specified by the corresponding element in VSR[VRB+32], as explained in the instruction description. A single-precision floating-point value x is said to be "within the bounds" specified by a single-precision floating-point value y if $-y \le x \le y$.

Vector Compare Bounds Floating-Point VC-form

 $\begin{array}{lll} \text{vcmpbfp} & \text{VRT,VRA,VRB} & \text{(Rc=0)} \\ \text{vcmpbfp.} & \text{VRT,VRA,VRB} & \text{(Rc=1)} \end{array}$

4	VRT	VRA	VRB	Rc	966	
0	6	11	16	21 22		31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3  src1 \leftarrow VSR[VRA+32].word[i] \\ src2 \leftarrow VSR[VRB+32].word[i] \\ le \leftarrow bool\_COMPARE\_LE\_BFP32(src1, src2) \\ ge \leftarrow bool\_COMPARE\_GE\_BFP32(src1, src2) \\ VSR[VRT+32].word[i] \leftarrow -le \parallel -ge \parallel^{30}0 \\ end \\ if Rc=1 then do \\ ib \leftarrow (VSR[VRT+32]=0) \\ CR6 \leftarrow 0b00 \parallel ib \parallel 0b0 \\ end \\
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in element i of VSR[VRB+32].

src1 is compared to src2.

A 2-bit value is formed that indicates whether src1 is within the bounds specified by src2, as follows.

 Bit 0 of the 2-bit value is set to 0 if src1 is less than or equal to src2, and is set to 1 otherwise. Bit 1 of the 2-bit value is set to 0 if src1 is greater than or equal to the negation of src2, and is set to 1 otherwise.

The 2-bit value is placed into the high-order two bits of word element i of VSR[VRT+32] and the remaining bits of element i are set to 0.

If Rc=1, CR field 6 is set as follows.

Bit Description

- 0 Set to 0
- 1 Set to 0
- 2 Set to indicate whether all four elements in VSR[VRA+32] are within the bounds specified by the corresponding element in VSR[VRB+32], otherwise set to 0.
- 3 Set to 0

Special Registers Altered:

CR field 6 (if Rc=1)

Programming Note -

Each single-precision floating-point value in VSR[VRB+32] should be non-negative; if it is negative, the corresponding element in VSR[VRA+32] will necessarily be out of bounds.

One exception to this is when the value of an element in VSR[VRB+32] is -0.0 and the value of the corresponding element in VSR[VRA+32] is either +0.0 or -0.0. +0.0 and -0.0 compare equal to -0.0.

Register Data Layout for vcmpbfp[.]

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
Ī	0	32	64	96 127

Vector Compare Equal Floating-Point VC-form

vcmpeqfp	VRT,VRA,VRB	(Rc=0)
vcmpeqfp.	VRT,VRA,VRB	(Rc=1)

4	VRT	VRA	VRB	Rc	198	
0	6	11	16	21	22	31

if MSR.VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]
    if bool_COMPARE_EQ_BFP32(src1, src2)=1 then
        VSR[VRT+32].word[i] ← 0xFFFF_FFFF
        all_false ← 0
    else
        VSR[VRT+32].word[i] ← 0x0000_0000
        all_true ← 0
end
if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and are set to all 0s otherwise.

If src1 or src2 is a NaN, the contents of word element i of VSR[VRT+32] are set to all 0s, indicating "not equal to". If src1 and src2 are both infinity with the same sign, the contents of word element i of VSR[VRT+32] are set to all 1s, indicating "equal to".

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector Compare Greater Than or Equal Floating-Point VC-form

vcmpgefp	VRT,VRA,VRB					(Rc=0)
vcmpgefp.	VRT,VRA,VRB					(Rc=1)
4	VRT	VRA	VRB	Rc	454	21

if MSR.VEC=0 then Vector_Unavailable()

```
all_true ← 1
all_false ← 1

do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]
    if bool_COMPARE_GE_BFP32(src1, src2) = 1 then
        VSR[VRT+32].word[i] ← 0xFFFF_FFFF
        all_false ← 0
    else
        VSR[VRT+32].word[i] ← 0x0000_0000
        all_true ← 0
end
if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is greater than or equal to src2, and are set to all 0s otherwise.

If src1 or src2 is a NaN, the contents of word element i of VSR[VRT+32] are set to all 0s, indicating "not greater than or equal to". If src1 and src2 are both infinity with the same sign, the contents of word element i of VSR[VRT+32] are set to all 1s, indicating "greater than or equal to".

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6..... (if Rc=1)

Register Data Layout for vcmpeqfp[.] & vcmpgefp[.]							
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]			
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]			
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]			
	0	32	64	96 127			

Vector Compare Greater Than Floating-Point VC-form

vcmpgtfp VRT,VRA,VRB (Rc=0) vcmpgtfp. VRT,VRA,VRB (Rc=1)

4	VRT	VRA	VRB	Rc	710	
0	6	11	16	21	22	31

```
if MSR.VEC=0 then Vector_Unavailable()

all_true ← 1
all_false ← 1

do i = 0 to 3
    src1 ← VSR[VRA+32].word[i]
    src2 ← VSR[VRB+32].word[i]
    if bool_COMPARE_GT_BFP32(src1, src2)=1 then
        VSR[VRT+32].word[i] ← 0xFFFF_FFFF
        all_false ← 0
        else
            all_true ← 0
            VSR[VRT+32].word[i] ← 0x0000_0000
end
if Rc=1 then CR.bit[56:59] ← (all_true<<3) + (all_false<<1)</pre>
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point value in element i of VSR[VRA+32].

Let src2 be the single-precision floating-point value in element i of VSR[VRB+32].

src1 is compared to src2.

The contents of word element i of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and are set to all 0s otherwise.

If src1 or src2 is a NaN, the contents of word element i of VSR[VRT+32] are set to all 0s, indicating "not greater than". If src1 and src2 are both infinity with the same sign, the contents of word element i of VSR[VRT+32] are set to all 0s, indicating "not greater than".

If Rc=1, CR field 6 is set to indicate whether all vector elements compared true and whether all vector elements compared false.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vcmpgtfp[.]

src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
Ì	0	32	64	96 127

6.10.5 Vector Floating-Point Estimate Instructions

Vector 2 Raised to the Exponent Estimate Floating-Point VX-form

vexptefp VRT,VRB

4	VRT	///	VRB	394	1
0	6	11		21 31	

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 src \leftarrow VSR[VRB+32].word[i] \\ VSR[VRT+32].word[i] \leftarrow bfp32\_POWER2\_ESTIMATE(src) \\ end
```

For each integer value i from 0 to 3, do the following. The single-precision floating-point estimate of 2 raised to the power of single-precision floating-point element i of VSR[VRB+32] is placed into word element i of VSR[VRT+32].

Let x be any single-precision floating-point input value. Unless x < -146 or the single-precision floating-point result of computing 2 raised to the power x would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16. The most significant 12 bits of the estimate's significand are monotonic. An integral input value returns an integral value when the result is representable.

The result for various special cases of the source value is given below.

Value	Result
- Infinity	+0
-0	+1
+0	+1
+Infinity	+Infinity
NaN	QNaN

Special Registers Altered:

Register Data Layout for vexptefp								
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]				
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]				
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]				
	0	32	64	96 127				

Vector Log Base 2 Estimate Floating-Point VX-form

 Vlogefp
 VRT,VRB

 4
 VRT
 ///
 VRB
 458

 0
 6
 11
 16
 21
 31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 3
$$src \leftarrow VSR[VRB+32].word[i] \\ VSR[VRT+32].word[i] \leftarrow bfp32_LOG_BASE2_ESTIMATE(src) \\ end$$

For each integer value i from 0 to 3, do the following. The single-precision floating-point estimate of the base 2 logarithm of single-precision floating-point element i of VSR[VRB+32] is placed into the corresponding word element i of VSR[VRT+32].

Let x be any single-precision floating-point input value. Unless \mid x-1 \mid is less than or equal to 0.125 or the single-precision floating-point result of computing the base 2 logarithm of x would be an infinity or a QNaN, the estimate has an absolute error in precision (absolute value of the difference between the estimate and the infinitely precise value) no greater than 2^{-5} . Under the same conditions, the estimate has a relative error in precision no greater than one part in 8.

The most significant 12 bits of the estimate's significand are monotonic. The estimate is exact if $x=2^y$, where y is an integer between -149 and +127 inclusive. Otherwise the value placed into the element of VSR[VRT+32] may vary between implementations, and between different executions on the same implementation.

The result for various special cases of the source value is given below.

Value	Result
- Infinity	QNaN
< 0	QNaN
- 0	- Infinity
+0	- Infinity
+Infinity	+Infinity
NaN	QNaN

Special Registers Altered:

Register Data Layout for vlogefp									
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]					
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]					
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32]. word[2]	VSR[VRT+32].word[3]					
Ì	0	32	64	96 127					

Vector Reciprocal Estimate Floating-Point VX-form

vrefp VRT,VRB

4	VRT	///	VRB	266
0	6	11	16	21 3 ⁻

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_def} \begin{array}{ll} \text{do } i = 0 \text{ to } 3 \\ \text{src} \leftarrow \text{VSR[VRB+32].word[i]} \\ \text{VSR[VRT+32].word[i]} \leftarrow \text{bfp32\_RECIPROCAL\_ESTIMATE(src)} \\ \text{and} \end{array}
```

For each integer value i from 0 to 3, do the following. The single-precision floating-point estimate of the reciprocal of single-precision floating-point element i of VSR[VRB+32] is placed into word element i of VSR[VRT+32].

Unless the single-precision floating-point result of computing the reciprocal of a value would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 4096.

Note that results may vary between implementations, and between different executions on the same implementation.

The result for various special cases of the source value is given below.

Value	Result
- Infinity	-0
- 0	- Infinity
+0	+ Infinity
+Infinity	+0
NaN	QNaN

Special Registers Altered:

None

Vector Reciprocal Square Root Estimate Floating-Point VX-form

vrsqrtefp VRT,VRB

ı		\/DT	111	\	220	٦
	4	VRI	///	VRB	330	
	0	6	11	16	21 3	1

if MSR. VEC=O then Vector_Unavailable()

```
do i = 0 to 3 
 src \leftarrow VSR[VRB+32].word[i] 
 VSR[VRT+32].word[i] \leftarrow bfp32_RECIPROCAL_SQRT_ESTIMATE(src)
```

For each integer value i from 0 to 3, do the following. The single-precision floating-point estimate of the

reciprocal of the square root of single-precision floating-point element i of VSR[VRB+32] is placed into word element i of VSR[VRT+32].

Let x be any single-precision floating-point value. Unless the single-precision floating-point result of computing the reciprocal of the square root of x would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 4096.

Note that results may vary between implementations, and between different executions on the same implementation.

The result for various special cases of the source value is given below.

Value	Result
- Infinity	QNaN
< 0	QNaN
- 0	- Infinity
+0	+ Infinity
+Infinity	+0
NaN	QNaN

Special Registers Altered:

None

Register Data Layout for vrefp & vrsqrtefp

src1	VSR[VRA+32].word[0]	VSR[VRA+32]. word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

6.11 Vector Exclusive-OR-based Instructions

6.11.1 Vector AES Instructions

This section describes a set of instructions that support the Federal Information Processing Standards Publication 197 Advanced Encryption Standard for encryption and decryption.

Vector AES Cipher VX-form

vcipher VRT,VRA,VRB

4	VRT	VRA	VRB	1288	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 State
 ← VSR[VRA+32]

 RoundKey
 ← VSR[VRB+32]

 vtemp1
 ← SubBytes(State)

 vtemp2
 ← Shi ftRows(vtemp1)

 vtemp3
 ← Mi xCol umns(vtemp2)

 VSR[VRT+32]
 ← vtemp3 ^ RoundKey

Let State be the contents of VSR[VRA+32], representing the intermediate state array during AES cipher operation.

Let RoundKey be the contents of VSR[VRB+32], representing the round key.

One round of an AES cipher operation is performed on the intermediate State array, sequentially applying the transforms, SubBytes(), Shi ftRows(), Mi xCol umns(), and AddRoundKey(), as defined in FIPS-197.

The result is placed into VSR[VRT+32], representing the new intermediate state of the cipher operation.

Special Registers Altered:

None

Vector AES Cipher Last VX-form

vcipherlast VRT,VRA,VRB

4	VRT	VRA	VRB	1289	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

State ← VSR[VRA+32]
RoundKey ← VSR[VRB+32]
vtemp1 ← SubBytes(State)
vtemp2 ← Shi ftRows(vtemp1)
VSR[VRT+32] ← vtemp2 ^ RoundKey

Let State be the contents of VSR[VRA+32], representing the intermediate state array during AES cipher operation.

Let RoundKey be the contents of VSR[VRB+32], representing the round key.

The final round in an AES cipher operation is performed on the intermediate State array, sequentially applying the transforms, SubBytes(), Shi ftRows(), AddRoundKey(), as defined in FIPS-197.

The result is placed into VSR[VRT+32], representing the final state of the cipher operation.

Special Registers Altered:

None

Register Data Layout for vcipher & vcipherlast src1 VSR[VRA+32] src2 VSR[VRB+32] resul t VSR[VRT+32] 0 127

Vector AES Inverse Cipher VX-form

vncipher VRT,VRA,VRB

4	VRT	VRA	VRB	1352	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

 State
 ← VSR[VRA+32]

 RoundKey
 ← VSR[VRB+32]

 vtemp1
 ← InvShi ftRows(State)

 vtemp2
 ← InvSubBytes(vtemp1)

 vtemp3
 ← vtemp2 ^ RoundKey

 VSR[VRT+32]
 ← InvMi xCol umns(vtemp3)

Let State be the contents of VSR[VRA+32], representing the intermediate state array during AES inverse cipher operation.

Let RoundKey be the contents of VSR[VRB+32], representing the round key.

One round of an AES inverse cipher operation is performed on the intermediate State array, sequentially applying the transforms, InvShi ftRows(), InvSubBytes(), AddRoundKey(), and InvMi xCol umns(), as defined in FIPS-197.

The result is placed into VSR[VRT+32], representing the new intermediate state of the inverse cipher operation.

Special Registers Altered:

None

Vector AES Inverse Cipher Last VX-form

vncipherlast VRT,VRA,VRB

4	VRT	VRA	VRB	1353	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

State ← VSR[VRA+32]
RoundKey ← VSR[VRB+32]
vtemp1 ← InvShi ftRows(State)
vtemp2 ← InvSubBytes(vtemp1)
VSR[VRT+32] ← vtemp2 ^ RoundKey

Let State be the contents of VSR[VRA+32], representing the intermediate state array during AES inverse cipher operation.

Let RoundKey be the contents of VSR[VRB+32], representing the round key.

The final round in an AES inverse cipher operation is performed on the intermediate State array, sequentially applying the transforms, InvShi ftRows(), InvSubBytes(), and AddRoundKey(), as defined in FIPS-197.

The result is placed into VSR[VRT+32], representing the final state of the inverse cipher operation.

Special Registers Altered:

Register	Data Layout for vncipher & vncipherlast
src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]
	0 127

Vector AES SubBytes VX-form

vsbox VRT,VRA

4	VRT	VRA	///	1480	
0	6	11	16	21 :	31


if MSR. VEC=0 then Vector_Unavailable()

State ← VSR[VRA+32] VSR[VRT+32] ← SubBytes(State)

Let State be the contents of VSR[VRA+32], representing the intermediate state array during AES cipher operation.

The result of applying the transform, SubBytes() on State, as defined in FIPS-197, is placed into VSR[VRT+32].

Special Registers Altered:



6.11.2 Vector SHA-256 and SHA-512 Sigma Instructions

This section describes a set of instructions that support the Federal Information Processing Standards Publication 180-3 Secure Hash Standard.

Vector SHA-512 Sigma Doubleword VX-form vshasigmad VRT, VRA, ST, SIX **VRT VRA** SIX 1730 31 if MSR.VEC=0 then Vector_Unavailable() do i = 0 to 1src ← VSR[VRA+32].dword[i] if ST=0 & SIX.bit[$2\times i$]=0 then // SHA-512 σ 0 function $VSR[VRT+32].dword[i] \leftarrow (src >>> 1) ^$ (src >>> 8) ^ (src >> 7) if ST=0 & SIX.bit[$2\times i$]=1 then // SHA-512 σ 1 function $VSR[VRT+32].dword[i] \leftarrow (src >>> 19) ^$ (src >>> 61) ^ (src >> 6) if ST=1 & SIX.bit[$2\times i$]=0 then // SHA-512 Σ 0 function VSR[VRT+32]. dword[i] \leftarrow (src >>> 28) ^ (src >>> 34) ^ (src >>> 39)

if ST=1 & SIX.bit[2xi]=1 then // SHA-512 Σ 1 function

(src >>> 18) ^

(src >>> 41)

VSR[VRT+32]. dword[i] \leftarrow (src >>> 14) ^

end

For each integer value i from 0 to 1, do the following.

When ST=0 and bit $2\times i$ of SI X is 0, a SHA-512 $\sigma 0$ function is performed on the contents of doubleword element i of VSR[VRA+32] and the result is placed into doubleword element i of VSR[VRT+32].

When ST=0 and bit $2\times i$ of STX is 1, a SHA-512 $\sigma 1$ function is performed on the contents of doubleword element i of VSR[VRA+32] and the result is placed into doubleword element i of VSR[VRT+32].

When ST=1 and bit $2\times i$ of SI X is 0, a SHA-512 $\Sigma 0$ function is performed on the contents of doubleword element i of VSR[VRA+32] and the result is placed into doubleword element i of VSR[VRT+32].

When ST=1 and bit $2\times i$ of SI X is 1, a SHA-512 $\Sigma 1$ function is performed on the contents of doubleword element i of VSR[VRA+32] and the result is placed into doubleword element i of VSR[VRT+32].

Bits 1 and 3 of SIX are reserved.

Special Registers Altered:

Register Data L	ayout for vshasigmad		
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]	
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]	
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32]. dword[1]	
0		64	127

Vector SHA-256 Sigma Word VX-form

vshasigmaw

VRT, VRA, ST, SIX

4	VRT	VRA	ST SIX	1666	
0	6	11	16 17	21	31

if MSR. VEC=0 then Vector_Unavailable()

do
$$i = 0$$
 to 3
 $src \leftarrow VSR[VRA+32].word[i]$

if ST=1 & SIX.bit[i]=0 then // SHA-256
$$\Sigma$$
0 function VSR[VRT+32].word[i] \leftarrow (src >>> 2) ^ (src >>> 13) ^ (src >>> 22)

if ST=1 & SIX.bit[i]=1 then // SHA-256
$$\Sigma$$
1 function VSR[VRT+32].word[i] \leftarrow (src >>> 6) ^ (src >>> 11) ^ (src >>> 25) end

For each integer value i from 0 to 3, do the following.

When ST=0 and bit i of SIX is 0, a SHA-256 σ 0 function is performed on the contents of word element i of VSR[VRA+32] and the result is placed into word element i of VSR[VRT+32].

When ST=0 and bit i of STX is 1, a SHA-256 σ 1 function is performed on the contents of word element i of VSR[VRA+32] and the result is placed into word element i of VSR[VRT+32].

When ST=1 and bit i of SIX is 0, a SHA-256 Σ 0 function is performed on the contents of word element i of VSR[VRA+32] and the result is placed into word element i of VSR[VRT+32].

When ST=1 and bit i of SIX is 1, a SHA-256 Σ 1 function is performed on the contents of word element i of VSR[VRA+32] and the result is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vshasigmaw

	1			
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

6.11.3 Vector Binary Polynomial Multiplication Instructions

This section describes a set of binary polynomial multiply-sum instructions. Corresponding elements are multiplied and the exclusive-OR of each even-odd pair of products sum, useful for a variety of finite field arithmetic operations.

Vector Polynomial Multiply-Sum Byte VX-form

vpmsumb VRT,VRA,VRB

4	VRT	VRA	VRB	1032	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15
   prod[i].bit[0:14] \leftarrow 0
   srcA ← VSR[VRA+32].byte[i]
   srcB ← VSR[VRB+32].byte[i]
   do j = 0 to 7
       do k = 0 to j
          gbi\ t\ \leftarrow\ srcA.\ bi\ t[k]\ \&\ srcB.\ bi\ t[j\ -k]
          prod[i].bit[j] \leftarrow prod[i].bit[j] ^ gbit
       end
   end
   do j = 8 to 14
      do k = j-7 to 7
          gbit \leftarrow (srcA.bit[k] \& srcB.bit[j-k])
          prod[i].bit[j] \leftarrow prod[i].bit[j] ^ gbit
   end
end
do i = 0 to 7
   VSR[VRT+32]. hword[i] \leftarrow 0b0 \mid \mid (prod[2\times i] \land prod[2\times i+1])
```

For each integer value i from 0 to 15, do the following. Let prod[i] be the 15-bit result of a binary polynomial multiplication of the contents of byte element i of VSR[VRA+32] and the contents of byte element i of VSR[VRB+32].

For each integer value i from 0 to 7, do the following. The exclusive-OR of prod[2xi] and prod[2xi+1] is placed in bits 1:15 of halfword element i of VSR[VRT+32]. Bit 0 of halfword element i of VSR[VRT+32] is set to 0.

Special Registers Altered:

None

Register Data Layout for vpmsumb . byte[4] .byte[5] byte[8] . byte[9] byte[10] .byte[11] . byte[12] . byte[13] src1 . byte[0] . byte[1] . byte[2] | . byte[3] byte[6] . byte[7] . byte[14] . byte[15] .byte[7] src2 . byte[0] . byte[1] . byte[2] .byte[3] byte[4] . byte[5] byte[6] byte[8] . byte[9] .byte[10] . byte[12] . byte[13] byte[15] VSR[VRT+32]. hword[0] VSR[VRT+32]. hword[1] VSR[VRT+32].hword[2] VSR[VRT+32]. hword[3] VSR[VRT+32]. hword[4] VSR[VRT+32].hword[5] VSR[VRT+32]. hword[6] VSR[VRT+32]. hword[7] resul t 0 16 24 32 40 48 56 72 80 88 96 120 127

Vector Polynomial Multiply-Sum Halfword VX-form

vpmsumh VRT,VRA,VRB

ſ	4	VRT	VRA	VRB	1096	
	0	6	11	16	21 :	31

```
if MSR. VEC=0 then Vector_Unavailable()
do i = 0 to 7
   prod. bi t[0:30] \leftarrow 0
   srcA ← VSR[VRA+32].halfword[i]
   srcB \leftarrow VSR[VRB+32].halfword[i]
   do j = 0 to 15
       do k = 0 to j
           gbit \leftarrow srcA.bit[k] \& srcB.bit[j-k]
           prod[i].bit[j] \leftarrow prod[i].bit[j] ^ gbit
       end
   end
   do j = 16 to 30
       do k = j - 15 to 15
           gbit \leftarrow (srcA.bit[k] \& srcB.bit[j-k])
           prod[i\,].\,bi\,t[j\,]\,\leftarrow\,prod[i\,].\,bi\,t[j\,]\,\,{}^{\wedge}\,\,gbi\,t
   end
end
VSR[VRT+32]. \ word[0] \leftarrow 0b0 \ || \ (prod[0] \ ^ \ prod[1])
VSR[VRT+32]. word[1] \leftarrow 0b0 || (prod[2] ^ prod[3])
VSR[VRT+32]. word[2] \leftarrow 0b0 \mid\mid (prod[4] \land prod[5])
```

 $VSR[VRT+32] word[3] \leftarrow 0b0 \mid \mid (prod[6] \land prod[7])$

For each integer value i from 0 to 7, do the following. Let prod[i] be the 31-bit result of a binary polynomial multiplication of the contents of halfword element i of VSR[VRA+32] and the contents of halfword element i of VSR[VRB+32].

For each integer value i from 0 to 3, do the following. The exclusive-OR of prod[2×i] and prod[2×i+1] is placed in bits 1:31 of word element i of VSR[VRT+32]. Bit 0 of word element i of VSR[VRT+32] is set to 0.

Special Registers Altered:

Register	Data Layout	for vpmsum	nh						
src1	VSR[VRA+32]. hword[0]	VSR[VRA+32]. hword[1]	VSR[VRA+32].hword[2]	VSR[VRA+32]. hword[3]	VSR[VRA+32]. hword[4]	VSR[VRA+32].hword[5]	VSR[VRA+32]. hword[6]	VSR[VRA+32].hword[7]	
src2	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32]. hword[6]	VSR[VRB+32]. hword[7]	
resul t	VSR[VRT+32]. word[0]		VSR[VRT+32]. word[1]		VSR[VRT+32	2].word[2]	VSR[VRT+32].word[3]		
	0	16	32	48	64	80	96	112 127	

Vector Polynomial Multiply-Sum Word VX-form

vpmsumw VRT,VRA,VRB

4	VRT	VRA	VRB	1160	
0	6	11	16	21 :	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
   prod[i].bit[0:62] \leftarrow 0
   srcA ← VSR[VRA+32].word[i]
   srcB \leftarrow VSR[VRB+32].word[i]
   do i = 0 to 31
       do k = 0 to j
           gbit \leftarrow srcA.bit[k] \& srcB.bit[j-k]
           prod[i\,].\,bi\,t[j\,]\,\leftarrow\,prod[i\,].\,bi\,t[j\,]\,\,{}^{\wedge}\,gbi\,t
       end
   end
   do j = 32 to 62
       do k = j - 31 to 31
           gbit \leftarrow (srcA.bit[k] \& srcB.bit[j-k])
           prod[i].\,bi\,t[j]\,\leftarrow\,prod[i].\,bi\,t[j]\,\,{}^{\wedge}\,\,gbi\,t
   end
end
VSR[VRT+32].\ dword[0]\ \leftarrow\ 0b0\ ||\ (prod[0]\ ^\ prod[1])
VSR[VRT+32]. dword[1] \leftarrow 0b0 \mid \mid (prod[2] \land prod[3])
```

For each integer value i from 0 to 3, do the following. Let prod[i] be the 63-bit result of a binary polynomial multiplication of the contents of word element i of VSR[VRA+32] and the contents of word element i of VSR[VRB+32].

For each integer value i from 0 to 1, do the following. The exclusive-OR of prod[2×i] and prod[2×i+1] is placed in bits 1:63 of doubleword element i of VSR[VRT+32]. Bit 0 of doubleword element i of VSR[VRT+32] is set to 0.

Special Registers Altered:

None

Register Data Layout for vpmsumw src1 VSR[VRA+32]. word[0] VSR[VRA+32]. word[1] VSR[VRA+32]. word[2] VSR[VRA+32]. word[3] src2 VSR[VRB+32]. word[0] VSR[VRB+32]. word[1] VSR[VRB+32]. word[2] VSR[VRB+32]. word[3] resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1]

Vector Polynomial Multiply-Sum Doubleword VX-form

vpmsumd VRT,VRA,VRB

ſ	4	VRT	VRA	VRB	1224	
l	0	6	11	16	21 3	1

```
if MSR. VEC=0 then Vector_Unavailable()
do i = 0 to 1
   prod[i].bit[0:126] \leftarrow 0
   srcA ← VSR[VRA+32].doubleword[i]
   srcB \leftarrow VSR[VRB+32]. doubl eword[i]
   do j = 0 to 63
      do k = 0 to j
          gbit \leftarrow srcA.bit[k] \& srcB.bit[j-k]
          prod[i].bit[j] \leftarrow prod[i].bit[j] ^ gbit
   end
   do j = 64 to 126
      do k = j - 63 to 63
          gbit \leftarrow (srcA.bit[k] \& srcB.bit[j-k])
          prod[i].bit[j] \leftarrow prod[i].bit[j] ^ gbit
      end
   end
end
```

 $VSR[VRT+32] \leftarrow 0b0 \mid\mid (prod[0] \land prod[1])$

Let prod[0] be the 127-bit result of a binary polynomial multiplication of the contents of doubleword element 0 of VSR[VRA+32] and the contents of doubleword element 0 of VSR[VRB+32].

Let prod[1] be the 127-bit result of a binary polynomial multiplication of the contents of doubleword element 1 of VSR[VRA+32] and the contents of doubleword element 1 of VSR[VRB+32].

The exclusive-OR of prod[0] and prod[1] is placed in bits 1:127 of VSR[VRT+32]. Bit 0 of VSR[VRT+32] is set to

Special Registers Altered:

None

Register Data Layout for vpmsumd src1 VSR[VRA+32]. dword[0] VSR[VRA+32]. dword[1] src2 VSR[VRB+32]. dword[0] VSR[VRB+32]. dword[1] resul t VSR[VRT+32] 0 64 127

6.11.4 Vector Permute & Exclusive-OR Instruction

Vector Permute & Exclusive-OR VA-form

vpermxor VRT,VRA,VRB,VRC

4	VRT	VRA	VRB	VRC	45	
0	6	11	16	21	26	31

if MSR. VEC=0 then Vector_Unavailable()

For each integer value i from 0 to 15, do the following. Let i ndexA be the contents of bits 0:3 of byte element i of VSR[VRC+32].

Let indexB be the contents of bits 4:7 of byte element i of VSR[VRC+32].

The exclusive OR of the contents of byte element indexA of VSR[VRA+32] and the contents of byte element indexB of VSR[VRB+32] is placed into byte element i of VSR[VRT+32].


Special Registers Altered:

Register	r Data I	Layout	for v	permx	or											
src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src3	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

6.12 Vector Bit Manipulation Instructions

6.12.1 Vector Gather Bits Instructions

Vector Gather Bits by Bytes by Doubleword VX-form



Let src be the contents of VSR[VRB+32], composed of two doubleword elements numbered 0 and 1.

Let each doubleword element be composed of eight bytes numbered 0 through 7.

An 8-bit x 8-bit bit-matrix transpose is performed on the contents of each doubleword element of VSR[VRB+32] (see Figure 104).

For each integer value i from 0 to 1, do the following, The contents of bit 0 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 0 of doubleword element i of VSR[VRT+32].

The contents of bit 1 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 1 of doubleword element i of VSR[VRT+32].

The contents of bit 2 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 2 of doubleword element i of VSR[VRT+32].

The contents of bit 3 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 3 of doubleword element i of VSR[VRT+32].


The contents of bit 4 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 4 of doubleword element i of VSR[VRT+32].

The contents of bit 5 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 5 of doubleword element i of VSR[VRT+32].

The contents of bit 6 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 6 of doubleword element i of VSR[VRT+32].

The contents of bit 7 of each byte of doubleword element i of VSR[VRB+32] are concatenated and placed into byte 7 of doubleword element i of VSR[VRT+32].

Special Registers Altered:






Figure 104. Vector Gather Bits by Bytes by Doubleword

Register Da	ta Layout for vgbbd	
src	VSR[VRB+32]. dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
0		64 127

Vector Gather every Nth Bit VX-form

RT,VRB,N vgnb RT **VRB** 1228 // Ν 31 if MSR.VEC=O then Vector_Unavailable() if N<2 \mid N>7 then result ← UNDEFINED el se do j ← 0 resul t ← 0x0000_0000_0000_0000 do i = 0 to 127 by N result.bit[j] \leftarrow VSR[VRB+32].bit[i] $j \leftarrow j + 1$ end

Starting with bit 0, the contents of every $\ensuremath{\text{N}}^{\text{th}}$ bit of VSR[VRB+32] are concatenated and placed into GPR[RT].

N can be any value between 2 and 7, inclusive.


Special Registers Altered:

None

 $GPR[RT] \leftarrow result$

end

Register Data Layout for vgnb



6.12.2 Vector Count Leading Zeros Instructions

Vector Count Leading Zeros Byte VX-form

vclzb VRT,VRB

4 VRT /// VRB 1794
0 6 111 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

For each integer value i from 0 to 15, do the following. A count of the number of consecutive zero bits starting at bit 0 of byte element i of VSR[VRB+32] is placed into byte element i of VSR[VRT+32]. This number ranges from 0 to 8, inclusive.

Special Registers Altered:

None

Vector Count Leading Zeros Halfword VX-form

vclzh VRT,VRB

4	VRT	///	VRB	1858	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
    n ← 0
    do while n < 16
        if VSR[VRB+32].hword[i].bit[n] = 0b1 then leave
        n ← n + 1
    end
    VSR[VRT+32].hword[i] ← n
end</pre>
```

For each integer value i from 0 to 7, do the following. A count of the number of consecutive zero bits starting at bit 0 of halfword element i of VSR[VRB+32] is placed into halfword element i of VSR[VRT+32]. This number ranges from 0 to 16, inclusive.

Special Registers Altered:

Register			T	T	ı	ı	ı	1	ı	ı	ı		ı	ı		
src	. byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register	Dala Layoui	IOI VCIZII						
src	VSR[VRB+32]. hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32]. hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32].hword[7]
resul t	VSR[VRT+32]. hword[0]	VSR[VRT+32]. hword[1]	VSR[VRT+32]. hword[2]	VSR[VRT+32]. hword[3]	VSR[VRT+32]. hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32]. hword[6]	VSR[VRT+32].hword[7]
	0	16	32	48	64	80	96	112 127

Vector Count Leading Zeros Word VX-form

vclzw VRT,VRB

4	VRT	///	VRB	1922	
0	6	11	16	21 3	1

```
if MSR. VEC=0 then Vector_Unavailable()
```

```
do i = 0 to 3 \begin{array}{l} n \ \leftarrow 0 \\ \text{do while n < 32} \\ \text{if VSR[VRB+32].word[i].bit[n] = 0b1 then leave} \\ n \ \leftarrow n+1 \\ \text{end} \\ \text{VSR[VRT+32].word[i]} \leftarrow n \\ \text{end} \end{array}
```

For each integer value i from 0 to 3, do the following. A count of the number of consecutive zero bits starting at bit 0 of word element i of VSR[VRB+32] is placed into word element i of VSR[VRT+32]. This number ranges from 0 to 32, inclusive.

Special Registers Altered:

Register	Data Layout for vclzw			_
src	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Vector Count Leading Zeros Doubleword VX-form

vclzd VRT, VRB

4	VRT	///	VRB	1986	
0	6	11		21 3	1

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   n \leftarrow 0
   do while (n<64) & (VSR[VRB+32].dword[i].bit[n]=0b0)</pre>
   end
   VSR[VRT+32].\,dword[i\,]\,\leftarrow\,n
```

For each integer value i from 0 to 1, do the following. A count of the number of consecutive zero bits starting at bit 0 of doubleword element i of VSR[VRB+32] is placed into doubleword element i of VSR[VRT+32]. This number ranges from 0 to 64, inclusive.

VSR[VRT+32]. dword[0]

Special Registers Altered:

None

resul t

Vector Count Leading Zeros Doubleword under bit Mask VX-form

vclzdm VRT, VRA, VRB

4	VRT	VRA	VRB	1924	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   count \leftarrow 0
   do j = 0 to 63
      if VSR[VRB+32]. dword[i].bit[j]=1 then do
         if VSR[VRA+32].dword[i].bit[i]=1 then break
         count \leftarrow count + 1
   end
   VSR[VRT+32]. dword[i] ← EXTZ64(count)
```

For each integer value i from 0 to 1, starting on the left, count the number of consecutive 0 bits in doubleword element i of VSR[VRA+32] corresponding to 1 bits in doubleword element i of VSR[VRB+32]. Place count in doubleword element i of VSR[VRT+32].

VSR[VRT+32]. dword[1]

Special Registers Altered:

None

src	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]	
sul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]	
0		64	
gister Data I	_ayout for vclzdm		
gister Data L	_ayout for vclzdm VSR[VRA+32]. dword[0]	VSR[VRA+32].dword[1]	

64

127

6.12.3 Vector Count Trailing Zeros Instructions

Vector Count Trailing Zeros Byte VX-form

vctzb VRT,VRB

4	VRT	28	VRB	1538	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15 n \leftarrow 0 do \ while \ n < 8 if \ VSR[VRB+32]. \ byte[i]. \ bit[7-n] = 0b1 \ then \ leave n \leftarrow n + 1 end VSR[VRT+32]. \ byte[i] \leftarrow CHOP8(EXTZ(n)) end
```

For each integer value i from 0 to 15, do the following. A count of the number of consecutive zero bits starting at bit 7 of byte element i of VSR[VRB+32] is placed into byte element i of VSR[VRT+32]. This number ranges from 0 to 8, inclusive.

Special Registers Altered:

None

Vector Count Trailing Zeros Halfword VX-form

vctzh VRT,VRB

4 VRT 29 VRB 1538
0 6 11 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
    n ← 0
    do while n < 16
        if VSR[VRB+32].hword[i].bit[15-n] = 0b1 then leave
        n ← n + 1
    end
    VSR[VRT+32].hword[i] ← CHOP16(EXTZ(n))
end</pre>
```

For each integer value i from 0 to 7, do the following. A count of the number of consecutive zero bits starting at bit 15 of halfword element i of VSR[VRB+32] is placed into halfword element i of VSR[VRT+32]. This number ranges from 0 to 16, inclusive.

Special Registers Altered:

None

Register Data Layout for vctzb .byte[3] byte[4] byte[5] byte[6] byte[7] byte[8] byte[10] . byte[11] . byte[12] . byte[13] byte[0] . byte[1] . byte[2] byte[15] . byte[0] . byte[2] | . byte[3] . byte[4] . byte[5] byte[6] . byte[7] byte[8] . byte[9] resul t . byte[1] . byte[10] . byte[11] . byte[12] . byte[13] . byte[14] . byte[15] 80 104 120 127 40 48 56 96

Register Data Layout for vctzh



Vector Count Trailing Zeros Word VX-form

vctzw VRT,VRB

4	VRT	30	VRB	1538
0	6	11	16	21 31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 3 n \leftarrow 0 do while n < 32 if VSR[VRB+32].word[i].bit[31-n] = 0b1 then leave <math display="block">n \leftarrow n+1 end VSR[VRT+32].word[i] \leftarrow CHOP32(EXTZ(n)) end
```

For each integer value i from 0 to 3, do the following. A count of the number of consecutive zero bits starting at bit 31 of word element i of VSR[VRB+32] is placed into word element i of VSR[VRT+32]. This number ranges from 0 to 32, inclusive.

Special Registers Altered:

Register	Data Layout for vctzw			
src	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Vector Count Trailing Zeros Doubleword VX-form

vctzd VRT,VRB

	4	VRT	31	VRB	1538	
0		6	11		21 3	1

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
    n ← 0
    do while n < 64
    if VSR[VRB+32].dword[i].bit[63-n] = 0b1 then leave
    n ← n + 1
    end
    VSR[VRT+32].dword[i] ← CHOP64(EXTZ(n))
end</pre>
```

For each integer value i from 0 to 1, do the following. A count of the number of consecutive zero bits starting at bit 63 of doubleword element i of VSR[VRB+32] is placed into doubleword element i of VSR[VRT+32]. This number ranges from 0 to 64, inclusive.

VSR[VRT+32]. dword[0]

Special Registers Altered:

None

resul t

Vector Count Trailing Zeros Doubleword under bit Mask VX-form

vctzdm VRT,VRA,VRB

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32]. dword[i] ← EXTZ64(count)

4	VRT	VRA	VRB	1988	
0	6	11	16	21	31

do i = 0 to 1
 count ← 0
 do j = 0 to 63
 if VSR[VRB+32].dword[i].bit[63-j]=1 then do
 if VSR[VRA+32].dword[i].bit[63-i]=1 then break
 count ← count + 1

For each integer value i from 0 to 1, starting on the right, count the number of consecutive 0 bits in doubleword element i of VSR[VRA+32] corresponding to 1 bits in doubleword element i of VSR[VRB+32]. Place count in doubleword element i of VSR[VRT+32].

VSR[VRT+32]. dword[1]

Special Registers Altered:

None

end

Register Data Layout for vctzd src VSR[VRB+32]. dword[0] VSR[VRB+32]. dword[1] resul t VSR[VRT+32]. dword[0] VSR[VRT+32]. dword[1] 0 64 127 Register Data Layout for vctzdm src1 VSR[VRA+32]. dword[0] VSR[VRA+32]. dword[1] src2 VSR[VRB+32]. dword[0] VSR[VRB+32]. dword[1]

64

127

6.12.4 Vector Count Leading/Trailing Zero LSB Instructions

Vector Count Leading Zero Least-Significant Bits Byte VX-form

Bits Byte VX-form vclzlsbb RT,VRB

4	RT	0	VRB	1538	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
count ← 0
do while count < 16
  if VSR[VRB+32].byte[count].bit[7]=1 break
  count ← count + 1
end
GPR[RT] ← EXTZ64(count)</pre>
```

Let count be the number of contiguous leading byte elements in VSR[VRB+32] having a zero least-significant bit.

count is placed into GPR[RT].

Special Registers Altered:

None

Vector Count Trailing Zero Least-Significant Bits Byte VX-form

vctzlsbb RT,VRB

4 RT 1 VRB 1538
0 6 11 16 21 31

if MSR. VEC=0 then Vector_Unavailable()

```
count ← 0
do while count < 16
   if VSR[VRB+32].byte[15-count].bit[7]=1 break
   count ← count + 1
end
GPR[RT] ← EXTZ64(count)</pre>
```

Let count be the number of contiguous trailing byte elements of VSR[VRB+32] having a zero least-significant bit.

count is placed into GPR[RT].

Special Registers Altered:

None

Register Data Layout for vclzlsbb & vctzlsbb . byte[2] .byte[3] . byte[5] .byte[6] byte[7] byte[8] . byte[9] src byte[1] . byte[4] . byte[10] . byte[11] . byte[12] . byte[13] GPR[RT] resul t 24 32 48 40 64 72 80 88 96 104 112 120 127

6.12.5 Vector Bit Insert/Extract Instructions

Vector Parallel Bits Deposit Doubleword VX-form

```
vpdepd
                         VRT, VRA, VRB
                  VRT
                              VRA
                                          VRB
                                                             1485
                                                                            31
  if MSR.VEC=0 then Vector_Unavailable()
  do i = 0 to 1
      VSR[VRT+32].dword[i] \leftarrow 0
     m \leftarrow 0
     k\,\leftarrow\,0
      do while(m < 64)
         if VSR[VRB+32]. dword[i]. bit[63-m]=1 then do
             result \leftarrow VSR[VRA+32]. dword[i]. bit[63-k]
             VSR[VRT+32]. dword[i]. bit[63-m] \leftarrow result
             k \leftarrow k + 1
         end
         m \leftarrow m + 1
      end
  end
```

For each integer value i from 0 to 1, do the following. Let n be the number of bits in doubleword element i of VSR[VRB+32] that contain a 1.

The contents of the rightmost n bits of doubleword element i of VSR[VRA+32] are placed into doubleword element i of VSR[VRT+32] under

control of the mask in doubleword element i of VSR[VRB+32] as follows.

- The contents of bit 63 of doubleword element i of VSR[VRA+32] are placed into the bit in doubleword element i of VSR[VRT+32] corresponding to the rightmost bit in doubleword element i of VSR[VRB+32] that contains a 1 (if any),
- the contents of bit 62 of doubleword element i
 of VSR[VRA+32] are placed into the bit in
 doubleword element i of VSR[VRT+32]
 corresponding to the second rightmost bit in
 doubleword element i of VSR[VRB+32] that
 contains a 1 (if any), and so forth until
- the contents of bit 64-n of doubleword element i of VSR[VRA+32] are placed into the bit in doubleword element i of VSR[VRT+32] corresponding to the leftmost bit in doubleword element i of VSR[VRB+32] that contains a 1 (if any).

The contents of bits in doubleword element i of VSR[VRT+32] corresponding to bits in doubleword element i of VSR[VRB+32] that contain a 0 are set to 0.

Special Registers Altered:

Register Data L	ayout for vpdepd	
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32]. dword[1]
0		64 1.

Vector Parallel Bits Extract Doubleword VX-form

vpextd VRT,VRA,VRB

4	VRT	VRA	VRB	1421						
0	6	11	16	21	31					
if MSR.VEC	if MSR.VEC=0 then Vector_Unavailable()									
do i = 0 t	o 1									
resul t	← 0									
$m \leftarrow 0$										
$k \leftarrow 0$										
do while(m < 64)										
if VSR[VRB+32].dword[i].bit[63-m]=1 then do										
result.bit[63-k] \leftarrow VSR[VRA+32].dword[i].bit[63-m]										

end VSR[VRT+32].dword[i] ← result

 $k \leftarrow k + 1$

end $m \leftarrow m + 1$

For each integer value i from 0 to 1, do the following. Starting from the right, for each bit in doubleword element i of VSR[VRB+32] that is equal to 1, place the contents of the corresponding bit in doubleword element i of VSR[VRA+32] into the rightmost unoccupied bit of doubleword element i of VSR[VRT+32]. Any bits in doubleword element i of VSR[VRT+32] to the left of the most-significant bit copied are set to 0.

Special Registers Altered:

None

Register Data Layout for vpextd

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32]. dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
	0	64 127

6.12.6 Vector Centrifuge Instruction

Vector Centrifuge Doubleword VX-form

vcfuged VRT, VRA, VRB

4	VRT	VRA	VRB	1357	٦
0	6	11	16	21 3	31

```
if MSR. VEC=0 then Vector_Unavailable()
do i = 0 to 1
   ptr0 \leftarrow 0
   ptr1 \leftarrow 0
   do j = 0 to 63
      if VSR[VRB+32]. dword[i].bit[j]=0b0 then do
          result.bit[ptr0] \leftarrow VSR[VRA+32].dword[i].bit[j]
          ptr0 ← ptr0 + 1
      if VSR[VRB+32]. dword[i]. bit[63-j]=1 then do
          result. bit[63-ptr1] \leftarrow VSR[VRA+32]. dword[i]. bit[63-j]
          ptr1 ← ptr1 + 1
      end
   VSR[VRT+32].dword[i] ← result
```

For each doubleword element i of VSR[VRA+32], the bits whose corresponding bits in the mask in doubleword element i of VSR[VRB+32] equal 1 are placed in the rightmost bits in doubleword element i of VSR[VRT+32], maintaining their original relative order. The other bits in doubleword element i of VSR[VRA+32] are placed in the leftmost bits in doubleword element i of VSR[VRT+32], maintaining their original relative order.

Special Registers Altered:

None

Register Data Layout for vcfuged

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32]. dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
0		64 127

6.12.7 Vector Population Count Instructions

Vector Population Count Byte VX-form

vpopcntb VRT,VRB

l	4	VRT	///	VRB	1795	
	0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 15
$$n \leftarrow 0$$

$$do j = 0 to 7$$

$$n \leftarrow n + VSR[VRB+32].byte[i].bit[j]$$
 end
$$VSR[VRT+32].byte[i] \leftarrow n$$
 end

For each integer value i from 0 to 15, do the following. A count of the number of bits set to 1 in byte element i of VSR[VRB+32] is placed into byte element i of VSR[VRT+32]. This number ranges from 0 to 8, inclusive.

Special Registers Altered:

None

Vector Population Count Halfword VX-form

vpopcnth VRT,VRB

4	VRT	///	VRB	1859	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7
    n ← 0
    do j = 0 to 15
        n ← n + VSR[VRB+32].hword[i].bit[j]
    end
    VSR[VRT+32].hword[i] ← n
end
```

For each integer value i from 0 to 7, do the following. A count of the number of bits set to 1 in halfword element i of VSR[VRB+32] is placed into halfword element i of VSR[VRT+32]. This number ranges from 0 to 16, inclusive.


Special Registers Altered:

None

Register Data Layout for vpopcntb

src	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	. byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vpopcnth



Vector Population Count Word VX-form

vpopcntw VRT,VRB

4	VRT	///	VRB	1923
0	6	11	16	21 3

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
  n ← 0
  do j = 0 to 31
      n ← n + VSR[VRB+32].word[i].bit[j]
  end
  VSR[VRT+32].word[i] ← n
end
```

For each integer value i from 0 to 3, do the following.

A count of the number of bits set to 1 in word element i of VSR[VRB+32] is placed into word element i of VSR[VRT+32]. This number ranges from 0 to 32, inclusive.

Special Registers Altered:

None

Vector Population Count Doubleword VX-form

vpopcntd VRT,VRB

4	VRT	///	VRB	1987	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:condition} \begin{array}{l} \text{do } i = 0 \text{ to } 1 \\ n \leftarrow 0 \\ \text{do } j = 0 \text{ to } 63 \\ n \leftarrow n + \text{VSR[VRB+32].dword[i].bit[j]} \\ \text{end} \\ \text{VSR[VRT+32].dword[i]} \leftarrow n \end{array}
```

For each integer value i from 0 to 1, do the following.

A count of the number of bits set to 1 in doubleword element i of VSR[VRB+32] is placed into doubleword element i of VSR[VRT+32]. This number ranges from 0 to 64, inclusive.

Special Registers Altered:

None

Register Data Layout for vpopcntw

src	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
	0	32	64	96 127

Register Data Layout for vpopcntd

src	VSR[VRB+32].dword[0]	VSR[VRB+32]. dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
	0	64

6.12.8 Vector Parity Byte Instructions

Vector Parity Byte Word VX-form

vprtybw VRT, VRB

4	VRT	8	VRB	1538	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
$$s \leftarrow 0$$
 do j = 0 to 3
$$s \leftarrow s \wedge VSR[VRB+32].word[i].byte[j].bit[7]$$
 end
$$VSR[VRT+32].word[i] \leftarrow CHOP32(EXTZ(s))$$
 end

For each integer value i from 0 to 3, do the following If the sum of the least significant bit in each byte sub-element of word element i of VSR[VRB+32] is odd, the value 1 is placed into word element i of VSR[VRT+32]; otherwise the value 0 is placed into word element i of VSR[VRT+32].

Special Registers Altered:

None

Vector Parity Byte Doubleword VX-form

vprtybd VRT, VRB

4	VRT	9	VRB	1538	
0	6	11	16	21 :	31

if MSR. VEC=0 then Vector_Unavailable()

$$\begin{array}{l} \text{do i = 0 to 1} \\ \text{s} \leftarrow \text{0} \\ \text{do j = 0 to 7} \\ \text{s} \leftarrow \text{s ^ VSR[VRB+32]. dword[i]. byte[j]. bit[7]} \\ \text{end} \\ \text{VSR[VRT+32]. dword[i]} \leftarrow \text{CHOP64(EXTZ(s))} \\ \end{array}$$

For each integer value i from 0 to 1, do the following If the sum of the least significant bit in each byte sub-element of doubleword element i of VSR[VRB+32] is odd, the value 1 is placed into doubleword element i of VSR[VRT+32]; otherwise the value 0 is placed into doubleword element i of VSR[VRT+32].

Special Registers Altered:

None

Register	Register Data Layout for vprtybw								
src1	VSR[VRA+32].word[0]	VSR[VRA+32].word[1]	VSR[VRA+32].word[2]	VSR[VRA+32].word[3]					
src2	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]					
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]					
	0	32	64	96 127					

Register Data Layout for vprtybd

src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
	0	64 127

Vector Parity Byte Quadword VX-form

vprtybq VRT,VRB

4	VRT	10	VRB	1538	٦
0	6	11	16	21 3	31

if MSR. VEC=0 then Vector_Unavailable()


$$s \leftarrow 0$$

do j = 0 to 15
 $s \leftarrow s \land VSR[VRB+32].byte[j].bit[7]$
end

 $VSR[VRT+32] \leftarrow CHOP128(EXTZ(s))$

If the sum of the least significant bit in each byte element of VSR[VRB+32] is odd, the value 1 is placed into VSR[VRT+32]; otherwise the value 0 is placed into VSR[VRT+32].

Special Registers Altered:



6.12.9 Vector Bit Permute Instructions

Vector Bit Permute Doubleword VX-form

vbpermd VRT,VRA,VRB

4	VRT	VRA	VRB	1484
0	6	11	16	21 3

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
    do j = 0 to 7
        index ← VSR[VRB+32].dword[i].byte[j]
        if index < 64 then
            perm.bit[j] ← VSR[VRA+32].dword[i].bit[index]
        el se
            perm.bit[j] ← 0
        end
        VSR[VRT+32].dword[i] ← EXTZ64(perm)
end</pre>
```

For each integer value i from 0 to 1, and for each integer value j from 0 to 7, do the following.

Let i ndex be the contents of byte sub-element j of doubleword element i of VSR[VRB+32].

If index is less than 64, then the contents of bit index of doubleword i of VSR[VRA+32] are placed into bit 56+j of doubleword element i of VSR[VRT+32]. Otherwise, bit 56+j of doubleword element i of VSR[VRT+32] is set to 0.

The contents of bits 0:55 of doubleword element i of VSR[VRT+32] are set to 0.

Special Registers Altered:

Register Data L	ayout for vbpermd	
src1	VSR[VRA+32].dword[0]	VSR[VRA+32].dword[1]
src2	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
0		64 127

Vector Bit Permute Quadword VX-form

vbpermq VRT,VRA,VRB

4	VRT	VRA	VRB	1356	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15

index ← VSR[VRB+32].byte[i]

if index < 128 then

perm.bit[i] ← VSR[VRA+32].bit[index]

else

perm.bit[i] ← 0

end

VSR[VRT+32].dword[0] ← CHOP64(EXTZ(perm))

VSR[VRT+32].dword[1] ← 0x0000_0000_0000_0000
```

For each integer value i from 0 to 15, do the following.


Let index be the contents of byte element i of VSR[VRB+32].

If i ndex is less than 128, then the contents of bit i ndex of VSR[VRA+32] are placed into bit 48+i of doubleword element i of VSR[VRT+32]. Otherwise, bit 48+i of doubleword element i of VSR[VRT+32] is set to 0.

The contents of bits 0: 47 of VSR[VRT+32] are set to 0. The contents of bits 64: 127 of VSR[VRT+32] are set to 0.

Special Registers Altered:

None



- Programming Note

The fact that the permuted bit is 0 if the corresponding index value exceeds 127 permits the permuted bits to be selected from a 256-bit quantity, using a single index register. For example, assume that the 256-bit quantity 0, from which the permuted bits are to be selected, is in registers v2 (high-order 128 bits of 0) and v3 (low-order 128 bits of 0), that the index values are in register v1, with each byte of v1 containing a value in the range 0:255, and that each byte of register v4 contains the value 128. The following code sequence selects eight permuted bits from 0 and places them into the low-order byte of v6.

```
vbpermq v6, v1, v2  # select from high-order half of Q vxor v0, v1, v4  # adjust index values vbpermq v5, v0, v3  # select from low-order half of Q vor v6, v6, v5  # merge the two selections
```

6.13 Vector Mask Manipulation Instructions

6.13.1 Vector Mask Move Instructions

The Vector Mask Move instructions support creating a field mask in a VSR from a bit mask specified either in a GPR or as an immediate operand.

Move to VSR Byte Mask VX-form

mtvsrbm VRT,RB

4 VRT 16 RB 1602
0 6 11 16 21 31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 15  
if GPR[RB]. bit[48+i]=0 then  
VSR[VRT+32]. byte[i] \leftarrow 0x00 else  
VSR[VRT+32]. byte[i] \leftarrow 0xFF end
```

Let bm be the contents of bits 48:63 of GPR[RB].

For each integer value i from 0 to 15, do the following. The contents of byte element i of VSR[VRT+32] is set to all 0s if bit i of bm is equal to 0.

The contents of byte element i of VSR[VRT+32] is set to all 1s if bit i of bm is equal to 1.

Special Registers Altered:

None

Move to VSR Halfword Mask VX-form

mtvsrhm VRT,RB

4	VRT	17	RB	1602	
0	6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7  \label{eq:constraint} \begin{array}{ll} \mbox{do } i = 0 \mbox{ to 7} \\ \mbox{if GPR[RB].bit[56+i]=0 then} \\ \mbox{VSR[VRT+32].hword[i]} \leftarrow \mbox{0x0000} \\ \mbox{el se} \\ \mbox{VSR[VRT+32].hword[i]} \leftarrow \mbox{0xFFFF} \\ \mbox{end} \end{array}
```

Let bm be the contents of bits 56:63 of GPR[RB].


For each integer value i from 0 to 7, do the following. The contents of halfword element i of VSR[VRT+32] is set to all 0s if bit i of bm is equal to 0.

The contents of halfword element i of VSR[VRT+32] is set to all 1s if bit i of bm is equal to 1.


Special Registers Altered:

None

Register Data Layout for mtvsrbm



Register Data Layout for mtvsrhm



Move to VSR Word Mask VX-form

VRT,RB mtvsrwm

4	VRT	18	RB	1602
0	6	11	16	21 3

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3
   if GPR[RB]. bit[60+i]=0 then
       VSR[VRT+32]. word[i] \leftarrow 0x0000\_0000
       VSR[VRT+32].word[i] \leftarrow 0xFFFF_FFFF
end
```

Let bm be the contents of bits 60:63 of GPR[RB].

For each integer value i from 0 to 3, do the following. The contents of word element i of VSR[VRT+32] is set to all 0s if bit i of bm is equal to 0.

The contents of word element i of VSR[VRT+32] is set to all 1s if bit i of bm is equal to 1.

Special Registers Altered:

None

Move to VSR Doubleword Mask VX-form

VRT,RB mtvsrdm

4	VRT	19	RB	1602	٦
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 1
   if GPR[RB]. bit[62+i]=0 then
      VSR[VRT+32].dword[i] \leftarrow 0x0000_0000_0000_0000
      VSR[VRT+32]. dword[i] \leftarrow 0xFFFF_FFFF_FFFF
```

Let bm be the contents of bits 62:63 of GPR[RB].


For each integer value i from 0 to 1, do the following. The contents of doubleword element i of VSR[VRT+32] is set to all 0s if bit i of bm is equal to

The contents of doubleword element i of VSR[VRT+32] is set to all 1s if bit i of bm is equal to


Special Registers Altered:

None

Register Data Layout for mtvsrwm



Register Data Layout for mtvsrdm



Move to VSR Quadword Mask VX-form

 mtvsrqm
 VRT,RB

 4
 VRT
 20
 RB
 1602

4 VRT 20 RB 1602 0 6 11 16 21 31

if MSR. VEC=0 then Vector_Unavailable()

if GPR[RB].bit[63]=0 then
 VSR[VRT+32] ← 0x0000_0000_0000_0000_0000_0000
el se
 VSR[VRT+32] ← 0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF

Let bm be the contents of bits 63 of GPR[RB].

The contents of VSR[VRT+32] is set to all 0s if bm is equal to 0.

The contents of VSR[VRT+32] is set to all 1s if bm is equal to 1.

Special Registers Altered:

None

Move To VSR Byte Mask Immediate DX-form

mtvsrbmi VRT,bm

4	VRT	b1	b0	10	b2
0	6	11	16	26	31

if MSR. VEC=0 then Vector_Unavailable()

```
\begin{array}{lll} \text{bm. bi } t[0:9] & \leftarrow \text{b0} \\ \text{bm. bi } t[10:14] & \leftarrow \text{b1} \\ \text{bm. bi } t[15] & \leftarrow \text{b2} \\ \text{do } i = 0 \text{ to } 15 \\ & \text{if } \text{bm. bi } t[i] = 0 \text{ then} \\ & \text{VSR[VRT+32]. byte[i]} \leftarrow \text{0x00} \\ \text{el se} \\ & \text{VSR[VRT+32]. byte[i]} \leftarrow \text{0xFF} \\ \text{end} \end{array}
```

Let bm be the concatenation of b0, b1 and b2.


For each integer value i from 0 to 15, do the following. The contents of byte element i of VSR[VRT+32] is set to all 0s if bit i of bm is equal to 0.

The contents of byte element i of VSR[VRT+32] is set to all 1s if bit i of bm is equal to 1.


Special Registers Altered:

None

Register Data Layout for mtvsrqm



Register Data Layout for mtvsrbmi



6.13.2 Vector Expand Mask Instructions

The *Vector Expand Mask* instructions support creating a field mask by replicating the contents of bit 0 of each element in the source VSR to all bits in the corresponding element in the target VSR.

Vector Expand Byte Mask VX-form

vexpandbm VRT,VRB

4	VRT	0	VRB	1602	
0	6	11	16	21 3	31

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 15  \label{eq:constraint} $$ if VSR[VRB+32].byte[i].bit[0]=1 then $$ VSR[VRT+32].byte[i] \leftarrow 0xFF $$ end $$ VSR[VRT+32].byte[i] \leftarrow 0x00 $$ end $$ $$
```

For each integer value i from 0 to 15, do the following. Let bmi be the contents of bit 0 of byte element i of VSR[VRB+32].

The contents of byte element i of VSR[VRT+32] are set to all 0s if bmi is equal to 0.

The contents of byte element i of VSR[VRT+32] are set to all 1s if bmi is equal to 1.

Special Registers Altered:

None

Vector Expand Halfword Mask VX-form

vexpandhm VRT,VRB

4	VRT	1	VRB	1602	1
0	6	11	16	21 3	1

if MSR. VEC=0 then Vector_Unavailable()

```
do i = 0 to 7  \label{eq:constraint} $$ if VSR[VRB+32].hword[i].bit[0]=1 then $$ VSR[VRT+32].hword[i] \leftarrow 0xFFFF $$ else $$ VSR[VRT+32].hword[i] \leftarrow 0x0000 $$ end $$ $$
```

For each integer value i from 0 to 7, do the following. Let bmi be the contents of bit 0 of halfword element i of VSR[VRB+32],

The contents of halfword element i of VSR[VRT+32] are set to all 0s if bmi is equal to 0.

The contents of halfword element i of VSR[VRT+32] are set to all 1s if bmi is equal to 1.


Special Registers Altered:

None

Register Data Layout for vexpandbm

src	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
resul t	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	. byte[6]	.byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

Register Data Layout for vexpandhm



Vector Expand Word Mask VX-form

vexpandwm VRT,VRB

4	VRT	2	VRB	1602
0	6	11	16	21 3

if MSR.VEC=0 then Vector_Unavailable()

```
do i = 0 to 3  \label{eq:condition} \begin{tabular}{ll} do i = 0 to 3 \\ if VSR[VRB+32].word[i].bit[0]=1 then \\ VSR[VRT+32].word[i] \leftarrow 0xFFFF_FFFF \\ else \\ VSR[VRT+32].word[i] \leftarrow 0x0000\_0000 \\ \end{tabular}
```

For each integer value i from 0 to 3, do the following. Let bmi be the contents of bit 0 of word element i of VSR[VRB+32].

The contents of word element i of VSR[VRT+32] are set to all 0s if bmi is equal to 0.

The contents of word element i of VSR[VRT+32] are set to all 1s if bmi is equal to 1.

Special Registers Altered:

None

Vector Expand Doubleword Mask VX-form

vexpanddm VRT,VRB

4	VRT	3	VRB	1602	٦
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

```
\label{eq:control_decomposition} \begin{array}{ll} \mbox{do } i = 0 \mbox{ to } 1 \\ \mbox{ if } \mbox{VSR[VRB+32]. dword[i].bit[0]=1 then} \\ \mbox{ VSR[VRT+32]. dword[i]} \leftarrow \mbox{ 0xFFFF\_FFFF\_FFFF} \\ \mbox{ el se} \\ \mbox{ VSR[VRT+32]. dword[i]} \leftarrow \mbox{ 0x0000\_0000\_0000\_0000} \\ \mbox{ } \end{array}
```

For each integer value i from 0 to 1, do the following. Let bmi be the contents of bit 0 of doubleword element i of VSR[VRB+32],

The contents of doubleword element i or VSR[VRT+32] are set to all 0s if bmi is equal to 0.

The contents of doubleword element i of VSR[VRT+32] are set to all 1s if bmi is equal to 1.

Special Registers Altered:

None

Register Data Layout for vexpandwm

src	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]
resul t	VSR[VRT+32].word[0]	VSR[VRT+32].word[1]	VSR[VRT+32].word[2]	VSR[VRT+32].word[3]
Ţ	0	32	64	96 127

Register Data Layout for vexpanddm

src	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
resul t	VSR[VRT+32].dword[0]	VSR[VRT+32].dword[1]
Ī	0	64 127

Vector Expand Quadword Mask VX-form

vexpandqm VRT,VRB

4	VRT	4	VRB	1602	1
0	6	11	16	21 3 ⁴	i

if MSR. VEC=0 then Vector_Unavailable()

Let bmi be the contents of bit 0 of VSR[VRB+32].


The contents of VSR[VRT+32] are set to all 0s if bmi is equal to 0.

The contents of VSR[VRT+32] are set to all 1s if bmi is equal to 1.

Special Registers Altered:

None


Register Data Layout for vexpandqm



6.13.3 Vector Count Mask Bits Instructions

The Vector Count Mask Bits instructions count the number of true (or false) mask bits (bit 0 of each element) in a VSR and place the count in the leftmost byte of a GPR (i.e., can be used by Load VSX Vector with Length and Store Vector with Length).

Vector Count Mask Bits Byte VX-form



if MSR. VEC=0 then Vector_Unavailable()

```
 \begin{array}{lll} count &= 0 \\ do & i &= 0 \\ to & 15 \\ & count \leftarrow count \\ + & EXTZ8(VSR[VRB+32]. \\ byte[i]. \\ bit[0]=MP) \\ end \\ \\ GPR[RT] \leftarrow count \\ << 56 \\ \end{array}
```

The number of byte elements having bit 0 set to the value MP in VSR[VRB+32] is placed into bits 0:7 of GPR[RT]. Bits 8:63 of GPR[RT] are set to 0.

Special Registers Altered:

None

Vector Count Mask Bits Halfword VX-form

vcntmbh	F	RT,VRB,N	ИF)			
4	RT	13	MP	VRB		1602	
0	6	11	15	16	21		31


if MSR. VEC=0 then Vector_Unavailable()

The number of halfword elements having bit 0 set to the value MP in VSR[VRB+32] is placed into bits 0:6 of GPR[RT]. Bits 7:63 of GPR[RT] are set to 0.


Special Registers Altered:

None

Register Data Layout for vcntmbb



Register Data Layout for vcntmbh



Vector Count Mask Bits Word VX-form

vcntmbw RT,VRB,MP

4 RT 14 MP VRB 1602
0 6 11 15 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

 $\label{eq:count} \begin{array}{lll} \text{count} = 0 & \\ \text{do } i = 0 \text{ to } 3 & \\ \text{count} \leftarrow \text{count} + \text{EXTZ64(VSR[VRB+32].word[i].bit[0]=MP)} \\ \text{end} & \\ \end{array}$

The number of word elements having bit 0 set to the value MP in VSR[VRB+32] is placed into bits 0:5 of GPR[RT]. Bits 6:63 of GPR[RT] are set to 0.

Special Registers Altered:

 $GPR[RT] \leftarrow count << 58$

None

Vector Count Mask Bits Doubleword VX-form

vcntmbd RT,VRB,MP

4 RT 15 MP VRB 1602
0 6 11 1516 21 31

if MSR.VEC=0 then Vector_Unavailable()


 $\mathsf{GPR}[\mathsf{RT}] \; \leftarrow \; \mathsf{count} \; << \; \mathsf{59}$

The number of doubleword elements having bit 0 set to the value MP in VSR[VRB+32] is placed into bits 0:4 of GPR[RT]. Bits 5:63 of GPR[RT] are set to 0.

Special Registers Altered:

None

Register Data Layout for vcntmbw



Register Data Layout for vcntmbd



6.13.4 Vector Extract Mask Instructions

The Vector Extract Mask instructions extracts bit 0 of each element from a VSR into a GPR.

Vector Extract Byte Mask VX-form

vextractbm

RT, VRB

	4	RT	8	VRB	1602	
0		6	11	16	21	31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 15
$$\label{eq:GPR_RT_spin} \text{GPR[RT].} \ bi \ t[48+i\] \ \leftarrow \ \text{VSR[VRB+32].} \ by te[i\]. \ bi \ t[0]$$
 end

GPR[RT]. bi $t[0:47] \leftarrow 0$

The contents of bit 0 of each byte element of VSR[VRB+32] are concatenated and placed into bits 48:63 of GPR[RT]. Bits 0:47 of GPR[RT] are set to 0.

Special Registers Altered:

None

Vector Extract Halfword Mask VX-form

vextracthm

RT,VRB

4	RT	9	VRB	1602
0	6	11	16	21 31

if MSR. VEC=0 then Vector_Unavailable()

do i = 0 to 7
$$\label{eq:gpr} \mathsf{GPR[RT].\,bi\,t[56+i\,]} \,\leftarrow\, \mathsf{VSR[VRB+32].\,hword[i\,].\,bi\,t[0]}$$
 end

GPR[RT]. bi $t[0:55] \leftarrow 0$

The contents of bit 0 of each halfword element of VSR[VRB+32] are concatenated and placed into bits 56:63 of GPR[RT]. Bits 0:55 of GPR[RT] are set to 0.


Special Registers Altered:

None

Register Data Layout for vextractbm



Register Data Layout for vextracthm



Vector Extract Word Mask VX-form

vextractwm RT,VRB 4 RT 10 VRB 1602 0 6 11 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 3
$$\label{eq:GPR[RT].bit[60+i]} \mathsf{CPR[VRB+32].word[i].bit[0]}$$
 end

GPR[RT]. bi $t[0:59] \leftarrow 0$

The contents of bit 0 of each word element of VSR[VRB+32] are concatenated and placed into bits 60:63 of GPR[RT]. Bits 0:59 of GPR[RT] are set to 0.

Special Registers Altered:

None

Vector Extract Doubleword Mask VX-form

 vextractdm
 RT,VRB

 4
 RT
 11
 VRB
 1602

 0
 6
 I1
 16
 21
 31

if MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 1
$$\label{eq:GPR_RT_spin} \text{GPR[RT].bit[62+i]} \leftarrow \text{VSR[VRB+32].dword[i].bit[0]} \\ \text{end}$$


GPR[RT]. bi $t[0:61] \leftarrow 0$

The contents of bit 0 of each doubleword element of VSR[VRB+32] are concatenated and placed into bits 62:63 of GPR[RT]. Bits 0:61 of GPR[RT] are set to 0.


Special Registers Altered:

None

Register Data Layout for vextractwm



Register Data Layout for vextractdm



Vector Extract Quadword Mask VX-form

 vextractqm
 RT,VRB

 4
 RT
 12
 VRB
 1602

 0
 6
 11
 16
 21
 31

if MSR.VEC=0 then Vector_Unavailable()


 $GPR[RT] \leftarrow EXTZ64(VSR[VRB+32]. bi t[0])$

The contents of bit 0 of VSR[VRB+32] are placed into bit 63 of GPR[RT]. Bits 0:62 of GPR[RT] are set to 0.

Special Registers Altered:

None

Register Data Layout for vextractqm




vstribl

6.14 Vector String Instructions

6.14.1 Vector String Isolate Instructions

Vector String Isolate Byte Right-justified VX-form



From right-to-left, the contents of each byte element of VSR[VRB+32] are placed into the corresponding byte element in VSR[VRT+32]. If a byte element in VSR[VRB+32] is found to contain 0, the corresponding byte element and all byte elements to the left of that byte element in VSR[VRT+32] are set to 0.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector String Isolate Byte Left-justified VX-form

VRT, VRB

vstribl.	bl. VRT,VRB					(Rc=1)			
4	VRT	0	VRB	Rc	13				
0	6	11	16	21 22		31			
if MSR.VEC=O then Vector_Unavailable()									
null_found \leftarrow 0									
<pre>while(!null_found) do i = 0 to 15 null_found ← (VSR[VRB+32].byte[i]=0) VSR[VRT+32].byte[i] ← VSR[VRB+32].byte[i] end</pre>									
do j = i t VSR[VRT end									
if Rc=1 th	en								

(Rc=0)

From left-to-right, the contents of each byte element of VSR[VRB+32] are placed into the corresponding byte element in VSR[VRT+32]. If a byte element in VSR[VRB+32] is found to contain 0, the corresponding byte element and all byte elements to the right of that byte element in VSR[VRT+32] are set to 0.

CR. field[6] \leftarrow 0b00 || null_found || 0b0

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vstribr[.] & vstribl[.]

resul t .byte[0] .byte[1] .byte[2] .byte[3] .byte[4] .byte[5] .byte[6] .byte[7] .byte[8] .byte[9] .byte[9] .byte[10] .byte[11] .byte[12] .byte[13] .byte[14] .byte[14] .byte[15] .byte[16] .byte[1	src	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	resul t	.byte[0]	.byte[1]	.byte[2]	.byte[3]												. byte[15]

Vector String Isolate Halfword Right-justified VX-form

vstrihr VRT, VRB (Rc=0)VRT, VRB (Rc=1)vstrihr. **VRT** 3 **VRB** 13 31 if MSR. VEC=0 then Vector_Unavailable() $null_found \leftarrow 0$ while(!null_found) do i = 0 to 7 $null_found \leftarrow (VSR[VRB+32].hword[7-i] = 0)$ $VSR[VRT+32]. hword[7-i] \leftarrow VSR[VRB+32]. hword[7-i]$ do j = i to 7 VSR[VRT+32]. hword[7-j] \leftarrow 0 if Rc=1 then CR. field[6] \leftarrow 0b00 || null_found || 0b0

From right-to-left, the contents of each halfword element of VSR[VRB+32] are placed into the corresponding halfword element in VSR[VRT+32]. If a halfword element in VSR[VRB+32] is found to contain 0, the corresponding halfword element and all halfword elements to the left of that halfword element in VSR[VRT+32] are set to 0.

Special Registers Altered:

CR field 6 (if Rc=1)

Vector String Isolate Halfword Left-justified VX-form

vstrihl VRT, VRB (Rc=0)vstrihl. VRT, VRB (Rc=1)**VRT** 2 **VRB** 13 31 if MSR. VEC=0 then Vector_Unavailable() $null_found \leftarrow 0$ while(!null_found) do i = 0 to 7 $null_found \leftarrow (VSR[VRB+32].hword[i] = 0)$ VSR[VRT+32]. hword[i] $\leftarrow VSR[VRB+32]$. hword[i]

 $\begin{array}{l} \text{VSR[VRI+32]. hword[i]} \leftarrow \text{VSR[VRB+32]. hword[i]} \\ \text{end} \\ \\ \text{do } j = i \text{ to } 7 \\ \\ \text{VSR[VRT+32]. hword[j]} \leftarrow 0 \\ \\ \text{end} \\ \\ \text{if } \text{Rc=1 then} \\ \end{array}$

CR. field[6] \leftarrow 0b00 || null_found || 0b0

From left-to-right, the contents of each halfword element of VSR[VRB+32] are placed into the corresponding halfword element in VSR[VRT+32]. If a halfword element in VSR[VRB+32] is found to contain 0, the corresponding halfword element and all halfword elements to the right of that halfword element in VSR[VRT+32] are set to 0.

Special Registers Altered:

CR field 6 (if Rc=1)

Register Data Layout for vstrihr[.] & vstrihl[.]

src	VSR[VRB+32].hword[0]	VSR[VRB+32].hword[1]	VSR[VRB+32].hword[2]	VSR[VRB+32].hword[3]	VSR[VRB+32].hword[4]	VSR[VRB+32].hword[5]	VSR[VRB+32].hword[6]	VSR[VRB+32]. hword[7]
resul t	VSR[VRT+32].hword[0]	VSR[VRT+32].hword[1]	VSR[VRT+32].hword[2]	VSR[VRT+32].hword[3]	VSR[VRT+32].hword[4]	VSR[VRT+32]. hword[5]	VSR[VRT+32].hword[6]	VSR[VRT+32]. hword[7]
	0	16	32	48	64	80	96	112 127

6.14.2 Vector Clear Bytes Instructions

Vector Clear Leftmost Bytes VX-form

vclrlb VRT, VRA, RB **VRT VRA** RB 397 31 if MSR.VEC=0 then Vector_Unavailable() $N \leftarrow (GPR[RB] > 15)$? 16: GPR[RB]do i = 0 to N-1 $VSR[VRT+32]. byte[15-i] \leftarrow VSR[VRA+32]. byte[15-i]$ do i = N to 15 VSR[VRT+32]. byte[15-i] \leftarrow 0x00

Let N be the integer value in GPR[RB], or the integer value 16 if the integer value in GPR[RB] is greater than

The contents of VSR[VRA+32] are placed into VSR[VRT+32] with the leftmost 16-N bytes of VSR[VRT+32]

Special Registers Altered

None

Vector Clear Rightmost Bytes VX-form

vclrrb VRT,VRA,RB										
4 VRT VRA RB 461										
0 6 11 16 21 3 3 4 5 5 6 6 6 6 7 6 7 7 7 7										
N ← (GPR[RB] > 15) ? 16: GPR[RB]										
<pre>do i = 0 to N-1 VSR[VRT+32].byte[i] ← VSR[VRA+32].byte[i] end</pre>										
do i = ! VSR[\ end	N to 15 /RT+32].byte[i] ← 0x00								


Let N be the integer value in GPR[RB], or the integer value 16 if the integer value in GPR[RB] is greater than 15.

The contents of VSR[VRA+32] are placed into VSR[VRT+32] with the rightmost 16-N bytes of VSR[VRT+32] set to 0.

Special Registers Altered

None

Register Data Layout for vclrlb & vclrrb



6.15 Decimal Integer Instructions

A *valid encoding* of a packed decimal integer value requires the following properties.

- Each of the 31 4-bit digits of the operand's magnitude (bits 0:123) must be in the range 0-9.
- The sign code (bits 124:127) must be in the range 10-15.

Source operands with sign codes of 0b1010, 0b1100, 0b1110, and 0b1111 are interpreted as positive values.

Source operands with sign codes of 0b1011 and 0b1101 are interpreted as negative values.

Positive and zero results are encoded with a either sign code of 0b1100 or 0b1111, depending on the preferred sign (indicated as an immediate operand).

Negative results are encoded with a sign code of 0b1101.

6.15.1 Decimal Integer Arithmetic Instructions

The Decimal Integer Arithmetic instructions operate on decimal integer values only in signed packed decimal format. Signed packed decimal format consists of 31 4-bit base-10 digits of magnitude and a trailing 4-bit

sign code. Operations are performed as sign-magnitude, and produce a decimal result placed in a VSR (i.e., **bcdadd**, **bcdsub**).

Decimal Add Modulo VX-form

bcdadd.

VRT, VRA, VRB, PS

4	VRT	VRA	VRB	1 PS	1
0	6	11	16	21 22	23 31

if MSR. VEC=0 then Vector_Unavailable()

 $VSR[VRT+32] \leftarrow bcd_ADD(VSR[VRA+32], VSR[VRB+32], PS)$

CR. bi $t[56] \leftarrow i \, nv_fl \, ag ? \, 0b0 : l \, t_fl \, ag$ CR. bi $t[57] \leftarrow i \, nv_fl \, ag ? \, 0b0 : gt_fl \, ag$ CR. bi $t[58] \leftarrow i \, nv_fl \, ag ? \, 0b0 : eq_fl \, ag$ CR. bi $t[59] \leftarrow ox_fl \, ag \mid i \, nv_fl \, ag$

Let src1 be the decimal integer value in VSR[VRA+32]. Let src2 be the decimal integer value in VSR[VRB+32].

src1 is added to src2.

If the unbounded result is equal to zero, do the following.

If PS=0, the sign code of the result is set to 0b1100. If PS=1, the sign code of the result is set to 0b1111.

CR field 6 is set to 0b0010.

If the unbounded result is greater than zero, do the following.

If PS=0, the sign code of the result is set to 0b1100. If PS=1, the sign code of the result is set to 0b1111.

If the operation overflows, CR field 6 is set to 0b0101. Otherwise, CR field 6 is set to 0b0100.

If the unbounded result is less than zero, do the following.

The sign code of the result is set to 0b1101.

If the operation overflows, CR field 6 is set to 0b1001. Otherwise, CR field 6 is set to 0b1000.

The low-order 31 digits of the magnitude of the result are placed in bits 0: 123 of VSR[VRT+32].

The sign code is placed in bits 124: 127 of VSR[VRT+32].

If either src1 or src2 is an *invalid encoding* of a 31-digit signed decimal value, the result is undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

Decimal Subtract Modulo VX-form

bcdsub.

VRT, VRA, VRB, PS

4	VRT	VRA	VRB	1	PS	65	
0	6	11	16	21 2	22 23		31

if MSR.VEC=0 then Vector_Unavailable()

VSR[VRT+32] ← bcd_SUBTRACT(VSR[VRA+32], VSR[VRB+32], PS)

CR.bit[56] \leftarrow inv_flag ? 0b0 : It_flag CR.bit[57] \leftarrow inv_flag ? 0b0 : gt_flag CR.bit[58] \leftarrow inv_flag ? 0b0 : eq_flag CR.bit[59] \leftarrow ox_flag | inv_flag

Let src1 be the decimal integer value in VSR[VRA+32]. Let src2 be the decimal integer value in VSR[VRB+32].

src1 is subtracted by src2.

If the unbounded result is equal to zero, do the following.

If PS=0, the sign code of the result is set to 0b1100. If PS=1, the sign code of the result is set to 0b1111.

CR field 6 is set to 0b0010.

If the unbounded result is greater than zero, do the following.

If PS=0, the sign code of the result is set to 0b1100. If PS=1, the sign code of the result is set to 0b1111.

If the operation overflows, CR field 6 is set to 0b0101. Otherwise, CR field 6 is set to 0b0100.

If the unbounded result is less than zero, do the following.

The sign code of the result is set to 0b1101.


If the operation overflows, CR field 6 is set to 0b1001. Otherwise, CR field 6 is set to 0b1000.

The low-order 31 digits of the magnitude of the result are placed in bits 0: 123 of VSR[VRT+32].

The sign code is placed in bits 124: 127 of VSR[VRT+32].

If either src1 or src2 is an *invalid encoding* of a 31-digit signed decimal value, the result is undefined and CR field 6 is set to 0b0001.

Special Registers Altered:



Programming Note-

Software should take care when interoperability with the Decimal Floating-Point facilities is required. The register format defined for 31-digit signed decimal values employed by bcdadd. and bcdsub. is a single 128-bit VSR. The register format defined for 31-digit signed decimal values employed by the Decimal Floating-Point instructions ddedpdq[.] and denbcdq[.] is a pair of 64-bit FPRs. xxpermdi can be used to convert between the two register formats as well as move data beween the FPR and VSR halves of the Vector-Scalar Registers.

gew and *fmrgow* are provided to support direct move operations in 32-bit mode.

Programming Note-

bcdsub. vTmp, vA, vB, 0 can be used to compare decimal operands vA and vB. Bits 0:2 of CR field 6 will be set to indicate vA is less than vB (LT), vA is greater than vB (GT), and vA is equal to vB (EQ).

bcdsub. vTmp, vA, vA, 0 can be used to test if an operand vA is an *invalid encoding* of a decimal value.

Programming Note –

When bit 3 of CR field 6 is set to 1 by *bcdadd*. or *bcdsub*., either an overflow occurred or one or both operands are not valid encodings of decimal values. Discerning whether an overflow occurred can be accomplished by performing the other decimal instruction on the operands. For example, if *bcdadd*. caused bit 3 of CR field 6 to be set to 1, performing *bcdsub*. on the same set of operands will cause bit 3 of CR field 6 to be set to 1 if and only if one or both of the operands is an invalid encoding. If bit 3 of CR field 6 is not set by *bcdsub*. then the *bcdadd*. can be asserted to have overflowed. Likewise, *bcdadd*. can be used in a similar manner to determine the cause of bit 3 of CR field 6 getting set by a *bcdsub*.

6.15.2 Decimal Integer Format Conversion Instructions

Decimal Convert From National VX-form

bcdcfn. VRT,VRB,PS

4	VRT	7	VRB	1 PS	385	
0	6	11	16	21 22 23		31

if MSR. VEC=0 then Vector_Unavailable()

```
src_sign \leftarrow (VSR[VRB+32].hword[7] = 0x002D)
eq_fl ag \leftarrow 1
/* check for valid sign */
inv_flag \leftarrow (VSR[VRB+32].hword[7] != 0x002B) &
              (VSR[VRB+32]. hword[7] != 0x002D)
do i = 0 to 6
   eq_flag \leftarrow eq_flag & (VSR[VRB+32].hword[i] = 0x0030)
   /* check for valid digit */
   inv_flag \leftarrow inv_flag \mid (VSR[VRB+32].hword[i] < 0x0030)
                              (VSR[VRB+32].hword[i] > 0x0039)
end
It_flag \leftarrow (eq_flag=0) \& (src_sign=1)
gt_flag \leftarrow (eq_flag=0) & (src_sign=0)
do i = 0 to 23
   result.nibble[i] \leftarrow 0x0
end
do i = 0 to 6
   result. ni bbl e[i +24] \leftarrow VSR[VRB+32]. hword[i]. ni bbl e[3]
end
result. ni bbl e[31] \leftarrow (src_si gn=0) ? ((PS=0) ? OxC : OxF) : OxD
```

VSR[VRT+32] ← inv_flag ? undefined : result

```
CR.bit[56] \leftarrow inv_flag ? Ob0 : It_flag CR.bit[57] \leftarrow inv_flag ? Ob0 : gt_flag CR.bit[58] \leftarrow inv_flag ? Ob0 : eq_flag CR.bit[59] \leftarrow inv_flag
```

Let src be the national decimal value in VSR[VRB+32].

src is placed in VSR[VRT+32] in packed decimal format.

A valid encoding of a national decimal value requires the following.

- The contents of halfword 7 (sign code) must be either 0x002B or 0x002D.
- The contents of halfwords 0 to 6 must be in the range 0x0030 to 0x0039.

National decimal values having a sign code of 0x002B are interpreted as positive values.

National decimal values having a sign code of 0x002D are interpreted as negative values.

For each integer value i from 0 to 23, do the following.

The contents of nibble element i of VSR[VRT+32]

are set to 0x0.

For each integer value i from 0 to 6, do the following.

The contents of nibble 3 of halfword element i of src are placed into nibble element i +24 of VSR[VRT+32].

For PS=0, the contents of nibble element 31 (i.e., sign code) of VSR[VRT+32] are set to 0xC for positive values and to 0xD for negative values.

For PS=1, the contents of nibble element 31 (i.e., sign code) of VSR[VRT+32] are set to 0xF for positive values and to 0xD for negative values.

CR field 6 is set to reflect src compared to zero.

If src is an *invalid encoding* of a national decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

```
        Register Data Layout for bcdcfn.

        src
        VSR[VRB+32]

        resul t
        VSR[VRT+32]

        0
        127
```

Decimal Convert From Zoned VX-form

bcdcfz. VRT,VRB,PS

4	VRT	6	VRB	1 PS	385
0	6	11	16	21 22 23	31

if MSR.VEC=0 then Vector_Unavailable()

```
/* check for valid sign */
inv_flag \leftarrow ((VSR[VRB+32].byte[15].nibble[0] < 0xA) & (PS=1)) |
               (VSR[VRB+32]. byte[15]. ni bbl e[1] > 0x9)
/* check for valid digits */
MIN \leftarrow (PS=0) ? 0x30 : 0xF0
MAX \leftarrow (PS=0) ? 0x39 : 0xF9
do i = 0 to 14
   inv_flag ← inv_flag | (VSR[VRB+32].byte[i] < MIN)</pre>
                            | (VSR[VRB+32].byte[i] > MAX)
if PS=0 then
   src\_sign \leftarrow VSR[VRB+32]. ni bbl e[30]. bi t[1]
el se
   src\_sign \leftarrow (VSR[VRB+32]. ni bbl e[30] = 0b1011)
                 (VSR[VRB+32]. ni bbl e[30] = 0b1101)
eq_flag ← 1
do i = 0 to 14
   result.nibble[i] \leftarrow 0x0
end
do i = 0 to 15
   result. ni bbl e[i +15] \leftarrow VSR[VRB+32]. byte[i]. ni bbl e[1]
   eq_flag \leftarrow eq_flag \& (VSR[VRB+32].byte[i].nibble[1]=0x0)
It_flag \leftarrow (eq_flag=0) \& (src_sign=1)
gt_flag \leftarrow (eq_flag=0) & (src_sign=0)
result. ni bbl e[31] \leftarrow (src_si gn=0) ? 0xC : 0xD
VSR[VRT+32] ← inv_flag ? undefined : result
CR. bit[56] \leftarrow inv_flag ? 0b0 : It_flag
CR. bit[57] \leftarrow inv_flag? 0b0 : gt_flag
CR. bit[58] \leftarrow inv_flag ? 0b0 : eq_flag
CR. bit[59] \leftarrow inv_flag
```

Let src be the zoned decimal value in VSR[VRB+32].

src is placed in VSR[VRT+32] in packed decimal format.

When PS=0, do the following.

A valid encoding of a zoned decimal value requires the following.

- The contents of bits 0:3 of byte 15 (sign code) can be any value in the range 0x0 to 0xF.
- The contents of bits 0:3 of bytes 0 to 14 must be the value 0x3.
- The contents of bits 4:7 of bytes 0 to 15 must be a value in the range 0x0 to 0x9.

Zoned decimal values having a sign code of 0x0, 0x1, 0x2, 0x3, 0x8, 0x9, 0xA, or 0xB are interpreted as positive values.

Zoned decimal values having a sign code of 0x4, 0x5, 0x6, 0x7, 0xC, 0xD, 0xE, or 0xF are interpreted as negative values.

When PS=1, do the following.

A valid encoding of a zoned decimal source operand requires the following.

- The contents of bits 0:3 of byte 15 (sign code) must be a value in the range 0xA to 0xF.
- The contents of bits 0:3 of bytes 0 to 14 must be the value 0xF.
- The contents of bits 4:7 of bytes 0 to 15 must be a value in the range 0x0 to 0x9.

Zoned decimal source operands having a sign code of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Zoned decimal source operands having a sign code of 0xB or 0xD are interpreted as negative values.

Positive packed decimal results are returned with a sign code of 0xC.

Negative packed decimal results are returned with a sign code of 0xD.

For each integer value i from 0 to 14,

The contents of nibble element i of VSR[VRT+32] are set to 0x0.

For each integer value i from 0 to 15,

The contents of nibble 1 of byte element i of src are placed into nibble element i +15 of VSR[VRT+32].

CR field 6 is set to reflect src compared to zero.

If src is an *invalid encoding* of a zoned decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

Register	Data Layout for bcdcfz.
src	VSR[VRB+32]
resul t	VSR[VRT+32]
	0 127

Decimal Convert To National VX-form

bcdctn. VRT,VRB

4	VRT	5	VRB	1 /	385	
0	6	11	16	21 22 23		31

if MSR. VEC=0 then Vector_Unavailable()

```
ox_flag ← 0

do i = 0 to 23

ox_flag ← ox_flag | (VSR[VRB+32].nibble[i] != 0x0)

end
```

```
inv_flag ← (VSR[VRB+32].nibble[31] < 0xA)
do i = 0 to 30
    inv_flag ← inv_flag | (VSR[VRB+32].nibble[i] > 0x9)
end
```

$$src_sign \leftarrow (VSR[VRB+32].nibble[31] = 0xB) |$$

 $(VSR[VRB+32].nibble[31] = 0xD)$

```
■ eq_flag ← (VSR[VRB+32]. ni bbl e[0: 30] = 0)
I t_flag ← (eq_flag=0) & (src_si gn=1)
gt_flag ← (eq_flag=0) & (src_si gn=0)
```

do i = 0 to 6

```
result.hword[7] \leftarrow (src_sign=1) ? 0x002D : 0x002B
```

VSR[VRT+32] ← inv_flag ? undefined : result

```
CR. bit[56] \leftarrow inv_flag ? 0b0 : It_flag CR. bit[57] \leftarrow inv_flag ? 0b0 : gt_flag CR. bit[58] \leftarrow inv_flag ? 0b0 : eq_flag CR. bit[59] \leftarrow inv_flag | ox_flag
```

Let src be the packed decimal value in VSR[VRB+32].

src is placed into VSR[VRT+32] in national decimal
format.

A valid encoding of a signed packed decimal value requires the following.

- The contents of nibble 31 (sign code) must be a value in the range 0xA to 0xF.
- The contents of each nibble 0-30 must be a value in the range 0x0 to 0x9.

Packed decimal values with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal values with sign codes of 0xB or 0xD are interpreted as negative values.

Values greater in magnitude than 10⁷ - 1 are too large to be represented in national decimal format.

For each integer value i from 0 to 6, do the following. The value 0x003 is placed into nibbles 0:2 of halfword element i of VSR[VRT+32].

The contents of nibble element i+24 of VSR[VRB+32] are placed into nibble 3 of halfword element i of VSR[VRT+32].

The contents of halfword element 7 (i.e., sign code) of VSR[VRT+32] are set to 0x002B for positive values and to 0x002D for negative values.

CR field 6 is set to reflect src compared to zero, including whether or not src is too large to be represented in national decimal format.

If src is an *invalid encoding* of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

Register Data Layout for bcdctn. src VSR[VRB+32] resul t VSR[VRT+32] 0 127

Decimal Convert To Zoned VX-form

bcdctz.

VRT, VRB, PS

4	VRT	4	VRB	1 PS	385	
0	6	11	16	21 22 23		31

if MSR.VEC=0 then Vector_Unavailable()

```
inv_flag ← (VSR[VRB+32].nibble[31] < 0xA)
do i = 0 to 30
inv_flag ← inv_flag | (VSR[VRB+32].nibble[i] > 0x9)
end
```

```
ox_flag \leftarrow 0

doi = 0 to 15

ox_flag \leftarrow ox_flag \mid (VSR[VRB+32]. nibble[i] != 0x0)

end
```

```
src\_sign \leftarrow (VSR[VRB+32].nibble[31] = 0xB) |
(VSR[VRB+32].nibble[31] = 0xD)
```

eq_flag \leftarrow (VSR[VRB+32]. ni bbl e[0: 30] = 0) lt_flag \leftarrow (eq_flag=0) & (src_sign=1)

```
gt_flag ← (eq_flag=0) & (src_sign=0)

do i = 0 to 14
    result.byte[i].nibble[0] ← (PS=0) ? 0x3 : 0xF
    result.byte[i].nibble[1] ← VSR[VRB+32].nibble[i+15]
end
if src.sign=0 then
    result.byte[15].nibble[0] ← (PS=0) ? 0x3 : 0xC
el se
    result.byte[15].nibble[0] ← (PS=0) ? 0x7 : 0xD
```

resul t. byte[15]. ni bbl e[1] \leftarrow VSR[VRB+32]. ni bbl e[30]

```
 \begin{tabular}{ll} & VSR[VRT+32] \leftarrow inv\_flag ? undefined : result \\ & CR.bit[56] \leftarrow inv\_flag ? 0b0 : It\_flag \\ \end{tabular}
```

CR.bit[57] \leftarrow inv_flag ? 0b0 : gt_flag CR.bit[58] \leftarrow inv_flag ? 0b0 : eq_flag CR.bit[59] \leftarrow inv_flag | ox_flag

Let src be the packed decimal value in VSR[VRB+32].

 \mbox{src} is placed into $\mbox{VSR[VRT+32]}$ in zoned decimal format.

A valid encoding of a signed packed decimal value requires the following.

 The contents of nibble 31 (sign code) must be a value in the range 0xA to 0xF. The contents of each nibble 0-30 must be a value in the range 0x0 to 0x9.

Packed decimal values with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal values with sign codes of 0xB or 0xD are interpreted as negative values.

Values greater in magnitude than 10^{16} - 1 are too large to be represented in zoned decimal format.

For PS=0, do the following.

The leftmost nibble of each digit 0-14 of the zoned decimal result is set to 0x3.

Positive zoned decimal results are returned with a sign code of 0x3.

Negative zoned decimal results are returned with a sign code of 0x7.

For PS=1, do the following.

The leftmost nibble of each digit 0-14 of the zoned decimal result is set to 0xF.

Positive zoned decimal results are returned with a sign code of 0xC.

Negative zoned decimal results are returned with a sign code of 0xD.

For each integer value i from 0 to 15, do the following. The rightmost nibble of each digit i of the zoned decimal result is set to the contents of nibble i +15 of src.

The result is placed into VSR[VRT+32].

CR field 6 is set to reflect src compared to zero, including whether or not src is too large to be represented in zoned decimal format.

If src is an *invalid encoding* of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

Register Data Layout for bcdctz.

```
        src
        VSR[VRB+32]

        resul t
        VSR[VRT+32]

        0
        127
```

Decimal Convert From Signed Quadword VX-form

bcdcfsq. VRT,VRB,PS

4 VRT 2 VRB 1 PS 385
0 6 11 16 21 2223 31

if MSR. VEC=0 then Vector_Unavailable()

VSR[VRT+32] ← ox_flag ? undefined : result

```
CR. bit[56] \leftarrow It_flag
CR. bit[57] \leftarrow gt_flag
CR. bit[58] \leftarrow eq_flag
CR. bit[59] \leftarrow ox_flag
```

Let src be the signed integer value in VSR[VRB+32].

src is placed into VSR[VRT+32] in signed packed decimal format.


For PS=0, the contents of nibble element 31 (i.e., sign code) of VSR[VRT+32] are set to 0xC for values greater than or equal to 0 and to 0xD for values less than 0.

For PS=1, the contents of nibble element 31 (i.e., sign code) of VSR[VRT+32] are set to 0xF for values greater than or equal to 0 and to 0xD for values less than 0.

If the signed integer value in VSR[VRB+32] is greater than 10³¹-1 or less than -10³¹-1, the value is too large to be represented in packed decimal format, and the contents of VSR[VRT+32] are undefined.

CR field 6 is set to reflect src compared to zero and whether or not src is too large in magnitude to be represented in packed decimal format.

Special Registers Altered:



31

Decimal Convert To Signed Quadword VX-form

VRB 385 **VRT** 0 16

VRT, VRB

if MSR. VEC=0 then Vector_Unavailable()

bcdctsq.

 $inv_flag \leftarrow (VSR[VRB+32]. ni bbl e[31] < 0xA)$ do i = 0 to 30

 $inv_flag \leftarrow inv_flag \mid (VSR[VRB+32].nibble[i] > 0x9)$

 \leftarrow (VSR[VRB+32]. ni bbl e[31] = 0xB) src_si gn (VSR[VRB+32]. ni bbl e[31] = 0xD)

 \leftarrow (VSR[VRB+32]. ni bbl e[0: 30] = 0) eq_fl aq It_flag \leftarrow (eq_flag=0) & (src_sign=1) gt_fl ag \leftarrow (eq_flag=0) & (src_sign=0)

← si 128_CONVERT_FROM_BCD(VSR[VRB+32]) resul t

 $VSR[VRT+32] \leftarrow i \, nv_flag ? undefi ned : result$

CR. bit[56] \leftarrow inv_flag ? Ob0 : It_flag CR. bit[57] \leftarrow inv_flag ? Ob0 : gt_flag CR. bit[58] \leftarrow inv_flag ? Ob0 : eq_flag CR. bit[59] \leftarrow inv_flag

Let src be the packed decimal value in VSR[VRB+32].

src is placed into VSR[VRT+32] in signed integer format.

A valid encoding of a signed packed decimal value requires the following.

- The contents of nibble 31 (sign code) must be a value in the range 0xA to 0xF.
- The contents of each nibble, 0-30, must be a value in the range 0x0 to 0x9.


Packed decimal values with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal values with sign codes of 0xB or 0xD are interpreted as negative values.

CR field 6 is set to reflect src compared to zero.

If src is an invalid encoding of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:



Vector Multiply-by-10 Unsigned Quadword VX-form

vmul10uq VRT, VRA

4	VRT	VRA	///	513	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

Let src be the unsigned integer value in VSR[VRA+32].

The rightmost 128 bits of the product of src multiplied by the value 10 are placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply-by-10 & write Carry-out Unsigned Quadword VX-form

vmul10cuq VRT, VRA

4	VRT	VRA	///	1	1
0	6	11	16	21 3	1

if MSR.VEC=0 then Vector_Unavailable()

```
src \leftarrow EXTZ(VSR[VRA+32])
prod \leftarrow (src << 3) + (src << 1)
VSR[VRT+32] \leftarrow CHOP128(prod >> 128)
```

Let src be the unsigned integer value in VSR[VRA+32].

The product of src multiplied by the value 10 is shifted right by 128 bits. The rightmost 128 bits of the shifted result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmul10uq & vmul10cuq VSR[VRA+32] src VSR[VRT+32] resul t

Vector Multiply-by-10 Extended Unsigned Quadword VX-form

vmul10euq VRT,VRA,VRB

4	VRT	VRA	VRB	577	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
src ← EXTZ(VSR[VRA+32])
cin ← EXTZ(VSR[VRB+32].bit[124:127])
prod ← (src << 3) + (src << 1) + cin
VSR[VRT+32] ← CHOP128(prod)</pre>
```

Let src be the unsigned integer value in VSR[VRA+32].

Let cin be the unsigned packed decimal value in bits 124:127 of VSR[VRB+32]. Values of cin greater than 9 are undefined.

The rightmost 128 bits of the sum of cin and the product of src multiplied by the value 10 are placed into VSR[VRT+32].

Special Registers Altered:

None

Vector Multiply-by-10 Extended & write Carry-out Unsigned Quadword VX-form

vmul10ecuq VRT,VRA,VRB

4	VRT	VRA	VRB	65	
0	6	11	16	21	31

if MSR.VEC=0 then Vector_Unavailable()

```
src ← EXTZ(VSR[VRA+32])
cin ← EXTZ(VSR[VRB+32].bit[124:127])
prod ← (src << 3) + (src << 1) + cin
VSR[VRT+32] ← CHOP128(prod>>128)
```

Let src be the unsigned integer value in VSR[VRA+32].

Let cin be the unsigned packed decimal value in bits 124:127 of VSR[VRA+32]. Values of cin greater than 9 are undefined.

The sum of cin and the product of src multiplied by the value 10 is shifted right by 128 bits. The rightmost 128 bits of the shifted result is placed into VSR[VRT+32].

Special Registers Altered:

None

Register Data Layout for vmul10euq & vmul10ecuq							
src1	VSR[VRA+32]						
src2	VSR[VRB+32]						
resul t	VSR[VRT+32]						

6.15.3 Decimal Integer Sign Manipulation Instructions

Decimal Copy Sign VX-form

bcdcpsgn. VRT,VRA,VRB

4	VRT	VRA	VRB	833	1
0	6	11	16	21 3	31

if MSR. VEC=0 then Vector_Unavailable()

```
src\_sign \leftarrow (VSR[VRB+32]. ni bbl e[31] = 0xB) |
(VSR[VRB+32]. ni bbl e[31] = 0xD)
```

```
eq_flag ← (VSR[VRA+32].nibble[0:30] = 0)

It_flag ← (eq_flag=0) & (src_sign=1)

gt_flag ← (eq_flag=0) & (src_sign=0)
```

```
resul t. ni bbl e[0: 30] \leftarrow VSR[VRA+32]. ni bbl e[0: 30] resul t. ni bbl e[31] \leftarrow VSR[VRB+32]. ni bbl e[31]
```


```
VSR[VRT+32] ← inv_flag ? undefined : result
```

The decimal value in VSR[VRA+32] is placed into VSR[VRT+32] with the sign code of the decimal value in VSR[VRB+32].

CR field 6 is set to reflect the result compared to zero.

If either the decimal value in VSR[VRA+32] or the decimal value in VSR[VRB+32] is an *invalid encoding*, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:



Decimal Set Sign VX-form

bcdsetsgn.

VRT, VRB, PS

4	VRT	31	VRB	1 PS	385	
0	6	11	16	21 22 23		31

if MSR.VEC=0 then Vector_Unavailable()

```
inv_flag ← (VSR[VRB+32].nibble[31] < 0xA)
do i = 0 to 30
inv_flag ← inv_flag | (VSR[VRB±32].nibble[i] >
```

inv_flag
$$\leftarrow$$
 inv_flag | (VSR[VRB+32]. ni bbl e[i] > 0x9) end

$$src_sign \leftarrow (VSR[VRB+32].nibble[31] = 0xB) |$$

 $(VSR[VRB+32].nibble[31] = 0xD)$

result.nibble[0:30]
$$\leftarrow$$
 VSR[VRB+32].nibble[0:30]
result.nibble[31] \leftarrow (src_sign=0) ? ((PS=0) ? 0xC:0xF) : 0xD

Let src be the packed decimal value in VSR[VRB+32].

Packed decimal values with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal values with sign codes of 0xB or 0xD are interpreted as negative values.

If src is negative, src is placed into VSR[VRT+32] with the sign code set to 0xD.

If src is positive and PS=0, src is placed into VSR[VRT+32] with the sign code set to 0xC.

If src is positive and PS=1, src is placed into VSR[VRT+32] with the sign code set to 0xF.


CR field 6 is set to reflect src compared to zero.

If src is an *invalid encoding* of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

Register Data Layout for bcdsetsgn.



6.15.4 Decimal Integer Shift and Round Instructions

Decimal Shift VX-form

bcds. VRT,VRA,VRB,PS

4	VRT	VRA	VRB	1 PS	193
0	6	11	16	21 22	23 31

```
if MSR. VEC=0 then Vector_Unavailable()
n \leftarrow EXTS(VSR[VRA+32].byte[7])
inv_flag \leftarrow (VSR[VRB+32].nibble[31] < 0xA)
do i = 0 to 30
    inv_flag \leftarrow inv_flag \mid (VSR[VRB+32].nibble[i] > 0x9)
src_sign \leftarrow (VSR[VRB+32]. ni bbl e[31] = 0xB)
              (VSR[VRB+32]. ni bbl e[31] = 0xD)
eq_fl ag \leftarrow (VSR[VRB+32]. ni bbl e[0: 30] = 0)
It_flag \leftarrow (eq_flag=0) \& (src_sign=1)
gt_flag \leftarrow (eq_flag=0) & (src_sign=0)
if n > 0 then do
                         // shift left
                           \leftarrow (n<32) ? n : 31
   src. ni bbl e[0: 30]
                           ← VSR[VRB+32]. ni bbl e[0: 30]
   src.\,ni\,bbl\,e[\,31:\,61\,] \quad \leftarrow \,0
   result. ni bbl e[0: 30] ← src. data. ni bbl e[shcnt: shcnt+30]
   ox_flag \leftarrow (shcnt > 0) & (src. ni bbl e[0: shcnt-1] != 0)
el se do
                         // shift right
                            \leftarrow ((^n+1)<32) ? (^n+1) : 31
   shont
   src. ni bbl e[0: 30]
                           ← 0
   src. ni bbl e[31: 61] \leftarrow VSR[VRB+32]. ni bbl e[0: 30]
   result. ni bbl e[0: 30] \leftarrow src. ni bbl e[31-shcnt: 61-shcnt]
   ox_flag \leftarrow 0b0
result.nibble[31] \leftarrow (src_sign=0) ? ((PS=0) ? 0xC : 0xF) : 0xD
VSR[VRT+32] \leftarrow inv_flag ? undefined : result
CR. bit[56] \leftarrow inv_flag ? 0b0 : It_flag
CR. bit[57] \leftarrow inv_flag ? 0b0 : gt_flag
```

CR. bit[58] \leftarrow inv_flag ? Ob0 : eq_flag

CR. bi t[59] \leftarrow i nv_fl ag | ox_fl ag

Let n be the signed integer value in byte element 7 of VSR[VRA+32].

Let src be the signed packed decimal value in VSR[VRB+32].

A valid encoding of a signed packed decimal value requires the following.

- The contents of nibble 31 (sign code) must be a value in the range 0xA to 0xF.
- The contents of each nibble 0-30 must be a value in the range 0x0 to 0x9.

Packed decimal source operands with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal source operands with sign codes of 0xB or 0xD are interpreted as negative values.

If n is greater than zero, src is shifted left n digits. Zeros are supplied to vacated digits on the right. If any non-zero digits are shifted out, an overflow occurs.

If n is less than zero, src is shifted right -n digits. Zeros are supplied to vacated digits on the left.

- If the packed decimal value in VSR[VRB+32] is negative, the sign code of the result is set to 0b1101.
- If the packed decimal value in VSR[VRB+32] is positive, the sign code of the result is set to 0b1100 if PS=0 and is set to 0b1111 if PS=1.
- The shifted result is placed into VSR[VRT+32].

CR field 6 is set to reflect src compared to zero, including whether or not significant digits were shifted out when the shift count is positive (i.e., left shift operation).

If src is an *invalid encoding* of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

```
        Register Data Layout for bcds.

        src1
        VSR[VRA+32]

        src2
        VSR[VRB+32]

        resul t
        VSR[VRT+32]

        0
        127
```

Decimal Unsigned Shift VX-form

bcdus.

VRT, VRA, VRB

4	VRT	VRA	VRB	1 /	129
0	6	11	16	21 22 23	3

if MSR. VEC=0 then Vector_Unavailable()

 $n \leftarrow EXTS(VSR[VRA+32].byte[7])$

```
inv_flag ← 0
do i = 0 to 31
    inv_flag ← inv_flag | (VSR[VRB+32].nibble[i] > 0x9)
end
```

VSR[VRT+32] ← inv_flag ? undefined : result

 $ox_flag \leftarrow 0$

end

resul t

result \leftarrow src. ni bbl e[32-shcnt: 63-shcnt]

```
CR.bit[56] \leftarrow ObO CR.bit[57] \leftarrow inv_flag ? ObO : gt_flag CR.bit[58] \leftarrow inv_flag ? ObO : eq_flag CR.bit[59] \leftarrow inv_flag | ox_flag
```

Let n be the signed integer value in byte element 7 of VSR[VRA+32].

Let src be the unsigned packed decimal value in VSR[VRB+32].

A valid encoding of an unsigned packed decimal value requires the contents of each nibble 0-31 must be a value in the range 0x0 to 0x9.

If n is greater than zero, src is shifted left n digits. Zeros are supplied to vacated digits on the right. If any non-zero digits are shifted out, an overflow occurs.

If n is less than zero, src is shifted right -n digits. Zeros are supplied to vacated digits on the left.

The shifted result is placed into VSR[VRT+32].

CR field 6 is set to reflect src compared to zero, including whether or not significant digits were shifted out when the shift count is positive (i.e., left shift operation).

If src is an *invalid encoding* of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

```
        Register Data Layout for bcdus.

        src1
        VSR[VRA+32]

        src2
        VSR[VRB+32]
```

VSR[VRT+32]

OpenPOWER Foundation 497

127

Decimal Shift & Round VX-form

bcdsr. VRT,VRA,VRB,PS

4	VF	RT VR.	A VR	B 1 PS	449	
0	6	11	16	21 22 2	23	31

if MSR. VEC=0 then Vector_Unavailable()

```
n \leftarrow EXTS(VSR[VRA+32].byte[7])
inv_flag \leftarrow (VSR[VRB+32]. nibble[31] < 0xA)
do i = 0 to 30
    inv_flag \leftarrow inv_flag \mid (VSR[VRB+32].nibble[i] > 0x9)
src_sign \leftarrow (VSR[VRB+32]. ni bbl e[31] = 0xB)
              (VSR[VRB+32]. ni bbl e[31] = 0xD)
eq flaq \leftarrow (VSR[VRB+32]. ni bbl e[0: 30] = 0)
It_flaq \leftarrow (eq_flaq=0) \& (src_siqn=1)
gt_flag \leftarrow (eq_flag=0) \& (src_sign=0)
if n > 0 then do
                         // shift left
   shcnt \leftarrow Clamp(n, 0, 31)
   src. ni bbl e[0: 30]
                          ← VSR[VRB+32]. ni bbl e[0: 30]
   src. ni bbl e[31: 61] \leftarrow 0
   result. ni bbl e[0: 30] \leftarrow src. ni bbl e[shcnt: shcnt+30]
   ox_flag \leftarrow (shcnt > 0) & (src. ni bbl e[0: shcnt-1] != 0)
   g_flag \leftarrow 0
end
                          // shift right
el se do
   shcnt \leftarrow Clamp(\sim n + 1, 0, 31)
                          ← 0
   src. ni bbl e[0: 30]
   src. ni bbl e[31: 61] \leftarrow VSR[VRB+32]. ni bbl e[0: 30]
   resul\ t.\ ni\ bbl\ e[0:30]\ \leftarrow\ src.\ ni\ bbl\ e[31-shcnt:61-shcnt]
   ox_flaq \leftarrow 0
   g_flag \leftarrow (shcnt > 0) &
                 (EXTZ(src. ni bbl e[62-shcnt]) >= 5)
result.nibble[31] \leftarrow (src_sign=0) ? ((PS=0) ? 0xC : 0xF) : 0xD
result \leftarrow (q_flag=0) ? result : bcd_INCREMENT(result)
VSR[VRT+32] \leftarrow inv_flag ? undefined : result
CR.bit[56] \leftarrow inv_flag?0b0:lt_flag
CR.bit[57] \leftarrow inv_flag ? Ob0 : gt_flag
CR.bit[58] \leftarrow inv_flag ? Ob0 : eq_flag
```

CR. bit[59] \leftarrow inv_flag | ox_flag

Let n be the signed integer value in byte element 7 of VSR[VRA+32].

Let src be the signed packed decimal value in VSR[VRB+32].

A valid encoding of a signed packed decimal source operand requires the following.

- The contents of nibble 31 (sign code) must be a value in the range 0xA to 0xF.
- The contents of each nibble 0-30 must be a value in the range 0x0 to 0x9.

Packed decimal source operands with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal source operands with sign codes of 0xB or 0xD are interpreted as negative values.

If n is greater than zero, src is shifted left n digits. Zeros are supplied to vacated digits on the right. If any non-zero digits are shifted out, an overflow occurs.

If n is less than zero, src is shifted right -n digits. Zeros are supplied to vacated digits on the left. If the value of the last nibble shifted out on the right was greater than or equal to 5, the magnitude of the result is incremented by 1.

If src is negative, the sign code of the result is set to 0b1101.

If src is positive, the sign code of the result is set to 0b1100 if PS=0 and is set to 0b1111 if PS=1.

The shifted and rounded result is placed into VSR[VRT+32].

CR field 6 is set to reflect src compared to zero, including whether or not significant digits were shifted out when the shift count is positive (i.e., left shift operation).

If src is an *invalid encoding* of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

```
        Register Data Layout for bcdsr.

        src1
        VSR[VRA+32]

        src2
        VSR[VRB+32]

        resul t
        VSR[VRT+32]
```

6.15.5 Decimal Integer Truncate Instructions

Decimal Truncate VX-form

bcdtrunc. VRT, VRA, VRB, PS

4	VRT	VRA	VRB	1 PS	257	
0	6	11	16	21 22	23 3 ⁻	1

if MSR. VEC=0 then Vector_Unavailable()

```
inv_flag \leftarrow (VSR[VRB+32]. nibble[31] < 0xA)
do i = 0 to 30
    inv_flag \leftarrow inv_flag \mid (VSR[VRB+32].nibble[i] > 0x9)
```

```
length \leftarrow VSR[VRA+32]. bi t[48: 63]
```

```
ox_flaq \leftarrow 0
```

```
src_sign \leftarrow (VSR[VRB+32]. ni bbl e[31] = 0xB)
             (VSR[VRB+32]. ni bbl e[31] = 0xD)
```

```
eq_fl aq \leftarrow (VSR[VRB+32]. ni bbl e[0: 30] = 0)
It_flag ← src_sign & ~eq_flag
gt_flag ← ~src_sign & ~eq_flag
```

if length < 31 then do

```
do i = 0 to 30-length
   if VSR[VRB+32]. ni bbl e[i]!=0b0000 then ox_fl ag \leftarrow 1
   result. ni bbl e[i] \leftarrow 0b0000
end
if length > 0 then do
    do i = 31-l \, ength to 30
       result. ni bbl e[i] \leftarrow VSR[VRB+32]. ni bbl e[i]
   end
end
```

el se resul t. ni bbl e[0: 30] \leftarrow VSR[VRB+32]. ni bbl e[0: 30]

```
result.nibble[31] \leftarrow (src_sign=0) ? ((PS=0) ? 0xC : 0xF) : 0xD
```

VSR[VRT+32] ← inv_flag ? undefined : result

```
CR. bit[56] \leftarrow inv_flag ? Ob0 : It_flag
\text{CR.}\,\,\text{bit}[57]\,\leftarrow\,\text{inv\_flag}\,\,?\,\,\text{0b0}\,:\,\,\text{gt\_flag}
CR.bit[58] \leftarrow inv_flag ? Ob0 : eq_flag
```

 $CR. bit[59] \leftarrow inv_flag \mid ox_flag$

Let length be the integer value in bits 48:63 of VSR[VRA+32].

Let src be the signed decimal value in VSR[VRB+32].

A valid encoding of a packed decimal source operand requires the following.

- The contents of nibble 31 (sign code) must be a value in the range 0xA to 0xF.
- The contents of each nibble 0-30 must be a value in the range 0x0 to 0x9.

Packed decimal values with sign codes of 0xA, 0xC, 0xE, or 0xF are interpreted as positive values.

Packed decimal values with sign codes of 0xB or 0xD are interpreted as negative values.

If src is negative, the sign code of the result is set to 0b1101.

If src is positive, the sign code of the result is set to 0b1100 if PS=0 and is set to 0b1111 if PS=1.

src is copied into VSR[VRT+32] with the leftmost 31-length digits each set to 0b0000. If any of the leftmost 31-l ength digits of the signed decimal value in VSR[VRB+32] are non-zero, an overflow occurs.


CR field 6 is set to reflect src compared to zero, including whether or not significant digits were truncated.

If src is an invalid encoding of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

Register Data Layout for bcdtrunc.



Decimal Unsigned Truncate VX-form

bcdutrunc. VRT,VRA,VRB

4	VRT	VRA	VRB	1 /	321
0	6	11	16	21 22 23	31

if MSR. VEC=0 then Vector_Unavailable()

```
 \begin{array}{l} inv\_fl \ ag \ \leftarrow \ 0 \\ do \ i \ = \ 0 \ to \ 31 \\ inv\_fl \ ag \ \leftarrow \ inv\_fl \ ag \ \mid \ (VSR[VRB+32]. \ ni \ bbl \ e[i] \ > \ 0x9) \\ end \\ \end{array}
```

length \leftarrow VSR[VRA+32]. bi t[48: 63]

el se resul t \leftarrow VSR[VRB+32]

CR. bi t[56] \leftarrow 0b0

```
ox_flag \leftarrow 0
```

```
eq_flag ← (VSR[VRB+32].nibble[0:31] = 0)
gt_flag ← (VSR[VRB+32].nibble[0:31]!= 0)

if length < 32 then do
    do i = 0 to 31-length
        if VSR[VRB+32].nibble[i]!=0b0000 then ox_flag ← 1
        result.nibble[i] ← 0b0000
    end
    if length > 0 then do
        do i = 32-length to 31
            result.nibble[i] ← VSR[VRB+32].nibble[i]
        end
    end
end
```

Let length be the integer value in bits 48:63 of VSR[VRA+32].

Let src be the unsigned decimal value in VSR[VRB+32].

A valid encoding of a packed decimal source operand requires the contents of each nibble 0-31 must be a value in the range 0x0 to 0x9.

src is copied into VSR[VRT+32] with the leftmost 32-I ength digits each set to 0b0000. If any of the leftmost 32-I ength digits of the signed decimal value in VSR[VRB+32] are non-zero, an overflow occurs.

CR field 6 is set to reflect src compared to zero, including whether or not significant digits were truncated.

If src is an *invalid* encoding of a packed decimal value, the contents of VSR[VRT+32] are undefined and CR field 6 is set to 0b0001.

Special Registers Altered:

CR field 6

Register Data Layout for bcdutrunc.

 $VSR[VRT+32] \leftarrow i \, nv_flag ? undefined : result$

CR. bit[57] \leftarrow inv_flag ? 0b0 : gt_flag CR. bit[58] \leftarrow inv_flag ? 0b0 : eq_flag CR. bit[59] \leftarrow inv_flag | ox_flag

src1	VSR[VRA+32]
src2	VSR[VRB+32]
resul t	VSR[VRT+32]
ì	0 127

6.16 Vector Status and Control Register Instructions

Move To Vector Status and Control Register VX-form

mtvscr VRB

4 /// /// VRB 1604
0 6 111 16 21 31

if MSR.VEC=0 then Vector_Unavailable()

 $VSCR \leftarrow VSR[VRB+32].word[3]$

The contents of word element 3 of VSR[VRB+32] are placed into the VSCR.

Special Registers Altered:

None

Move From Vector Status and Control Register VX-form

mfvscr VRT

4 VRT /// /// 1540
0 6 11 16 21 31

if MSR.VEC=0 then Vector_Unavailable()


 $VSR[VRT+32] \leftarrow EXTZ128(VSCR)$

The contents of the VSCR are placed into word element 3 of VSR[VRT+32].

The remaining word elements in VSR[VRT+32] are set to 0

Special Registers Altered:

None



Register Data Layout for mfvscr

 src
 VSCR

 resul t
 0x0000_0000
 0x0000_0000
 0x0000_0000
 VSR[VRT+32]. word[3]

 0
 32
 64
 96
 127

Chapter 7. Vector-Scalar Extension Facility

7.1 Introduction

7.1.1 Overview of the Vector-Scalar Extension

Vector-Scalar Extension (VSX) provides facilities supporting vector and scalar binary floating-point operations. The following VSX features are provided to increase opportunities for vectorization.

- A unified register file, a set of Vector-Scalar Registers (VSR), supporting both scalar and vector operations is provided, eliminating the overhead of vector-scalar data transfer through storage.
- Support for word-aligned storage accesses for both scalar and vector operations is provided.
- Robust support for IEEE-754 for both vector and scalar floating-point operations is provided.

Combining the Floating-Point Registers (FPR) defined in Chapter 4. Floating-Point Facility and the Vector Registers (VR) defined in Chapter 6. Vector Facility provides additional registers to support more aggressive compiler optimizations for both vector and scalar operations.

7.1.1.1 Compatibility with Floating-Point and Decimal Floating-Point Operations

The instruction sets defined in Chapter 4. Floating-Point Facility and Chapter 5. Decimal Floating-Point retain their definition with one primary difference. The FPRs are mapped to doubleword element 0 of VSRs 0-31. The contents of doubleword 1 of the VSR corresponding to a source FPR specified by an instruction are ignored. The contents of doubleword 1 of a VSR corresponding to the target FPR specified by an instruction are set to 0.

Programming Note —

Application binary interfaces extended to support VSX require special care of vector data written to VSRs 0-31 (i.e., VSRs corresponding to FPRs). Legacy scalar function calls employ doubleword-based loads and stores to preserve the contents of any nonvolatile registers, This has the adverse effect of not preserving the contents of doubleword 1 of these VSRs.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

7.1.1.2 Compatibility with Vector Operations

The instruction set defined in Chapter 6. Vector Facility, retains its definition with one primary difference. The VRs are mapped to VSRs 32-63.

7.2 VSX Registers

7.2.1 Vector-Scalar Registers

Sixty-four 128-bit VSRs are provided. See Figure 105 All VSX floating-point computations and other data manipulation are performed on data residing in Vector-Scalar Registers, and results are placed into a VSR.

Depending on the instruction, the contents of a VSR are interpreted as a sequence of equal-length elements (words or doublewords) or as a quadword. Each of the elements is aligned within the VSR, as shown in Figure 106. Many instructions perform a given operation in parallel on all elements in a VSR.

Depending on the instruction, a word element can be interpreted as a signed integer word (SW), an unsigned integer word (UW), a logical mask value (MW), or a single-precision floating-point value (SP); a doubleword element can be interpreted as a doubleword signed integer (SD), a doubleword unsigned integer (UD), a doubleword mask (DM), or a double-precision floating-point value (DP). In the instructions descriptions, phrases like signed integer word element are used as shorthand for word element, interpreted as a signed integer.

Load and Store instructions are provided that transfer a byte, a specified number of bytes (up to 16), a halfword, a word, a doubleword, or a quadword between storage and a VSR, or an octword between storage and a pair of VSRs.




Figure 105. Vector-Scalar Registers




Figure 106. Vector-Scalar Register Elements

7.2.1.1 Floating-Point Registers

Chapter 4. Floating-Point Facility provides 32 64-bit FPRs. Chapter 5. Decimal Floating-Point also employs FPRs in decimal floating-point (DFP) operations. When VSX is implemented, the 32 FPRs are mapped to doubleword 0 of VSRs 0-31. For example, FPR[0] is located in doubleword element 0 of VSR[0], FPR[1] is located in doubleword element 0 of VSR[1], and so forth.

All instructions that operate on an FPR are redefined to operate on doubleword element 0 of the corresponding VSR. The contents of doubleword element 1 of the VSR corresponding to a source FPR or FPR pair for these instructions are ignored and the contents of doubleword element 1 of the VSR

corresponding to the target FPR or FPR pair for these instructions are set to 0.




Figure 107.Floating-Point Registers as part of VSRs

7.2.1.2 Vector Registers

Chapter 6. Vector Facility provides 32 128-bit VRs. When VSX is implemented, the 32 VRs are mapped to VSRs 32-63. For example, VR[0] is located in VSR[32], VR[1] is located in VSR[33], and so forth.

All instructions that operate on a VR are redefined to operate on the corresponding VSR.




Figure 108. Vector Registers as part of VSRs

7.2.1.3 VSX Accumulators

Eight 512-bit Accumulators (ACC) are provided. Each ACC contains four 128-bit rows.

```
ACC[i][0] = ACC[i].bit[0:127]

ACC[i][1] = ACC[i].bit[128:255]

ACC[i][2] = ACC[i].bit[256:383]

ACC[i][3] = ACC[i].bit[384:511]
```

Each ACC is associated with four VSRs in the following manner.

```
ACC[0][0] \leftrightarrow VSR[0]
ACC[0][1] \leftrightarrow VSR[1]
ACC[0][2] \leftrightarrow VSR[2]
ACC[0][3] \leftrightarrow VSR[3]
ACC[1][0] \leftrightarrow VSR[4]
ACC[1][1] \leftrightarrow VSR[5]
ACC[1][2] \leftrightarrow VSR[6]
ACC[1][3] \leftrightarrow VSR[7]
ACC[i][0] \leftrightarrow VSR[4 \times i]
ACC[i][1] \leftrightarrow VSR[4 \times i + 1]
ACC[i][2] \leftrightarrow VSR[4 \times i + 2]
ACC[i][3] \leftrightarrow VSR[4\times i+3]
ACC[7][0] \leftrightarrow VSR[28]
ACC[7][1] \leftrightarrow VSR[29]
ACC[7][2] \leftrightarrow VSR[30]
ACC[7][3] \leftrightarrow VSR[31]
```

While the ACCs are treated as separate registers from the VSRs, ACC[i] may use its associated VSRs $4\times i$ to $4\times i+3$ as scratch space. That is, when ACC[i] contains defined data, the contents of VSRs $4\times i$ to $4\times i+3$ are undefined until either a VSX Move From ACC instruction is used to copy the contents of ACC[i] to VSRs $4\times i$ to $4\times i+3$ or some other instruction directly writes to one of these VSRs.

Any instruction that targets any VSR(s) associated with an ACC causes the contents of that ACC to be undefined. If the instruction is not *xxmfacc*, the target VSR(s) will contain defined data generated by the instruction, and the contents of the other VSRs associated with the ACC will be undefined. If the instruction is *xxmfacc*, all four VSRs associated with the ACC will contain defined data if the ACC contained defined data, and will have undefined contents otherwise.

Any instruction that targets an ACC causes any subsequent use of that ACC as a source operand to be defined, but causes the contents of all VSRs associated with the ACC to be undefined.

Programming Note

Application software must strictly adhere to the programming model described in this section to guarantee compatibility with future versions of the architecture.

For this version of the architecture, the hardware implementation provides the effect of ACC[i] and VSRs 4*i to 4*i+3 logically containing the same data. Being subject to change in future versions of this architecture, application software must not rely on this behavior. However, system software that handles context save/restore operations need only save and restore data from and to the VSRs (that is, the most current data between the VSRs and associated ACCs will be provided by the hardware implementation). The Accumulators introduce no new logical state at this time. However, future versions of the architecture may define new architectural state or re-define the backing state of the ACC registers. In turn, this may require changes to the system software to support programs written according to this version of the architecture.

The following instructions can be used to copy the contents of an ACC into its associated VSRs.

VSX Move From Accumulator (xxmfacc)

The contents of the source ACC are copied into the VSRs associated with the target ACC.

The following instructions can be used to initialize the contents of an ACC.

VSX Move To Accumulator (xxmtacc)

The contents of the VSRs associated with the target ACC are copied into the target ACC.

VSX Set ACC to Zero (xxsetaccz)
The target ACC is set to 0.

[Prefixed Masked] VSX Vector 4-bit Signed Integer GER (rank-8) ([pm]xvi4ger8)

The sum of the eight outer products of the 4-bit signed integer values in the two vector source operands are placed into the target ACC.

[Prefixed Masked] VSX Vector 8-bit Signed/ Unsigned Integer GER (rank-4) ([pm]xvi8ger4)

The sum of the four outer products of the 8-bit signed and unsigned integer values in the two vector source operands are placed into the target ACC.

[Prefixed Masked] VSX Vector 16-bit Signed Integer GER (rank-2) ([pm]xvi16ger2s)

The sum of the two outer products of the 16-bit signed integer values in the two vector source operands are placed into the target ACC.

[Prefixed Masked] VSX Vector 16-bit Floating-Point GER (rank-2) ([pm]xvf16ger2)

The sum of the two outer products of the 16-bit floating-point values in the two vector source operands are placed into the target ACC.

[Prefixed Masked] VSX Vector bfloat16 GER (rank-2) ([pm]xvbf16ger2)

The sum of the two outer products of the bfloat16 values in the two vector source operands are placed into the target ACC.

[Prefixed Masked] VSX Vector 32-bit Floating-Point GER (rank-1) ([pm]xvf32ger)

The outer product of the 32-bit floating-point values in the two vector source operands is placed into the target ACC.

[Prefixed Masked] VSX Vector 64-bit Floating-Point GER (rank-1) ([pm]xvf64ger)

The outer product of the 64-bit floating-point values in the two vector source operands is placed into the target ACC.

7.2.2 Floating-Point Status and Control Register

The Floating-Point Status and Control Register (FPSCR) controls the handling of floating-point exceptions and records status resulting from the floating-point operations. Bits 0:19 and 32:55 are status bits. Bits 56:63 are control bits.

The exception status bits in the FPSCR (bits 35:44, 53:55) are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an mcrfs, mtfsfi, mtfsf, or mtfsb0 instruction. The exception summary bits in the FPSCR (FX, FEX, and VX, which are bits 32:34) are not considered to be "exception status bits", and only FX is sticky.

Programming Note

Access to Move To FPSCR and Move From FPSCR instructions requires FP=1.

FEX and VX are simply the ORs of other FPSCR bits. Therefore these two bits are not listed among the FPSCR bits affected by the various instructions.

The bit definitions for the FPSCR are as follows.

Bit(s) **Definition**

0:28 Decimal **Floating-Point** Rounding Control (DRN)

This field is not used by VSX instructions.

32 Floating-Point Exception Summary (FX) Every floating-point instruction, except mtfsfi and mtfsf, implicitly sets FX to 1 if that instruction causes any of the floating-point exception bits in the FPSCR to change from 0 to 1. mcrfs, mtfsfi, mtfsf, mtfsb0, and mtfsb1 can alter FX explicitly.

Programming Note –

FX is defined not to be altered implicitly by mtfsfi and mtfsf because permitting these instructions to alter FX implicitly can cause a paradox. An example is an *mtfsfi* or *mtfsf* instruction that supplies 0 for FX and 1 for 0X, and is executed when 0X=0. See also the Programming Notes with the definition of these two instructions.

Floating-Point 33 **Enabled Exception** Summary (FEX)

> This bit is the OR of all the floating-point exception bits masked by their respective enable bits. mcrfs, mtfsfi, mtfsf, mtfsb0, and mtfsb1 cannot alter FEX explicitly.

Bit(s)

Floating-Point Invalid Operation Exception 34 Summary (VX)

This bit is the OR of all the Invalid Operation exception bits. mcrfs, mtfsfi, mtfsf, mtfsb0, and mtfsb1 cannot alter VX explicitly.

Floating-Point Overflow Exception (0X) 35 This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic, VSX Vector Floating-Point Arithmetic, VSX Scalar DP-SP Conversion or VSX Vector DP-SP Conversion class instruction causes an Overflow exception. See Section 7.4.3 , "Floating-Point $\left(\frac{1}{2} \right)$ " Overflow Exception" on page 548.

> This bit can be set to 0 or 1 by a Move To FPSCR class instruction.

36 Floating-Point Underflow Exception (UX) This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic, VSX Vector Floating-Point Arithmetic, VSX Scalar DP-SP Conversion or VSX Vector DP-SP Conversion class instruction causes an Underflow exception. See Section 7.4.4, "Floating-Point Underflow Exception" on page 554.

> This bit can be set to 0 or 1 by a Move To FPSCR class instruction.

37 Floating-Point Zero Divide Exception (ZX) This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic or VSX Vector Floating-Point Arithmetic class instruction causes an Zero Divide exception. See Section 7.4.2, "Floating-Point Zero Divide Exception" on page 545.

> This bit can be set to 0 or 1 by a Move To FPSCR class instruction.

This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic, VSX Vector Floating-Point Arithmetic, VSX Scalar Integer Conversion, VSX Vector Integer Conversion, VSX Scalar Round to Floating-Point Integer, or VSX Vector Round to Floating-Point

Floating-Point Inexact Exception (XX)

Integer class instruction causes an Inexact exception. See Section 7.4.5, "Floating-Point Inexact Exception" on page 560.

This bit can be set to 0 or 1 by a Move To FPSCR class instruction.

38

Bit(s) Definition

39 Floating-Point Invalid Operation Exception (SNAN) (VXSNAN)

This bit is set to 1 when a VSX Scalar Floating-Point and VSX Vector Floating-Point class instruction causes an SNaN type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

40 Floating-Point Invalid Operation Exception (Inf-Inf) (VXISI)

This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic and VSX Vector Floating-Point Arithmetic class instruction causes an Infinity – Infinity type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

41 Floating-Point Invalid Operation Exception (Inf÷Inf) (VXI DI)

This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic and VSX Vector Floating-Point Arithmetic class instruction causes an Infinity ÷ Infinity type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

42 Floating-Point Invalid Operation Exception (Zero÷Zero) (VXZDZ)

This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic and VSX Vector Floating-Point Arithmetic class instruction causes a Zero ÷ Zero type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

Bit(s) Definition

43 Floating-Point Invalid Operation Exception (Inf×Zero) (VXIMZ)

This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic and VSX Vector Floating-Point Arithmetic class instruction causes a Infinity × Zero type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

44 Floating-Point Invalid Operation Exception (Invalid Compare) (VXVC)

This bit is set to 1 when a VSX Scalar Compare Double-Precision, VSX Vector Compare Double-Precision, or VSX Vector Compare Single-Precision class instruction causes an Invalid Compare type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

45 Floating-Point Fraction Rounded (FR)

This bit is set to 0 or 1 by VSX Scalar Floating-Point Arithmetic, VSX Scalar Integer Conversion, and VSX Scalar Round to Floating-Point Integer class instructions to indicate whether or not the fraction was incremented during rounding. See Section 7.3.2.6, "Rounding" on page 524. This bit is not sticky.

46 Floating-Point Fraction Inexact (FI)

This bit is set to 0 or 1 by VSX Scalar Floating-Point Arithmetic, VSX Scalar Integer Conversion, and VSX Scalar Round to Floating-Point Integer class instructions to indicate whether or not the rounded result is inexact or the instruction caused a disabled Overflow exception. See Section 7.3.2.6 on page 524. This bit is not sticky.

See the definition of XX, above, regarding the relationship between FI and XX.

Bit(s) Definition

47:51 Floating-Point Result Flags (FPRF)

VSX Scalar Floating-Point Arithmetic, VSX Scalar DP-SP Conversion, VSX Scalar Convert Integer to Double-Precision, and VSX Scalar Round to Double-Precision Integer class instructions set this field based on the result placed into the target register and on the target precision, except that if any portion of the result is undefined then the value placed into FPRF is undefined.

For VSX Scalar Convert Double-Precision to Integer class instructions, the value placed into FPRF is undefined.

Additional details are as follows.

Result Flags					Result Value Class	
С	FL	FG	FE	FU	Result Value Class	
1	0	0	0	1	Quiet NaN	
0	1	0	0	1	- Infinity	
0	1	0	0	0	- Normalized Number	
1	1	0	0	0	- Denormalized Number	
1	0	0	1	0	- Zero	
0	0	0	1	0	+ Zero	
1	0	1	0	0	+ Denormalized Number	
0	0	1	0	0	+ Normalized Number	
0	0	1	0	1	+ Infinity	

Table 2.Floating-Point Result Flags

47 Floating-Point Result Class Descriptor (C)

VSX Scalar Floating-Point Arithmetic, VSX Scalar DP-SP Conversion, VSX Scalar Convert Integer to Double-Precision, and VSX Scalar Round to Double-Precision Integer class instructions set this bit with the FPCC bits, to indicate the class of the result as shown in Table 2, "Floating-Point Result Flags," on page 511.

48:51 Floating-Point Condition Code (FPCC)

VSX Scalar Compare Double-Precision instruction sets one of the FPCC bits to 1 and the other three FPCC bits to 0 based on the relative values of the operands being compared.

VSX Scalar Floating-Point Arithmetic, VSX Scalar DP-SP Conversion, VSX Scalar Convert Integer to Double-Precision, and VSX Scalar Round to Double-Precision Integer class instructions set the FPCC bits with

the C bit, to indicate the class of the result as shown in Table 2, "Floating-Point Result Flags," on page 511. Note that in this case the high-order three bits of the FPCC retain their relational significance indicating that the value is less than, greater than, or equal to zero.

- 48 Floating-Point Less Than or Negative (FL)
- 49 Floating-Point Greater Than or Positive (FG)
- 50 Floating-Point Equal or Zero (FE)
- 51 Floating-Point Unordered or NaN (FU)
- 52 Reserved
- Floating-Point Invalid Operation Exception (Software-Defined Condition) (VXS0FT)
 This bit can be altered only by *mcrfs*, *mtfsfi*, *mtfsf*, *mtfsb0*, or *mtfsb1*. See Section 7.4.1 , "Floating-Point Invalid Operation Exception" on page 533.

Programming Note

VXS0FT can be used by software to indicate the occurrence of an arbitrary, software-defined, condition that is to be treated as an Invalid Operation exception. For example, the bit could be set by a program that computes a base 10 logarithm if the supplied input is negative.

Floating-Point Invalid Operation Exception (Invalid Square Root) (VXSQRT)

This bit is set to 1 when a VSX Scalar Floating-Point Arithmetic or VSX Vector Floating-Point Arithmetic class instruction causes a Invalid Square Root type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

Bit(s) Definition

55 Floating-Point Invalid Operation Exception (Invalid Integer Convert) (VXCVI)

This bit is set to 1 when a VSX Scalar Convert Double-Precision to Integer, VSX Vector Convert Double-Precision to Integer, or VSX Vector Convert Single-Precision to Integer class instruction causes a Invalid Integer Convert type Invalid Operation exception. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

This bit can be set to 0 or 1 by a *Move To FPSCR* class instruction.

56 Floating-Point Invalid Operation Exception Enable (VE)

This bit is used by VSX Scalar Floating-Point and VSX Vector Floating-Point class instructions to enable trapping on Invalid Operation exceptions. See Section 7.4.1, "Floating-Point Invalid Operation Exception" on page 533.

57 Floating-Point Overflow Exception Enable (0E)

This bit is used by VSX Scalar Floating-Point and VSX Vector Floating-Point class instructions to enable trapping on Overflow exceptions. See Section 7.4.3, "Floating-Point Overflow Exception" on page 548.

58 Floating-Point Underflow Exception Enable (UE)

This bit is used by VSX Scalar Floating-Point and VSX Vector Floating-Point class instructions to enable trapping on Underflow exceptions. See Section 7.4.4, "Floating-Point Underflow Exception" on page

59 Floating-Point Zero Divide Exception Enable (ZE)

This bit is used by VSX Scalar Floating-Point and VSX Vector Floating-Point class instructions to enable trapping on Zero Divide exceptions. See Section 7.4.2, "Floating-Point Zero Divide Exception" on page 545.

Bit(s) Definition

60 Floating-Point Inexact Exception Enable (XE)

This bit is used by VSX Scalar Floating-Point and VSX Vector Floating-Point class instructions to enable trapping on Inexact exceptions. See Section 7.4.5, "Floating-Point Inexact Exception" on page 560.

61 Floating-Point Non-IEEE Mode (NI)

Floating-point non-IEEE mode is optional. If floating-point non-IEEE mode is not implemented, this bit is treated as reserved, and the remainder of the definition of this bit does not apply.

If floating-point non-IEEE mode is implemented, this bit has the following meaning.

OThe processor is not in floating-point non-IEEE mode (i.e., all floating-point operations conform to the IEEE standard).

1The processor is in floating-point non-IEEE mode.

When the processor is in floating-point non-IEEE mode, the remaining FPSCR bits is permitted to have meanings different from given in this document, and those floating-point operations need not conform to the IEEE standard. The effects of executing a given floating-point instruction with NI=1, and any additional requirements for using mode, non-IEEE are implementation-dependent. The results of executing a given instruction in non-IEEE mode is permitted to vary implementations, and between different executions on the same implementation.

Programming Note —

When the processor is in floating-point non-IEEE mode, the results of floating-point operations is permitted to be approximate, and performance for these operations might be better, more predictable, or less data-dependent than when the processor is not in non-IEEE mode. For example, in non-IEEE mode an implementation is permitted to return 0 instead of a denormalized number and return a large number instead of an infinity.

62:63 Floating-Point Rounding Control (RN)

This field is used by VSX Scalar Floating-Point and VSX Vector Floating-Point class instructions that round their result and the rounding mode is not implied by the opcode.

This bit can be explicitly set or reset by a new Move To FPSCR class instruction.

See Section 7.3.2.6 , "Rounding" on page 524.

- 00 Round to Nearest Even
- 01 Round toward Zero
- 10 Round toward +Infinity
- 11 Round toward -Infinity

7.3 VSX Operations

7.3.1 VSX Floating-Point Arithmetic Overview

This section describes the floating-point arithmetic and exception model supported by Vector-Scalar Extension. Except for extensions to support 32-bit single-precision floating-point vector operations, the models are identical to that described in Chapter 4. Floating-Point Facility.

The processor (augmented by appropriate software support, where required) implements a floating-point system compliant with the ANSI/IEEE Standard 754-1985, IEEE Standard for Binary Floating-Point Arithmetic (hereafter referred to as the IEEE standard). That standard defines certain required "operations" (addition, subtraction, and so on). Herein, the term, floating-point operation, is used to refer to one of these required operations and to additional operations defined (e.g., those performed by Multiply-Add or Reciprocal Estimate instructions). A Non-IEEE mode is also provided. This mode, which is permitted to produce results not in strict compliance with the IEEE standard, allows shorter latency.

Instructions are provided to perform arithmetic, rounding, conversion, comparison, and other operations in VSRs; to move floating-point data between storage and these registers.

These instructions are divided into two categories.

- computational instructions

The computational instructions are those that perform addition, subtraction, multiplication, division, extracting the square root, rounding, conversion, comparison, and combinations of these operations. These instructions provide the floating-point operations. There are two forms of computational instructions, scalar, which perform a single floating-point operation, and vector, which perform either two double-precision floating-point operations or four single-precision operations. Computational instructions place status information into the Floating-Point Status and Control Register. They are the instructions described in Sections 7.6.1.3 through 7.6.1.8.2.

- noncomputational instructions

The noncomputational instructions are those that perform loads and stores, move the contents of a VSR to another floating-point register possibly altering the sign, and select the value from one of two VSRs based on the value in a third VSR. The

operations performed by these instructions are not considered floating-point operations. These instructions do not alter the Floating-Point Status and Control Register. They are the instructions listed in Sections 7.6.1.1, 7.6.1.2.1, and 7.6.1.13 through .

A floating-point number consists of a signed exponent and a signed significand. The quantity expressed by this number is the product of the significand and the number 2^{exponent}. Encodings are provided in the data format to represent finite numeric values, ±Infinity, and values that are "Not a Number" (NaN). Operations involving infinities produce results obeying traditional mathematical conventions. NaNs have no mathematical interpretation. Their encoding permits a variable diagnostic information field. NaNs might be used to indicate such things as uninitialized variables and can be produced by certain invalid operations.

There is one class of exceptional events that occur during instruction execution that is unique to Vector-Scalar Extension and Floating-Point: the Floating-Point Exception. Floating-point exceptions are signaled with bits set in the FPSCR. They can cause the system floating-point enabled exception error handler to be invoked, precisely or imprecisely, if the proper control bits are set.

Floating-Point Exceptions

The following floating-point exceptions are detected by the processor:

_	Invalid Operation exception	(VX)
	SNaN	(VXSNAN)
	Infinity - Infinity	(VXISI)
	Infinity÷Infinity	(VXI DI)
	Zero÷Zero	(VXZDZ)
	Infinity×Zero	(VXIMZ)
	Invalid Compare	(VXVC)
	Software-Defined Condition	(VXSOFT)
	Invalid Square Root	(VXSQRT)
	Invalid Integer Convert	(VXCVI)
_	Zero Divide exception	(ZX)
_	Overflow exception	(0X)
_	Underflow exception	(UX)
_	Inexact exception	(XX)

Each floating-point exception, and each category of Invalid Operation exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. See Section 7.2.2, "Floating-Point Status and Control Register" on page 509 for a description of these exception and enable bits, and Section 7.3.3, "VSX Floating-Point Execution Models" on page 527 for a detailed discussion of floating-point exceptions, including the effects of the enable bits.

7.3.2 **VSX Floating-Point Data**

7.3.2.1 **Data Format**

This architecture defines the representation of a floating-point value in five different binary fixed-length formats, 16-bit half-precision format, 16-bit bfloat16 format, 32-bit single-precision format, double-precision format, and 128-bit quad-precision format. The half-precision format is used for half-precision floating-point data in storage and registers. The bfloat16 format is used for bfloat16 floating-point data in storage and registers. The single-precision format is used for single-precision floating-point data in storage and registers. The double-precision format is used for double-precision floating-point data in storage and registers. The quad-precision format is used for quad-precision floating-point data in storage and registers.

The lengths of the exponent and the fraction fields differ between these five formats. The structure of the half-precision, bfloat16, single-precision, double-precision, and quad-precision formats is shown

Figure 109, Figure 111, Figure 112, Figure 113, and Figure 113, respectively.

Values in floating-point format are composed of three fields:

S sign bit EXP exponent+bias FRACTI ON fraction

Representation of numeric values in the floating-point formats consists of a sign bit (S), a biased exponent (EXP), and the fraction portion (FRACTION) of the significand. The significand consists of a leading implied bit concatenated on the right with the FRACTION. This leading implied bit is 1 for normalized numbers and 0 for denormalized (subnormal) numbers or zero and is located in the unit bit position (that is, the first bit to the left of the binary point). Values representable within the three floating-point formats can be specified by the parameters listed in Table 3.




Figure 109. Binary floating-point half-precision format (binary16)




Figure 110. Binary floating-point bfloat16 format (bfloat16)



Figure 111. Binary floating-point single-precision format (binary 32)




Figure 112. Binary floating-point double-precision format (binary64)




Figure 113. Binary floating-point quad-precision format (binary128)

	bfloat16	binary16	binary32	binary64	binary128
Exponent Bias	+127	+15	+127	+1023	+16383
Maximum Exponent (Emax)	+127	+15	+127	+1023	+16383
Minimum Exponent (Emi n)	-126	-14	-126	-1022	-16382
Widths (bits):					
Format	16	16	32	64	128
Sign	1	1	1	1	1
Exponent	8	5	8	11	15
Fraction	7	10	23	52	112
Significand	8	11	24	53	113
Nmax	(1-2 ⁻⁸) x 2 ¹²⁸ 3.4 x 10 ³⁸	$(1-2^{-11}) \times 2^{16}$ 6.6×10^4	(1-2 ⁻²⁴) x 2 ¹²⁸ 3.4 x 10 ³⁸	(1-2 ⁻⁵³) x 2 ¹⁰²⁴ 1.8 x 10 ³⁰⁸	(1-2 ⁻¹¹³) x 2 ¹⁶³⁸ 1.2 x 10 ⁴⁹³²
Nmi n	1.0 x 2 ⁻¹²⁶ 1.2 x 10 ⁻³⁸	1.0 × 2 ⁻¹⁴ 6.1 × 10 ⁻⁵	1.0 x 2 ⁻¹²⁶ 1.2 x 10 ⁻³⁸	1.0 x 2 ⁻¹⁰²² 2.2 x 10 ⁻³⁰⁸	1.0 x 2 ⁻¹⁶³⁸² 3.4 x 10 ⁻⁴⁹³²
Dmi n	1.0 x 2 ⁻¹³³ 9.2 x 10 ⁻⁴¹	1.0×2^{-24} 6.0×2^{-8}	1.0 x 2 ⁻¹⁴⁹ 1.4 x 10 ⁻⁴⁵	1.0 x 2 ⁻¹⁰⁷⁴ 4.9 x 10 ⁻³²⁴	1.0 x 2 ⁻¹⁶⁴⁹⁴ 6.5 x 10 ⁻⁴⁹⁶⁶
≈ Value is approximate Dmi nSmallest (in magnitude) NmaxLargest (in magnitude) r Nmi nSmallest (in magnitude)	epresentable numb	er.			

Table 3. Binary floating-point fields

7.3.2.2 Value Representation

This architecture defines numeric and nonnumeric values representable within each of the three supported formats. The numeric values approximations to the real numbers and include the normalized numbers, denormalized numbers, and zero values. The nonnumeric values representable are the infinities and the Not a Numbers (NaNs). The infinities are adjoined to the real numbers, but are not numbers themselves, and the standard rules of arithmetic do not hold when they are used in an operation. They are related to the real numbers by order alone. It is possible however to define restricted operations among numbers and infinities as defined below. The relative location on the real number line for each of the defined entities is shown in Figure 114.

Figure 114.Approximation to real numbers

The NaNs are not related to the numeric values or infinities by order or value but are encodings used to convey diagnostic information such as the representation of uninitialized variables.

The following is a description of the different floating-point values defined in the architecture:

Binary floating-point numbers

Machine representable values used as approximations to real numbers. Three categories of numbers are supported: normalized numbers, denormalized numbers, and zero values.

Normalized numbers (±NOR)

These are values that have a biased exponent value in the range:

1 to 30 in half-precision format

1 to 254 in bfloat16 format

1 to 254 in single-precision format

1 to 2046 in double-precision format

1 to 32766 in quad-precision format

They are values in which the implied unit bit is 1. Normalized numbers are interpreted as follows:

NOR =
$$(-1)^s \times 2^E \times (1. fraction)$$

where s is the sign, E is the unbiased exponent, and 1. fraction is the significand, which is composed of a leading unit bit (implied bit) and a fraction part.

Zero values (±0)

These are values that have a biased exponent value of zero and a fraction value of zero. Zeros can have a positive or negative sign. The sign of zero is ignored by comparison operations (that is, comparison regards +0 as equal to -0).

Denormalized numbers (±DEN)

These are values that have a biased exponent value of zero and a nonzero fraction value. They are nonzero numbers smaller in magnitude than the representable normalized numbers. They are values in which the implied unit bit is 0. Denormalized numbers are interpreted as follows:

DEN =
$$(-1)^s \times 2^{Emin} \times (0. fraction)$$

where Emin is the minimum representable exponent value.

-14 for half-precision

-126 for bfloat16

-126 for single-precision

-1022 for double-precision

-16382 for quad-precision.

Infinities (±INF)

These are values that have the maximum biased exponent value:

31 in half-precision format

255 in bfloat16 format

255 in single-precision format

2047 in double-precision format

32767 in quad-precision format

and a zero fraction value. They are used to approximate values greater in magnitude than the maximum normalized value.

Infinity arithmetic is defined as the limiting case of real arithmetic, with restricted operations defined among numbers and infinities. Infinities and the real numbers can be related by ordering in the affine sense:

-Infinity < every finite number < +Infinity

Arithmetic on infinities is always exact and does not signal any exception, except when an exception occurs due to the invalid operations as described in Section 7.4.1 , "Floating-Point Invalid Operation Exception" on page 533.

For comparison operations, +Infinity compares equal to +Infinity and -Infinity compares equal to -Infinity.

Not a Numbers (NaNs)

These are values that have the maximum biased exponent value and a nonzero fraction value. The sign bit is ignored (that is, NaNs are neither positive nor negative). If the high-order bit of the fraction field is 0, the NaN is a *Signaling NaN*; otherwise it is a *Quiet NaN*.

Signaling NaNs are used to signal exceptions when they appear as operands of computational instructions.

Quiet NaNs are used to represent the results of certain invalid operations, such as invalid arithmetic operations on infinities or on NaNs, when Invalid Operation exception is disabled (VE=0). Quiet NaNs propagate through all floating-point operations except ordered comparison and conversion to integer. Quiet NaNs do not signal exceptions, except for ordered comparison and conversion to integer operations. Specific encodings in QNaNs can thus be preserved through a sequence of floating-point operations, and used to convey diagnostic information to help identify results from invalid operations.

Assume the following generic arithmetic templates.

```
f(src1, src3, src2)
  ex: resul t = (src1 x src3) - src2
f(src1, src2)
  ex: resul t = src1 x src2
  ex: resul t = src1 + src2
f(src1)
  ex: resul t = f(src1)
```

When a QNaN is the result of a floating-point operation because one of the operands is a NaN or because a QNaN was generated due to a trap-disabled Invalid Operation exception, the following rule is applied to determine the NaN with the high-order fraction bit set to 1 that is to be stored as the result.

```
if src1 is a NaN
  then result = Quiet(src1)
else if src2 is a NaN (if there is a src2)
  then result = Quiet(src2)
else if src3 is a NaN (if there is a src3)
    then result = Quiet(src3)
else if disabled invalid operation exception
    then result = generated QNaN
```

where Quiet(x) means x if x is a QNaN and x converted to a QNaN if x is an SNaN. Any instruction that generates a QNaN as the result of a disabled Invalid Operation exception generates the value.

0x7E00 for half-precision results.

0x7FC0 for bfloat16 results,

0x7FC0_0000 for single-precision results,

0x7FF8_0000_0000_0000 for double-precision results.

0x7FFF_8000_0000_0000_0000_0000_0000 for quad-precision results.

Note that the M-form multiply-add-type instructions use the B source operand to specify src3 and the T target operand to specify src2, whereas A-form multiply-add-type instructions use the B source operand to specify src2 and the T target operand to specify src3.

A double-precision NaN is considered to be representable in single-precision format if and only if the low-order 29 bits of the double-precision NaN's fraction are zero.

7.3.2.3 Sign of Result

The following rules govern the sign of the result of an arithmetic, rounding, or conversion operation, when the operation does not yield an exception. They apply even when the operands or results are zeros or infinities.

The sign of the result of an add operation is the sign of the operand having the larger absolute value. If both operands have the same signs, the sign of the result of an add operation is the same as the sign of the operands. The sign of the result of the subtract operation x-y is the same as the sign of the result of the add operation x+(-y). When the sum of two operands with opposite sign, or the difference of two operands with the same signs, is exactly zero, the sign of the result is positive in all rounding modes except Round toward -Infinity, in which mode the sign is negative.

- The sign of the result of a multiply or divide operation is the Exclusive OR of the signs of the operands.
- The sign of the result of a Square Root or Reciprocal Square Root Estimate operation is always positive, except that the square root of -0 is -0 and the reciprocal square root of -0 is -Infinity.
- The sign of the result of a Convert From Integer or Round to Floating-Point Integer operation is the sign of the operand being converted.

For the *Multiply-Add* instructions, the rules given above are applied first to the multiply operation and then to the add or subtract operation (one of the inputs to the add or subtract operation is the result of the multiply operation).

7.3.2.4 Normalization and Denormalization

The intermediate result of an arithmetic instruction can require normalization and/or denormalization as described below. Normalization and denormalization do not affect the sign of the result.

When an arithmetic or rounding instruction produces an intermediate result which carries out of the significand, or in which the significand is nonzero but has a leading zero bit, it is not a normalized number and must be normalized before it is stored. For the carry-out case, the significand is shifted right one bit, with a one shifted into the leading significand bit, and the exponent is incremented by one. For the leading-zero case, the significand is shifted left while decrementing its exponent by one for each bit shifted, until the leading significand bit becomes one. The Guard bit and the Round bit (see Section 7.3.3.1, "VSX Execution Model for IEEE Operations" on page 527) participate in the shift with zeros shifted into the Round bit. The exponent is regarded as if its range were unlimited.

After normalization, or if normalization was not required, the intermediate result can have a nonzero significand and an exponent value that is less than the minimum value that can be represented in the format specified for the result. In this case, the intermediate result is said to be "Tiny" and the stored result is determined by the rules described in Section 7.4.4,

"Floating-Point Underflow Exception" on page 554. These rules can require denormalization.

A number is denormalized by shifting its significand right while incrementing its exponent by 1 for each bit shifted, until the exponent is equal to the format's minimum value. If any significant bits are lost in this shifting process, "Loss of Accuracy" has occurred (See Section 7.4.4, "Floating-Point Underflow Exception" on page 554) and Underflow exception is signaled.

Engineering Note

When denormalized numbers are operands of multiply, divide, and square root operations, some implementations might prenormalize the operands internally before performing the operations.

7.3.2.5 Data Handling and Precision

Scalar double-precision floating-point data is represented in double-precision format in VSRs and storage.

Vector double-precision floating-point data is represented in double-precision format in VSRs and storage.

Scalar single-precision floating-point data is represented in double-precision format in VSRs and in single-precision format in storage.

Vector single-precision floating-point data is represented in single-precision format in VSRs and storage.

Double-precision operands may be used as input for double-precision scalar arithmetic operations.

Double-precision operands may be used as input for single-precision scalar arithmetic operations when trapping on overflow and underflow exceptions is disabled.

Single-precision operands may be used as input for double-precision and single-precision scalar arithmetic operations.

Double-precision operands may be used as input for double-precision vector arithmetic operations.

Single-precision operands may be used as input for single-precision vector arithmetic operations.

Instructions are also provided for manipulations which do not require double-precision or single-precision. In addition, instructions are provided to access an integer representation in GPRs.

Half-Precision Operands

Instructions are provided to convert between half-precision and single-precision formats for vector data in VSRs and between half-precision and double-precision formats for scalar data. Note that scalar double-precision format is identical to scalar single-precision format.

An instruction is provided to explicitly convert half-precision format operands in a VSR to single-precision format. Scalar single-precision floating-point is enabled with six types of instruction.

 VSX Scalar Convert Half-Precision to Double-Precision format XX2-form

The half-precision floating-point value in the rightmost halfword in doubleword element 0 of the source VSR is placed into the doubleword element 0 of the target VSR in double-precision format.

VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form

The double-precision value in doubleword element 0 of the source VSR is rounded to to half-precision, checking the exponent for half-precision range and handling any exceptions according to respective enable bits, and places the result into the rightmost halfword of doubleword element 0 of the target VSR in half-precision format.

Source operand values greater in magnitude than 2³⁹ when Overflow is enabled (0E=1) produce undefined results because the value cannot be scaled into the half-precision normalized range.

Source operand values smaller in magnitude than 2^{-38} when Underflow is enabled (UE=1) produce undefined results because the value cannot be scaled into the half-precision normalized range.

3. VSX Vector Convert Half-Precision to Single-Precision format XX2-form

The half-precision floating-point value in the rightmost halfword of each word element of the source VSR is placed into the corresponding word element of the target VSR in single-precision format.

4. VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form

The single-precision floating-point value in each word element i of the source VSR is rounded to half-precision and placed into the rightmost

halfword of the corresponding word element of the target VSR in half-precision format.

bfloat16 Operands

Instructions are provided to convert between bfloat16 and single-precision formats for vector data in VSRs.

An instruction is provided to explicitly convert bfloat16 format operands in a VSR to single-precision format.

1. VSX Vector Convert Half-Precision to Single-Precision format XX2-form

The bfloat16 floating-point value in the rightmost halfword of each word element of the source VSR is placed into the corresponding word element of the target VSR in single-precision format.

VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form

The single-precision floating-point value in each word element i of the source VSR is rounded to bfloat16 precision and placed into the rightmost halfword of the corresponding word element of the target VSR in bfloat16 format.

Single-Precision Operands

For single-precision scalar data, a conversion from single-precision format to double-precision format is performed when loading from storage into a VSR and a conversion from double-precision format to single-precision format is performed when storing from a VSR to storage. No floating-point exceptions are caused by these instructions.

Instructions are provided to convert between single-precision and double-precision formats for scalar and vector data in VSRs.

An instruction is provided to explicitly convert a double format operand in a VSR to single-precision. Scalar single-precision floating-point is enabled with six types of instructions.

1. Load VSX Scalar Single-Precision

[p]Ixssp and Ixsspx access a floating-point operand in single-precision format in storage, converts it to double-precision format, and loads it into a VSR. No floating-point exceptions are caused by these instructions.

VSX Scalar Round to Single-Precision XX2-form

xsrsp rounds a double-precision operand to single-precision, checking the exponent for single-precision range and handling any

exceptions according to respective enable bits, and places that operand into a VSR in double-precision format. For results produced by single-precision arithmetic instructions, single-precision loads, and other instances of *xsrsp*, *xsrsp* does not alter the value. Values greater in magnitude than 2³¹⁹ when Overflow is enabled (0E=1) produce undefined results because the value cannot be scaled back into the normalized range. Values smaller in magnitude than 2⁻³¹⁸ when Underflow is enabled (UE=1) produce undefined results because the value cannot be scaled back into the normalized range.

3. VSX Scalar Convert Single-Precision to Double-Precision format

VSX Scalar Convert Single-Precision to Double-Precision format XX2-form (xscvspdp) accesses a floating-point operand in single-precision format from word element 0 of the source VSR, converts it to double-precision format, and places it into doubleword element 0 of the target VSR.

VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling XX2-form (xscvspdpn) accesses a floating-point operand in single-precision format from word element 0 of the source VSR, converts it to double-precision format, and places it into doubleword element 0 of the target VSR. xscvspdpn does not set any exception status (i.e., VXSNAN).

4. VSX Scalar Convert Double-Precision to Single-Precision format [Non-Signalling]

VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form (xscvdpsp) rounds the double-precision floating-point value in doubleword element 0 of the source VSR to single-precision, and places the result into word elements 0 and 1 of the target VSR in single-precision format. This function would be used to port scalar floating-point data to a format compatible for single-precision vector operations. Values greater in magnitude than 2319 when Overflow is enabled (0E=1) produce undefined results because the value cannot be scaled back into the normalized range. Values smaller in magnitude than 2-318 when Underflow is enabled (UE=1) produce undefined results because the value cannot be scaled back into the normalized range.

VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form (xscvdpspn) directly converts the single-precision floating-point value represented in double-precision format in doubleword element 0 of the source VSR to single-precision format, without rounding, and places the result into word elements 0 and 1 of the target VSR in single-precision format. xscvdpspn does not set any exception status (i.e., VXSNAN).

VSX Scalar Single-Precision Arithmetic^[1]

This form of instruction takes operands from the VSRs in double format, performs the operation as if it produced an intermediate result having infinite precision and unbounded exponent range, and then coerces this intermediate result to fit in single-precision format. Status bits, in the FPSCR and optionally in the Condition Register, are set to reflect the single-precision result. The result is then placed into the target VSR in double-precision format. The result lies in the range supported by the single format.

If any input value is not representable in single-precision format and either 0E=1 or UE=1, the result placed into the target VSR and the setting of status bits in the FPSCR are undefined.

For **xsresp** or **xsrsqrtesp**, if the input value is finite and has an unbiased exponent greater than +127, the input value is interpreted as an Infinity.

6. Store VSX Scalar Single-Precision

Store VSX Scalar Single-Precision DS-form Prefixed Store VSX Scalar Single-Precision 8LS:D-form (pstxssp), Store VSX Scalar Single-Precision Indexed X-form (stxsspx) convert a single-precision value is in double-precision format single-precision format and stores that operand into storage. No floating-point exceptions are caused by these instructions. (The value being stored is effectively assumed to be the result of an instruction of one of the preceding five types.)

When the result of a Load VSX Scalar Single-Precision (Ixsspx), a VSX Scalar Round to Single-Precision (xsrsp), or a VSX Scalar Single-Precision Arithmetic instruction is stored in a VSR, the low-order 29 bits of FRACTI ON are zero.

VSX Scalar Single-Precision Arithmetic instructions: xsaddsp, xsdivsp, xsmulsp, xsresp, xssubsp, xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp, xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

Programming Note -

VSX Scalar Round to Single-Precision (xsrsp) is provided to allow value conversion from double-precision to single-precision with appropriate exception checking and rounding. xsrsp should be used to convert double-precision floating-point values to single-precision values prior to storing them into single format storage elements or using them as operands for single-precision arithmetic instructions. Values produced by single-precision load and arithmetic instructions are already single-precision values and can be stored directly into single format storage elements, or used directly as operands for single-precision arithmetic instructions, without preceding the store, or the arithmetic instruction, by an xsrsp.

- Programming Note -

A single-precision value can be used in double-precision scalar arithmetic operations.

Except for xsresp or xsrsqrtesp, any double-precision value can be used in single-precision scalar arithmetic operations when 0E=0 and UE=0. When 0E=1 or UE=1, or if the instruction is xsresp or xsrsqrtesp, source operands must be respresentable in single-precision format.

Some implementations may execute single-precision arithmetic instructions faster than double-precision arithmetic instructions. Therefore, if double-precision accuracy is not required, single-precision data and instructions should be used.

Programming Note -

Both single-precision and double-precision forms are provided for most scalar floating-point instructions. Some scalar floating-point instructions are only provided in double-precision form since their operation is identical to the equivalent scalar single-precision operation.

Of the operations for which only a double-precision form of the instruction is provided,

- instructions that return the absolute value, the negative absolute value, or the negated value (xsnabsdp, xsabsdp, xsnegdp) can be used to perform these operations on scalar single-precision operands,
- instructions that perform a comparison (xscmpodp, xscmpudp) can be used to perform these operations on scalar single-precision operands,
- instructions that determine the maximum (xsmaxdp) or minimum (xsmindp) can be used to perform these operations on scalar single-precision operands, and
- instructions that perform an extraction or insertion of the exponent or significand (xscmpexpdp, xsiexpdp, xststdcdp, xststdcsp, xsxexpdp, xsxsigdp) can be used to perform these operations on scalar single-precision operands.

Integer-Valued Operands

Instructions are provided to round floating-point operands to integer values in floating-point format. To facilitate exchange of data between the floating-point and integer processing, instructions are provided to convert between floating-point double and single-precision format and integer word and doubleword format in a VSR. Computation on integer-valued operands can be performed using arithmetic instructions of the required precision. (The results might not be integer values.) The three groups of instructions provided specifically to support integer-valued operands are described below.

1. Rounding to a floating-point integer

VSX Scalar Round to Double-Precision Integer^[1] instructions round a double-precision operand to an integer value in double-precision format. These instructions can also be used for single-precision operands represented in double-precision format.

VSX Vector Round to Double-Precision Integer [1] instructions round each double-precision vector operand element to an integer value in double-precision format.

VSX Vector Round to Single-Precision Integer^[2] instructions round each single-precision vector operand element to an integer value in single-precision format.

Except for xsrdpic, xvrdpic, and xvrspic, rounding is performed using the rounding mode specified by the opcode. For xsrdpic, xvrdpic, and xvrspic, rounding is performed using the rounding mode specified by RN.

Integer^[3] Round to Floating-Point instructions can cause Invalid Operation (VXSNAN) exceptions.

xsrdpic, xvrdpic, and xvrspic can also cause Inexact exception.

See Sections 7.3.2.6 and 7.3.3.1 for more information about rounding.

Converting floating-point format to integer format

VSX Scalar Double-Precision to Integer Format Conversion^[4] instructions convert double-precision operand to 32-bit or 64-bit signed or unsigned integer format. These instructions can also be used for single-precision operands represented in double-precision format.

VSX Vector Double-Precision to Integer Format Conversion^[5] instructions convert either double-precision or single-precision vector operand elements to 32-bit or 64-bit signed or unsigned integer format.

VSX Single-Precision Vector to Integer Doubleword Format Conversion^[6] instructions converts the single-precision value in each odd-numbered word element of the source vector operand to a 64-bit signed or unsigned integer format.

VSX Vector Single-Precision to Integer Word Format Conversion[7] instructions converts the single-precision value in each word element of the source vector operand to either a 32-bit signed or unsigned integer format.

Rounding is performed using Round Towards Zero rounding mode. These instructions can cause Invalid Operation (VXSNAN, VXCVI) and Inexact exceptions.

Converting integer format to floating-point format

VSX Scalar Integer Doubleword Conversion^[8] Double-Precision **Format** instructions convert a 64-bit signed or unsigned integer to a double-precision floating-point value and returns the result in double-precision format.

VSX Scalar Integer Doubleword Single-Precision Format Conversion^[9] instructions converts a 64-bit signed or unsigned integer to a single-precision floating-point value and returns the result in double-precision format.

VSX Vector Doubleword Integer Conversion^[10] Double-Precision **Format** instructions converts the 64-bit signed or unsigned integer in each doubleword element in the source vector operand to double-precision floating-point format.

VSX Vector Integer Doubleword Conversion[11] **Format** Single-Precision

VSX Scalar Round to Double-Precision Integer instructions: xsrdpi, xsrdpip, xsrdpim, xsrdpiz, xsrdpic

VSX Vector Round to Double-Precision Integer instructions: xvrdpi, xvrdpip, xvrdpim, xvrdpiz, xvrdpic

VSX Vector Round to Single-Precision Integer instructions: xvrspi, xvrspip, xvrspim, xvrspiz, xvrspic

VSX Round to Floating-Point Integer instructions: xsrdpi, xsrdpip, xsrdpip,

VSX Scalar Double-Precision to Integer Format Conversion instructions: xscvdpsxds, xscvdpsxws, xscvdpuxds, xscvdpuxws

VSX Vector Double-Precision to Integer Format Conversion instructions:

xvcvdpsxds, xvcvdpsxws, xvcvdpuxds, xvcvdpuxws

VSX Vector Single-Precision to Integer Doubleword Format Conversion instructions: xvcvspsxds, xvcvspuxds

VSX Vector Single-Precision to Integer Word Format Conversion instructions: xvcvspsxws, xvcvspuxws

VSX Scalar Integer Doubleword to Double-Precision Format Conversion instructions:

xscvsxddp, xscvuxddp VSX Scalar Integer Doubleword to Single-Precision Format Conversion instructions: xscvsxdsp, xscvuxdsp

VSX Vector Integer Doubleword to Double-Precision Format Conversion instructions: xscvsxddp, xscvuxddp

^{11.} VSX Vector Integer Doubleword to Single-Precision Format Conversion instructions: xscvsxdsp, xscvuxdsp

instructions convert the 64-bit signed or unsigned integer in each doubleword element in the source vector operand to single-precision floating-point format.

VSX Vector Integer Word to Single-Precision Format Conversion^[1] instructions convert the 32-bit signed or unsigned integer in each word element in the source vector operand to single-precision floating-point format.

Rounding is performed using the rounding mode specificed in RN. Because of the limitations of the source format, only an Inexact exception can be generated.

7.3.2.6 Rounding

The material in this section applies to operations that have numeric operands (that is, operands that are not infinities or NaNs). Rounding the intermediate result of such an operation can cause an Overflow exception, an Underflow exception, or an Inexact exception. The remainder of this section assumes that the operation causes no exceptions and that the result is numeric. See Section 7.3.2.2, "Value Representation" and Section 7.4, "VSX Floating-Point Exceptions" for the cases not covered here.

The floating-point arithmetic, and rounding and conversion instructions round their intermediate results. With the exception of the estimate instructions, these instructions produce an intermediate result that can be regarded as having unbounded precision and exponent range. All but two groups of these instructions normalize or denormalize the intermediate result prior to rounding and then place the final result into the target element of the target VSR in half-precision, bfloat16, single-precision, double-precision, or quad-precision format.

The scalar round to double-precision integer, vector round to double-precision integer, and convert double-precision to integer instructions with biased exponents ranging from 1022 through 1074 are prepared for rounding by repetitively shifting the significand right one position and incrementing the biased exponent until it reaches a value of 1075. (Intermediate results with biased exponents 1075 or larger are already integers, and with biased exponents 1021 or less round to zero.) After rounding, the final result for round to double-precision integer instructions is normalized and put in double-precision format, and, for the convert double-precision to integer instructions, is converted to a signed or unsigned integer.

The vector round to single-precision integer and vector convert single-precision to integer instructions with biased exponents ranging from 126 through 178 are prepared for rounding by repetitively shifting the significand right one position and incrementing the biased exponent until it reaches a value of 179. (Intermediate results with biased exponents 179 or larger are already integers, and with biased exponents 125 or less round to zero.) After rounding, the final result for vector round to single-precision integer is normalized and put in double-precision format, and for vector convert single-precision to integer is converted to a signed or unsigned integer.

FR and FI generally indicate the results of rounding. Each of the scalar instructions which rounds its intermediate result sets these bits. There are no vector instructions that modify FR and FI. If the fraction is incremented during rounding, FR is set to 1, otherwise FR is set to 0. If the result is inexact, FI is set to 1, otherwise FI is set to zero. The scalar round to double-precision integer instructions are exceptions to this rule, setting FR and FI to 0. The scalar double-precision estimate instructions set FR and FI to undefined values. The remaining scalar floating-point instructions do not alter FR and FI.

Four user-selectable rounding modes are provided through the Floating-Point Rounding Control field in the FPSCR. See Section 7.2.2, "Floating-Point Status and Control Register" on page 509. These are encoded as follows.

RN	Rounding Mode
00	Round to Nearest Even
01	Round towards Zero
10	Round towards +Infinity
11	Round towards -Infinity

A fifth rounding mode is provided in the round to floating-point integer instructions (Section 7.6.1.8.2 on page 578), Round to Nearest Away.

A sixth rounding mode is provided in the quad-precision floating-point instructions, Round to Odd.

VSX Vector Integer Word to Single-Precision Format Conversion instructions: xscvsxwsp, xscvuxwsp

Programming Note

Round to Odd rounding mode is useful when the results of a Quad-Precision Arithmetic instruction are required to be rounded to a shorter precision while avoiding a double rounding error. In this case, the rounding mode of the Quad-Precision Arithmetic instruction is overridden as Round To Odd by setting the R0 bit in the instruction encoding to 1, then the result of that Quad-Precision Arithmetic instruction can be rounded to the desired shorter precision using the rounding mode specified in RN by following with a VSX Scalar Round Quad-Precision to Double-Extended-Precision for 15-bit exponent range and 64-bit significand precision, VSX Scalar Round Quad-Precision to Double-Precision for 11-bit exponent range and 53-bit significand precision, or VSX Scalar Round Quad-Precision to Single-Precision for 8-bit exponent range and 24-bit significand precision. For example,

```
xsaddqpo
          Tx, A, B
                         ; use Round to Odd override (RO=1)
           Tdxp, Tx
                         ; final QP result rounded to DXP
xsrqpxp
```

To return a quad-precision result rounded to double-precision requires a 3-instruction sequence,

```
xsaddqpo
           Tx, A, B
                         ; use Round to Odd override (RO=1)
                         ; QP result rounded & converted to DP
           Temp, Tx
xscvqpdp
xscvdpqp
          Tdp, Temp
                         ; final QP result rounded to DP
```

To return a quad-precision result rounded to single-precision requires a 4-instruction sequence,

```
Tx, A, B
              ; use Round to Odd override (RO=1)
```

xscvqpdpo Temp, Tx ; QP result rounded to DP using Round to Odd & converted to DP format


; DP result is rounded to SP xsrsp Temp, Temp xscvdpap Tsp, Temp : final QP result rounded to SP

Let Z be the intermediate arithmetic result or the operand of a convert operation. If Z can be represented exactly in the target format, the result in all rounding modes is Z as represented in the target format. If Z cannot be represented exactly in the target format, let Z1 and Z2 bound Z as the next larger and next smaller numbers representable in the target format. Then Z1 or Z2 can be used to approximate the result in the target format.

Figure 115 shows the relation of Z, Z1, and Z2 in this case. The following rules specify the rounding in the four modes.

See Section 7.3.3.1, "VSX Execution Model for IEEE Operations" on page 527 for a detailed explanation of rounding.

Figure 115 also summarizes the rounding actions for floating-point intermediate result for all supported rounding modes.



Round to Nearest Away

Choose Z if Z is representable in the target precision.

Otherwise, choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the one that is furthest away from 0.

Round to Nearest Even

Choose Z if Z is representable in the target precision.

Otherwise, choose the value that is closer to Z (Z1 or Z2). In case of a tie, choose the one that is even (least significant bit is 0).

Round to Odd

Choose Z if Z is representable in the target precision.

Otherwise, choose the value (Z1 or Z2) that is odd (least significant bit is 1).

Round toward Zero

Choose Z if Z is representable in the target precision.

Otherwise, choose the smaller in magnitude (Z1 or Z2).

Round toward +Infinity

Choose Z if Z is representable in the target precision.

Otherwise, choose Z1.

Round toward -Infinity

Choose Z if Z is representable in the target precision.

Otherwise, choose Z2.

Figure 115. Selection of Z1 and Z2

7.3.3 VSX Floating-Point Execution Models

All implementations of this architecture must provide the equivalent of the following execution models to ensure that identical results are obtained.

Special rules are provided in the definition of the computational instructions for the infinities, denormalized numbers and NaNs. The material in the remainder of this section applies to instructions that have numeric operands and a numeric result (that is, operands and result that are not infinities or NaNs), and that cause no exceptions. See Section 7.3.2.2 and Section 7.3.3 for the cases not covered here.

Although the double-precision format specifies an 11-bit exponent, exponent arithmetic makes use of two additional bits to avoid potential transient overflow and underflow conditions. One extra bit is required when denormalized double-precision numbers are prenormalized. The second bit is required to permit the computation of the adjusted exponent value in the following cases when the corresponding exception enable bit is 1:

- Underflow during multiplication using a denormalized operand.
- Overflow during division using a denormalized divisor.
- Undeflow during division using denormalized dividend and a large divisor.

The IEEE standard includes 32-bit and 64-bit arithmetic. The standard requires that single-precision arithmetic be provided for single-precision operands.

VSX defines both scalar and vector double-precision floating-point operations to operate only on double-precision operands. VSX also defines vector single-precision floating-point operations to operate only on single-precision operands.

7.3.3.1 VSX Execution Model for IEEE Operations

IEEE-conforming significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0: p-1 comprise the significand of the intermediate result (where p is the length of the significand).



Figure 116.IEEE quad-precision (binary128) floating-point execution model (p=113)



Figure 117.IEEE double-extended-precision floating-point execution model (p=64)




Figure 118.IEEE double-precision (binary64) floating-point execution model (p=53)



Figure 119.IEEE single-precision (binary32) floating-point execution model (p=24)

The S bit is the sign bit.

The C bit is the carry bit, which captures the carry out of the significand.

The L bit is the leading unit bit of the significand, which receives the implicit bit from the operand.

For the quad-precision execution model, FRACTION is a 112-bit field that accepts the fraction of the operand.

For the double-extended-precision execution model, FRACTI ON is a 63-bit field that accepts the fraction of the operand. This model is used only by the VSX Scalar Round to Double-Extended-Precision instruction.

For the double-precision execution model, FRACTION is a 52-bit field that accepts the fraction of the operand.

For the single-precision execution model, FRACTI ON is a 23-bit field that accepts the fraction of the operand.

The Guard (G), Round (R), and Sticky (X) bits are extensions to the low-order bits of the accumulator to provide the effect of an unbounded significand. The G and R bits are required for postnormalization of the result. The G, R, and X bits are required during rounding to determine if the intermediate result is equally near the two nearest representable values. The X bit serves as an extension to the G and R bits by representing the logical OR of all bits that appear to the low-order side of the R bit, resulting from either shifting the accumulator right or to other generation of low-order result bits. The G and R bits participate in the left shifts with zeros being shifted into the R bit. Table 4 shows the significance of the G, R, and X bits with respect to the intermediate result (LR), the representable number

next lower in magnitude (NL), and the representable number next higher in magnitude (NH).

G	R	Х	Interpretation
0	0	0	IR is exact
0	0	1	IR closer to NL
0	1	0	
0	1	1	
1	0	0	IR midway between NL and NH
1	0	1	IR closer to NH
1	1	0	
1	1	1	

Table 4. Interpretation of G, R, and X bits

Table 5 shows the positions of the Guard, Round, and Sticky bits for quad-precision, double-extended precision, double-precision and single-precision floating-point numbers relative to the accumulator illustrated in Figures 116, 117, 118, and 119.

Format	Guard	Round	Sticky
Double	G bit	R bit	X bit
Single	24	25	OR of bits 26:52, G, R, X

Table 5. Location of the Guard, Round, and Sticky bits in the IEEE execution model

The significand of the intermediate result is prepared for rounding by shifting its contents right, if required, until the least significant bit to be retained is in the low-order bit position of the fraction.

Six rounding modes are provided as described in Section 7.3.2.6, "Rounding" on page 524. The rules for rounding in each mode are as follows.

- Round to Nearest Even

If I R is exact, choose I R.

Otherwise, if I R is closer to NL, choose NL.

Otherwise, if I R is closer to NH, choose NH.

Otherwise, if I R is midway between NL and NH, choose whichever of NL and NH is even.

Round towards Zero

If IR is exact, choose IR. Otherwise, choose NL.

- Round towards + Infinity

If IR is exact, choose IR.
Otherwise, if positive, choose NH.
Otherwise, if negative, choose NL.

- Round towards - Infinity

If I R is exact, choose I R.
Otherwise, if positive, choose NL.
Otherwise, if negative, choose NH.

- Round to Nearest Away

If IR is exact, choose IR. Otherwise, if G=0, choose NL. Otherwise, if G=1, choose NH.

- Round to Odd

If I R is exact, choose I R. Otherwise, choose NL, and if G=1, R=1, or X=1, the least-significant bit of the result is set to 1.

Four of the rounding modes are user-selectable through RN.

RN	Rounding Mode
0b00	Round to Nearest Even
0b01	Round toward Zero
0b10	Round toward +Infinity
0b11	Round toward -Infinity

Round to Nearest Away is provided in the *VSX Round* to *Floating-Point Integer* instructions (Section 7.6.1.8.2 on page 578).

Round to Odd is provided in the *VSX Quad-Precision Floating-Point Arithmetic* instructions as an override to the rounding mode selected by RN with the rules for rounding as follows.

If G=1, R=1, or X=1, the result is inexact.

If rounding results in a carry into C, the significand is shifted right one position and the exponent is incremented by one. This yields an inexact result, and possibly also exponent overflow. Fraction bits are stored to the target VSR.

7.3.3.2 VSX Execution Model for Multiply-Add Type Instructions

This architecture provides a special form of instruction that performs up to three operations in one instruction (a multiplication, an addition, and a negation). With this added capability comes the special ability to produce a more exact intermediate result as input to the rounder. 32-bit arithmetic is similar, except that the FRACTION field is smaller.

Multiply-add significand arithmetic is considered to be performed with a floating-point accumulator having the following format, where bits 0:106 comprise the significand of the intermediate result.




Figure 120.Multiply-add 64-bit execution model

The first part of the operation is a multiplication. The multiplication has two 53-bit significands as inputs, which are assumed to be prenormalized, and produces a result conforming to the above model. If there is a carry out of the significand (into the C bit), the significand is shifted right one position, shifting the L bit (leading unit bit) into the most significant bit of the FRACTION and shifting the C bit (carry out) into the L bit. All 106 bits (L bit, the FRACTION) of the product take part in the add operation. If the exponents of the two inputs to the adder are not equal, the significand of the operand with the smaller exponent is aligned (shifted) to the right by an amount that is added to that exponent to make it equal to the other input's exponent. Zeros are shifted into the left of the significand as it is aligned and bits shifted out of bit 105 of the significand are ORed into the X' bit. The add operation also produces a result conforming to the above model with the X' bit taking part in the add operation.

The result of the addition is then normalized, with all bits of the addition result, except the X' bit, participating in the shift. The normalized result serves as the intermediate result that is input to the rounder.

For rounding, the conceptual Guard, Round, and Sticky bits are defined in terms of accumulator bits. Figure 6 shows the positions of the Guard, Round, and Sticky bits for double-precision and single-precision floating-point numbers in the multiply-add execution model.

Format	Guard	Round	Sticky
Double	53	54	OR of 55:105, X'
Single	24	25	OR of 26:105, X'

Table 6. Location of the Guard, Round, and Sticky bits in the multiply-add execution model

The rules for rounding the intermediate result are the same as those given in Section 7.3.3.1.

If the instruction is a negative multiply-add or negative multiply-subtract type instruction, the final result is negated.

7.4 VSX Floating-Point Exceptions

This architecture defines the following floating-point exceptions under the IEEE-754 exception model:

- Invalid Operation exception

SNaN
Infinity-Infinity
Infinity+Infinity
Zero+Zero
Infinity×Zero
Invalid Compare
Software-Defined Condition
Invalid Square Root
Invalid Integer Convert

- Zero Divide exception
- Overflow exception
- Underflow exception
- Inexact exception

These exceptions, other than Invalid Operation exception resulting from a Software-Defined Condition, can occur during execution of computational instructions. An Invalid Operation exception resulting from a Software-Defined Condition occurs when a *Move To FPSCR* instruction sets VXSOFT to 1.

Each floating-point exception, and each category of Invalid Operation exception, has an exception bit in the FPSCR. In addition, each floating-point exception has a corresponding enable bit in the FPSCR. The exception bit indicates the occurrence of the corresponding exception. Instructions that modify Accumulators produce results as if all exceptions are disabled. For other VSX instructions, if an exception occurs, the corresponding enable bit governs the result produced by the instruction. For all VSX instructions in which an exception occurs, the corresponding enable bit in conjunction with the FEO and FE1 bits (see page 532) governs whether and how the system floating-point enabled exception error handler is invoked. In general, the enabling specified by the enable bit is of invoking the system error handler, not of permitting the exception to occur. The occurrence of an exception depends only on the instruction and its inputs, not on the setting of any control bits. The only deviation from this general rule is that the occurrence of an Underflow exception depends on the setting of the enable bit.

A single instruction, other than *mtfsfi* or *mtfsf*, can set more than one exception bit only in the following cases:

- An Inexact exception can be set with an Overflow exception.
- An Inexact exception can be set with an Underflow exception.
- An Invalid Operation exception (SNaN) is set with an Invalid Operation exception (Infinity×0) for multiply-add class instructions for which the values being multiplied are infinity and zero and the value being added is an SNaN.
- An Invalid Operation exception (SNaN) can be set with an Invalid Operation exception (Invalid Compare) for ordered comparison instructions.
- An Invalid Operation exception (SNaN) can be set with an Invalid Operation exception (Invalid Integer Convert) for convert to integer instructions.

When an exception occurs, the writing of a result to the target register can be suppressed, or a result can be delivered, depending on the exception and type of instruction.

Instructions that modify Accumulators always write the target register. For other VSX instructions, the writing of a result to the target register is suppressed for certain kinds of exceptions, based on whether the instruction is a vector or a scalar instruction, so that there is no possibility that one of the operands is lost. For other kinds of exceptions from the VSX instructions that don't modify Accumulators and also depending on whether the instruction is a vector or a scalar instruction, a result is generated and written to the destination specified by the instruction causing the exception. The result can be a different value for the enabled and disabled conditions for some of these exceptions (for instructions other than those which update Accumulators). Table 7 lists the types of exceptions and indicates whether a result is written to the target VSR or suppressed.

On exception type	Scalar	Vector Instruction	Vector Instruction
	Instruction	Non-Accumulator	Accumulator
	Results	Results	Results
Enabled Invalid Operation	suppressed	suppressed	written

Table 7. Exception Types Result Suppression

On exception type	Scalar Instruction Results	Vector Instruction Non-Accumulator Results	Vector Instruction Accumulator Results
Enabled Zero Divide	suppressed	suppressed	written
Enabled Overflow	written	suppressed	written
Enabled Underflow	written	suppressed	written
Enabled Inexact	written	suppressed	written
Disabled Invalid Operation	written	written	written
Disabled Zero Divide	written	written	written
Disabled Overflow	written	written	written
Disabled Underflow	written	written	written
Disabled Inexact	written	written	written

Table 7. Exception Types Result Suppression

The subsequent sections define each of the floating-point exceptions and specify the action that is taken when they are detected.

The IEEE standard specifies the handling of exceptional conditions in terms of traps and trap handlers. In this architecture, instructions that modify Accumulators always generate the default result value with the expectation that if the exception is enabled, software will emulate the instruction with scalar instructions to get the desired result. For instructions that do not modify Accumulators, an FPSCR exception enable bit of 1 causes generation of the result value specified in the IEEE standard for the trap enabled case with the expectation that software will revise the For instructions that do not modify Accumulators, an FPSCR exception enable bit of 0 causes generation of the default result value specified for the trap disabled (or no trap occurs or trap is not implemented) case, with the expectation that the exception is not detected by software and the default result will be used. The result to be delivered in each case for each exception is described in the following sections.

The IEEE default behavior when an exception occurs is to generate a default value and not to notify software. In this architecture, if the IEEE default behavior when an exception occurs is required for all exceptions, all FPSCR exception enable bits must be set to 0, and Ignore Exceptions Mode (see below) should be used. In this case, the system floating-point enabled exception error handler is not invoked, even if floating-point exceptions occur: software can inspect the FPSCR exception bits, if necessary, to determine whether exceptions have occurred.

In this architecture, if software is to be notified that a given kind of exception has occurred, the corresponding FPSCR exception enable bit must be set to 1, and a mode other than Ignore Exceptions Mode must be used. In this case, the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The system floating-point enabled exception error handler is also invoked if a *Move To FPSCR* instruction causes an exception bit and the corresponding enable bit both to be 1. The *Move To FPSCR* instruction is considered to cause the enabled exception.

The FE0 and FE1 bits control whether and how the system floating-point enabled exception error handler is invoked if an enabled floating-point exception occurs. The location of these bits and the requirements for altering them are described in Book III. The system floating-point enabled exception error handler is never invoked because of a disabled floating-point exception. The effects of the four possible settings of these bits are as follows.

FE0 FE1 Description

0 0 Ignore Exceptions Mode

Floating-point exceptions do not cause the system floating-point enabled exception error handler to be invoked.

0 1 Imprecise Nonrecoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. It may not be possible to identify the excepting instruction or the data that caused the exception. Results produced by the excepting instruction might have been used by or might have affected subsequent instructions that are executed before the error handler is invoked.

FE0 FE1 Description

1 0 Imprecise Recoverable Mode

The system floating-point enabled exception error handler is invoked at some point at or beyond the instruction that caused the enabled exception. Sufficient information is provided to the error handler for it to identify the excepting instruction, the operands, and correct the result. No results produced by the excepting instruction have been used by or affected subsequent instructions that are executed before the error handler is invoked.

1 1 Precise Mode

The system floating-point enabled exception error handler is invoked precisely at the instruction that caused the enabled exception.

For all floating-point instructions except those that specify an Accumulator as the target, the question of whether a floating-point result is stored, and what value is stored, is governed by the FPSCR exception enable bits, as described in the subsections of this section. For floating-point instructions that specify an Accumulator as the target, floating-point results are computed as if all FPSCR exception enable bits are set to zero, and are always stored in the target Accumulator, regardless of the contents of the FPSCR exception enable bits. In all cases, the question of whether a floating-point result is stored, and what value is stored, is not affected by the value of the FE0 and FE1 bits.

The subsections of this section do not explicitly cover the floating-point instructions that specify an Accumulator as the target. For those instructions, the subsections are to be interpreted as applying independently to the computation of the result for each element of the target Accumulator assuming the corresponding enable bit is zero, where the meaning of "element" is implied by the name of the instruction.

In all cases in which the system floating-point enabled exception error handler is invoked, all instructions before the instruction at which the system floating-point enabled exception error handler is invoked have been completed, and no instruction after the instruction at which the system floating-point enabled exception error handler is invoked has begun execution. The instruction at which the system floating-point enabled exception error handler is invoked has completed if it is the excepting instruction, and there is only one such instruction. Otherwise, it has not begun execution, or has been partially executed in some cases, as described in Book III.

Programming Note

In any of the three non-Precise modes, a Floating-Point Status and Control Register instruction can be used to force any exceptions, because of instructions initiated before the Floating-Point Status and Control Register instruction, to be recorded in the FPSCR. (This forcing is superfluous for Precise Mode.)

In both Imprecise modes, a *Floating-Point Status* and *Control Register* instruction can be used to force any invocations of the system floating-point enabled exception error handler that result from instructions initiated before the *Floating-Point Status* and *Control Register* instruction to occur. This forcing has no effect in Ignore Exceptions Mode, and is superfluous for Precise Mode.

The last sentence of the paragraph preceding this Programming Note can apply only in the Imprecise modes, or if the mode has just been changed from Ignore Exceptions Mode to some other mode. It always applies in the latter case.

To obtain the best performance across the widest range of implementations, the programmer should obey the following guidelines.

- If the IEEE default results are acceptable to the application, Ignore Exceptions Mode should be used with all FPSCR exception enable bits set to
- If the IEEE default results are not acceptable to the application, Imprecise Nonrecoverable Mode should be used, or Imprecise Recoverable Mode if recoverability is needed, with FPSCR exception enable bits set to 1 for those exceptions for which the system floating-point enabled exception error handler is to be invoked.
- Ignore Exceptions Mode should not, in general, be used when any FPSCR exception enable bits are set to 1.
- Precise Mode can degrade performance in some implementations, perhaps substantially, and therefore should be used only for debugging and other specialized applications.

7.4.1 Floating-Point Invalid Operation Exception

7.4.1.1 Definition

An Invalid Operation exception occurs when an operand is invalid for the specified operation. The invalid operations are:

SNaN

Any floating-point operation on a Signaling NaN.

Infinity-Infinity

Magnitude subtraction of infinities.

Infinity÷Infinity

Floating-point division of infinity by infinity.

Zero÷Zero

Floating-point division of zero by zero.

Infinity × Zero

Floating-point multiplication of infinity by zero.

Invalid Compare

Floating-point ordered comparison involving a NaN.

Invalid Square Root

Floating-point square root or reciprocal square root of a nonzero negative number.

Invalid Integer Convert

Floating-point-to-integer convert involving a number too large in magnitude to be represented in the target format, or involving an infinity or a NaN.

An Invalid Operation exception also occurs when an *mtfsfi*, *mtfsf*, or *mtfsb1* instruction is executed that sets VXS0FT to 1 (Software-Defined Condition).

The action to be taken depends on the setting of the Invalid Operation Exception Enable bit of the FPSCR.

7.4.1.2 Action for VE=1

When Invalid Operation exception is enabled (VE=1) and an Invalid Operation exception occurs, the following actions are taken:

For any of the following instructions,

VSX Scalar Floating-Point Arithmetic instructions

VSX Scalar DP-SP Conversion instructions

VSX Scalar Convert Floating-Point to Integer instructions

VSX Scalar Round to Floating-Point Integer instructions

do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXI SI (if Infinity—Infinity)
VXI DI (if Infinity÷Infinity)
VXZDZ (if Zero÷Zero)
VXI MZ (if Infinity×Zero)
VXSQRT (if Invalid Square Root)
VXCVI (if Invalid Integer Convert)

- 2. Update of VSR[XT] is suppressed.
- 3. FR and FI are set to zero.
- 4. FPRF is unchanged.

For VSX Scalar Floating-Point Compare instructions:

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)
VXVC (if Invalid Compare)
```

- 2. FR, FI, and C are unchanged.
- 3. FPCC is set to reflect unordered.

For any of the following instructions,

```
VSX Scalar Quad-Precision Arithmetic instructions:

xsaddqp[o], xsdivqp[o], xsmulqp[o], xssqrtqp[o], xssubqp[o]

xsmaddqp[o], xsmsubqp[o], xsnmsubqp[o]
```

VSX Scalar Quad-Precision Convert to Integer instructions: xscvqpsdz, xscvqpswz, xscvqpudz, xscvqpuwz

```
VSX Scalar Round Quad-Precision to Double-Extended-Precision (xsrqpxp) VSX Scalar Round to Quad-Precision Integer (xsrqpî)
```

VSX Scalar Round to Quad-Precision Integer with Inexact (xsrqpix)

VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] (xscvqpdp[o])

do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)

VXI SI (if Infinity - Infinity)

VXI DI (if Infinity ÷ Infinity)

VXZDZ (if Zero ÷ Zero)

VXI MZ (if Infinity × Zero)

VXSQRT (if Invalid Square Root)

VXCVI (if Invalid Integer Convert)
```

- 2. VSR[VRT+32] is not modified.
- 3. FR and FI are set to zero. FPRF is not modified.

For any of the following instructions,

```
VSX Scalar Compare Ordered Quad-Precision (xscmpoqp)
VSX Scalar Compare Unordered Quad-Precision (xscmpuqp)
```

do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)
VXVC (if Invalid Compare)
```

2. FR, FI, and C are not modified. FPCC is set to reflect unordered.

For any of the following instructions,

```
VSX Scalar Convert Half-Precision to Double-Precision format (xscvhpdp)
VSX Scalar Convert with round Double-Precision to Half-Precision format (xscvdphp)
```

do the following.

- 1. VXSNAN is set to 1.
- VSR[XT] is not modified.
- FR and FI are set to 0. FPRF is not modified.

For any of the following instructions,

```
VSX Vector Convert Half-Precision to Single-Precision format (xvcvhpsp)
VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp)
VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)
```

do the following.

- VXSNAN is set to 1.
- 2. VSR[XT] is not modified.
- FR, FI, and FPRF are not modified.

For any of the following instructions,

```
VSX Vector Floating-Point Arithmetic instructions:
VSX Vector Floating-Point Compare instructions:
VSX Vector DP-SP Conversion instructions:
VSX Vector Convert Floating-Point to Integer instructions:
VSX Vector Round to Floating-Point Integer instructions:
```

do the following.

One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN
             (if SNaN)
VXI SI
             (if Infinity - Infinity)
VXI DI
             (if Infinity + Infinity)
VXZDZ
             (if Zero ÷ Zero)
             (if Infinity × Zero)
VXI MZ
VXVC
             (if Invalid Compare)
VXSQRT
             (if Invalid Square Root)
VXCVI
             (if Invalid Integer Convert)
```

- Update of VSR[XT] is suppressed for all vector elements.
- FR and FI are unchanged.
- FPRF is unchanged.

7.4.1.3 Action for VE=0

When Invalid Operation exception is disabled (VE=0) and an Invalid Operation exception occurs, the following actions are taken:

For the VSX Scalar Convert with round Double-Precision to Single-Precision format (xscvdpsp) instruction:

- 1. VXSNAN is set to 1.
- 2. The single-precision representation of a Quiet NaN is placed into word elements 0 and 1 of VSR[XT]. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- 3. FR and FI are set to 0.
- 4. FPRF is set to indicate the class of the result (Quiet NaN).

For the VSX Vector Single-Precision Arithmetic instructions, VSX Vector Single-Precision Maximum/Minimum instructions, the VSX Vector Convert with round Double-Precision to Single-Precision format (xvcvdpsp) instruction, and the VSX Vector Round to Single-Precision Integer instructions:

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)

VXI SI (if Infinity – Infinity)

VXI DI (if Infinity ÷ Infinity)

VXZDZ (if Zero ÷ Zero)

VXI MZ (if Infinity × Zero)

VXSQRT (if Invalid Square Root)
```

- The single-precision representation of a Quiet NaN is placed into its respective word element of VSR[XT], and for xvcvdpsp, is also placed into bits 32:63 of its respective doubleword element of VSR[XT].
- 3. FR, FI, and FPRF are not modified.

For the VSX Scalar Double-Precision Arithmetic instructions, VSX Scalar Double-Precision Maximum/Minimum instructions, the VSX Scalar Convert Single-Precision to Double-Precision format (xscvspdp) instruction, and the VSX Scalar Round to Double-Precision Integer instructions:

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)
VXI SI (if Infinity – Infinity)
VXI DI (if Infinity ÷ Infinity)
VXZDZ (if Zero ÷ Zero)
VXI MZ (if Infinity × Zero)
VXSQRT (if Invalid Square Root)
```

- The double-precision representation of a Quiet NaN is placed into doubleword element 0 of VSR[XT].
 The contents of doubleword element 1 of VSR[XT] are set to 0.
- 3. FR and FI are set to 0.
- 4. FPRF is set to indicate the class of the result (Quiet NaN).

For any of the following instructions,

VSX Scalar Quad-Precision Arithmetic instructions:

xsaddqp[o], xsdivqp[o], xsmulqp[o], xssqrtqp[o], xssubqp[o] xsmaddqp[o], xsmsubqp[o], xsnmaddqp[o], xsnmsubqp[o]

VSX Scalar Quad-Precision Round to Integer (xsrqpi)

VSX Scalar Quad-Precision Round to Integer with Inexact (xsrqpix)

do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)
VXI SI (if Infinity - Infinity)
VXI DI (if Infinity ÷ Infinity)
VXZDZ (if Zero ÷ Zero)
VXI MZ (if Infinity × Zero)
VXSQRT (if Invalid Square Root)
```

- 2. The quad-precision representation of a Quiet NaN is placed into VSR[VRT+32].
- 3. FR and FI are set to 0. FPRF is set to indicate the class of the result (Quiet NaN).

For VSX Scalar Round Quad-Precision to Double-Extended-Precision (xsrqpxp), do the following.

- 1. VXSNAN is set to 1.
- 2. The Quiet NaN is placed into VSR[VRT+32] in quad-precision format.
- 3. FR and FI are set to 0. FPRF is set to indicate the class of the result (Quiet NaN).

For any of the following instructions,

```
VSX Scalar Compare Ordered Quad-Precision (xscmpoqp)
VSX Scalar Compare Unordered Quad-Precision (xscmpoqp)
```

do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)
VXVC (if Invalid Compare)
```

2. FR, FI and C are unchanged. FPCC is set to reflect unordered.

For VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] (xscvqpdp[o]), do the following.

- 1. VXSNAN is set to 1.
- 2. The double-precision Quiet NaN result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.

```
0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].
```

3. FR and FI are set to 0. FPRF is set to indicate the class of the result (Quiet NaN).

For VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format (xscvqpsdz), do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF_FFFF is placed into doubleword element 0 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a positive number or +Infinity.

0x8000_0000_0000_0000 is placed into doubleword element 0 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a negative number, -Infinity, or NaN.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

3. FR and FI are set to 0. FPRF is undefined.

For VSX Scalar Convert with round to zero Quad-Precision to Signed Word format (xscvqpswz), do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF is placed into word element 1 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a positive number or +Infinity.

0x8000_0000 is placed into word element 1 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a negative number, -Infinity, or NaN.

0x0000_0000 is placed into word elements 0, 2, and 3 of VSR[VRT+32].

3. FR and FI are set to 0. FPRF is undefined.

For VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format (xscvqpudz), do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF_FFFF is placed into doubleword element 0 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a positive number or +Infinity.

0x0000_0000_0000_0000 is placed into doubleword element 0 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a negative number, -Infinity, or NaN.

 $0x0000_0000_0000_0000$ is placed into doubleword element 1 of VSR[VRT+32].

3. FR and FI are set to 0. FPRF is undefined.

For VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format (xscvqpuwz), do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)
```

2. 0xFFFF_FFFF is placed into word element 1 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a positive number or +Infinity.

0x0000_0000 is placed into word element 1 of VSR[VRT+32] if the quad-precision operand in VSR[VRB+32] is a negative number, -Infinity, or NaN.

0x0000_0000 is placed into word elements 0, 2, and 3 of VSR[VRT+32].

3. FR and FI are set to 0. FPRF is undefined.

For VSX Scalar Convert with round Double-Precision to Half-Precision format (xscvdphp), do the following.

- 1. VXSNAN is set to 1.
- 2. The half-precision representation of a Quiet NaN is placed into the rightmost halfword of doubleword element 0 of VSR[XT]. The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 3. FR and FI are set to 0. FPRF is set to indicate the class of the result (Quiet NaN).

For VSX Scalar Convert Half-Precision to Double-Precision format (xscvhpdp), do the following.

- 1. VXSNAN is set to 1.
- 2. The double-precision representation of a Quiet NaN is placed into doubleword element 0 of VSR[XT]. The contents of doubleword element 1 of VSR[XT] are set to 0.
- FR and FI are set to 0. FPRF is set to indicate the class of the result (Quiet NaN).

For any of the following instructions,

```
VSX Vector Double-Precision Arithmetic instructions
VSX Vector Double-Precision Maximum/Minimum instructions
VSX Vector Convert Single-Precision to Double-Precision format (xvcvspdp)
VSX Vector Round to Double-Precision Integer instructions
```

do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

```
VXSNAN (if SNaN)

VXI SI (if Infinity – Infinity)

VXI DI (if Infinity ÷ Infinity)

VXZDZ (if Zero ÷ Zero)

VXI MZ (if Infinity × Zero)

VXSQRT (if Invalid Square Root)
```

- 2. The double-precision representation of a Quiet NaN is placed into its respective doubleword element of VSR[XT].
- 3. FR, FI, and FPRF are not modified.

For the VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format (xscvdpsxd) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF_FFFF is placed into doubleword element 0 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a positive number or +Infinity.

0x8000_0000_0000_0000 is placed into doubleword element 0 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a negative number, -Infinity, or NaN.

The contents of doubleword element 1 of VSR[XT] are set to 0.

- 3. FR and FI are set to 0.
- 4. FPRF is undefined.

For the VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format (**xscvdpuxd**) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF_FFFF is placed into doubleword element 0 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a positive number or +Infinity.

0x0000_0000_0000_0000 is placed into doubleword element 0 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a negative number, -Infinity, or NaN.

The contents of doubleword element 1 of VSR[XT] are set to 0.

- 3. FR and FI are set to 0.
- 4. FPRF is undefined.

For the VSX Scalar Convert with round to zero Double-Precision to Signed Word format (xscvdpsxw) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF is placed into word elements 0 and 1 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a positive number or +Infinity.

0x8000_0000 is placed into word elements 0 and 1 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a negative number, -Infinity, or NaN.

The contents of word elements 2 and 3 of VSR[XT] are set to 0.

- 3. FR and FI are set to 0.
- 4. FPRF is undefined.

For the VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format (xscvdpuxw) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF is placed into word elements 0 and 1 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a positive number or +Infinity.

0x0000_0000 is placed into word elements 0 and 1 of VSR[XT] if the double-precision operand in doubleword element 0 of VSR[XB] is a negative number, -Infinity, or NaN.

The contents of word elements 2 and 3 of VSR[XT] are set to 0.

- FR and FI are set to 0.
- 4. FPRF is undefined.

For the VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format (xvcvdpsxd) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF_FFFF is placed into doubleword element i of VSR[XT] if the double-precision operand in the corresponding doubleword element of VSR[XB] is a positive number or +Infinity.

 $0x8000_0000_0000_0000$ is placed into its respective doubleword element i of VSR[XT] if the double-precision operand in the corresponding doubleword element of VSR[XB] is a negative number, -Infinity, or NaN.

FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format (**xvcvdpuxd**) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF_FFFF is placed into doubleword element i of VSR[XT] if the double-precision operand in doubleword element i of VSR[XB] is a positive number or +Infinity.

0x0000_0000_0000_0000 is placed into doubleword element i of VSR[XT] if the double-precision operand in doubleword element i of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Double-Precision to Signed Word format (xvcvdpsxw) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF is placed intoword elements i ×2 and i ×2+1 of VSR[XT] if the double-precision operand in doubleword element i of VSR[XB] is a positive number or +Infinity.

 $0x8000_0000$ is placed into word elements i $\times 2$ and i $\times 2+1$ of VSR[XT] if the double-precision operand in doubleword element i of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Double-Precision to Unsigned Word format (xvcvdpuxw) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF is placed into word elements i ×2 and i ×2+1 of VSR[XT] if the double-precision operand in doubleword element i of VSR[XB] is a positive number or +Infinity.

 $0x0000_0000$ is placed into word elements i $\times 2$ and i $\times 2+1$ of VSR[XT] if the double-precision operand in doubleword element i of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format (xvcvspsxd) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF_FFFF is placed into doubleword element i of VSR[XT] if the single-precision operand in word element i ×2 of VSR[XB] is a positive number or +Infinity.

 $0x8000_0000_0000_0000$ is placed into doubleword element i of VSR[XT] if the single-precision operand in word element i $\times 2$ of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format (xvcvspuxd) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF_FFFF is placed into doubleword element i of VSR[XT] if the single-precision operand in word element i ×2 of VSR[XB] is a positive number or +Infinity.

0x0000_0000_0000_0000 is placed into doubleword element i of VSR[XT] if the single-precision operand in word element i ×2 of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Single-Precision to Signed Word format (xvcvspsxw) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0x7FFF_FFFF is placed into word element i of VSR[XT] if the single-precision operand in word element i of VSR[XB] is a positive number or +Infinity.

0x8000_0000 is placed into word element i of VSR[XT] if the single-precision operand in word element i of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Vector Convert with round to zero Single-Precision to Unsigned Word format (xvcvspuxw) instruction, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

2. 0xFFFF_FFFF is placed into word element i of VSR[XT] if the single-precision operand in the corresponding word element 2×i of VSR[XB] is a positive number or +Infinity.

 $0x0000_0000$ is placed into word element i of VSR[XT] if the single-precision operand in word element 2xi of VSR[XB] is a negative number, -Infinity, or NaN.

3. FR, FI, and FPRF are not modified.

For the VSX Scalar Floating-Point Compare instructions, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

- 2. FR, FI and C are unchanged.
- 3. FPCC is set to reflect unordered.

For the VSX Vector Compare Single-Precision instructions, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

- 2. 0x0000_0000 is placed into its respective word element of VSR[XT].
- 3. FR, FI, and FPRF are not modified.

For the Vector Double-Precision Compare instructions, do the following.

1. One or two of the following Invalid Operation exceptions are set to 1.

VXSNAN (if SNaN)
VXCVI (if Invalid Integer Convert)

- 2. 0x0000_0000_0000_0000 is placed into its respective doubleword element of VSR[XT].
- 3. FR, FI, and FPRF are not modified.
- For any of the following instructions,

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp) VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

- 1. VXSNAN is set to 1.
- 2. The half-precision representation of a Quiet NaN is placed into the rightmost halfword of its respective word element of VSR[XT]. The contents of the leftmost halfword of its respective word element of VSR[XT] are set to 0.
- 3. FR, FI, and FPRF are not modified.

For VSX Vector Convert Half-Precision to Single-Precision format (xvcvhpsp), do the following.

- 1. VXSNAN is set to 1.
- The half-precision representation of a Quiet NaN is placed into the respective word element of VSR[XT].
- 3. FR, FI, and FPRF are not modified.

7.4.2 Floating-Point Zero Divide Exception

7.4.2.1 Definition

A Zero Divide exception occurs when a VSX Floating-Point Divide instruction is executed with a zero divisor value and a finite nonzero dividend value.

A Zero Divide exception also occurs when a VSX Floating-Point Reciprocal Estimate instruction or a VSX Floating-Point Reciprocal Square Root Estimate instruction is executed with an operand value of zero.

The action to be taken depends on the setting of the Zero Divide Exception Enable bit of the FPSCR.

7.4.2.2 Action for ZE=1

When Zero Divide exception is enabled (ZE=1) and a Zero Divide exception occurs, the following actions are taken:

For any of the following instructions,

```
VSX Scalar Divide Double-Precision (xsdivdp)
```

VSX Scalar Divide Single-Precision (xsdivsp)

VSX Scalar Divide Quad-Precision (xsdivqp)

```
VSX Scalar Reciprocal Estimate Double-Precision (xsredp)
```

VSX Scalar Reciprocal Estimate Single-Precision (xsresp)

VSX Scalar Reciprocal Square Root Estimate Double-Precision (xsrsqrtedp)

VSX Scalar Reciprocal Square Root Estimate Single-Precision (xsrsqrtesp)

do the following.

- 1. ZX is set to 1.
- VSR[XT] is not modified.
- 3. FR and FI are set to 0. FPRF is unchanged.

For any of the following instructions,

```
VSX Vector Divide Double-Precision (xvdivdp)
```

VSX Vector Divide Single-Precision (xvdivsp)

```
VSX Vector Reciprocal Estimate Double-Precision (xvredp)
```

VSX Vector Reciprocal Estimate Single-Precision (xvresp)

```
VSX Vector Reciprocal Square Root Estimate Double-Precision (xvrsqrtedp)
```

VSX Vector Reciprocal Square Root Estimate Single-Precision (xvrsqrtesp)

do the following.

- 1. ZX is set to 1.
- 2. VSR[XT] is not modified.
- 3. FR and FI are unchanged. FPRF is unchanged.

7.4.2.3 Action for ZE=0

When Zero Divide exception is disabled (ZE=0) and a Zero Divide exception occurs, the following actions are taken:

For any of the following instructions,

VSX Scalar Divide Double-Precision (xsdivdp) VSX Scalar Divide Single-Precision (xsdivsp)

do the following.

- 1. ZX is set to 1.
- 2. An Infinity, having a sign determined by the XOR of the signs of the source operands, is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 3. FR and FI are set to 0. FPRF is set to indicate the class and sign of the result (± Infinity).

For VSX Scalar Divide Quad-Precision (xsdivqp), do the following.

- 1. ZX is set to 1.
- 2. An Infinity, having a sign determined by the XOR of the signs of the source operands, is placed into VSR[VRT+32] in quad-precision format.
- 3. FR and FI are set to 0. FPRF is set to indicate the class and sign of the result (± Infinity).

For VSX Vector Divide Double-Precision (xvdivdp), do the following.

- 1. ZX is set to 1.
- For each vector element causing a Zero Divide exception, an Infinity, having a sign determined by the XOR of the signs of the source operands, is placed into its respective doubleword element of VSR[XT] in double-precision format.
- 3. FR, FI, and FPRF are not modified.

For VSX Vector Divide Single-Precision (xvdivsp), do the following.

- 1. ZX is set to 1.
- For each vector element causing a Zero Divide exception, an Infinity, having a sign determined by the XOR of the signs of the source operands, is placed into its respective word element of VSR[XT] in single-precision format.
- 3. FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Scalar Reciprocal Estimate Double-Precision (xsredp) VSX Scalar Reciprocal Estimate Single-Precision (xsresp)

VSX Scalar Reciprocal Square Root Estimate Double-Precision (xsrsqrtedp) VSX Scalar Reciprocal Square Root Estimate Single-Precision (xsrsqrtesp)

do the following.

- 1. ZX is set to 1.
- An Infinity, having the sign of the source operand, is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- FR and FI are set to 0. FPRF is set to indicate the class and sign of the result (± Infinity).

For any of the following instructions,

VSX Vector Reciprocal Estimate Double-Precision (xsredp)

VSX Vector Reciprocal Square Root Estimate Double-Precision (xsrsqrtedp)

do the following.

- 1. ZX is set to 1.
- 2. For each vector element causing a Zero Divide exception, an Infinity, having the sign of the source operand, is placed into its respective doubleword element of VSR[XT] in double-precision format.
- 3. FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Vector Reciprocal Estimate Single-Precision (xsresp)

VSX Vector Reciprocal Square Root Estimate Single-Precision (xsrsqrtesp)

do the following.

- 1. ZX is set to 1.
- For each vector element causing a Zero Divide exception, an Infinity, having the sign of the source operand, is placed into its respective word element of VSR[XT] in single-precision format.
- 3. FR, FI, and FPRF are not modified.

7.4.3 Floating-Point Overflow Exception

Definition 7.4.3.1

An Overflow exception occurs when the magnitude of what would have been the rounded result if the exponent range were unbounded exceeds that of the largest finite number of the specified result precision.

The action to be taken depends on the setting of the Overflow Exception Enable bit of the FPSCR.

7.4.3.2 Action for OE=1

When Overflow exception is enabled (0E=1) and an Overflow exception occurs, the following actions are taken:

For the VSX Vector round and Convert Double-Precision to Single-Precision format (xscvdpsp) instruction:

- 1. 0X is set to 1.
- 2. If the unbiased exponent of the normalized intermediate result is less than or equal to 318 (Emax+192), the exponent is adjusted by subtracting 192. Otherwise the result is undefined.
- The adjusted rounded result is placed into word elements 0 and 1 of VSR[XT] in single-precision format. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- 4. Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions xsadddp, xsdivdp, xsmuldp, xssubdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Vector Reciprocal Estimate Double-Precision (xsredp)

do the following.

- 1. 0X is set to 1.
- 2. The exponent of the normalized intermediate result is adjusted by subtracting 1536.
- The adjusted rounded result is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 4. FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Scalar Single-Precision Arithmetic instructions xsaddsp, xsdivsp, xsmulsp, xssubsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

VSX Scalar Reciprocal Estimate Single-Precision (xsresp)

VSX Vector Reciprocal Square Root Estimate Single-Precision (xsrsqrtesp)

VSX Scalar Round to Single-Precision (xsrsp)

do the following.

- 1. 0X is set to 1.
- 2. The exponent is adjusted by subtracting 192.
- The adjusted and rounded result is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 4. FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Scalar Quad-Precision Arithmetic instructions xsaddqp[o], xsdivqp[o], xsmulqp[o], xssqrtqp[o], xssubqp[o] xsmaddqp[o], xsmsubqp[o], xsnmsubqp[o]

VSX Scalar Round Quad-Precision to Double-Extended-Precision (xsrqpxp)

do the following.

- 1. 0X is set to 1.
- 2. The exponent is adjusted by subtracting 24576.
- 3. The adjusted, rounded result is placed into VSR[VRT+32] in quad-precision format.
- 4. Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] (xscvqpdp), do the following.

- 1. 0X is set to 1.
- 2. The exponent is adjusted by subtracting 1536. If the adjusted exponent is greater than +1023 (Emax), the result is undefined.
- 3. The adjusted, rounded result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.
 - 0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].
- 4. Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For VSX Scalar Convert with round Double-Precision to Half-Precision format (xscvdphp), do the following.

- 1. 0X is set to 1.
- 2. The exponent is adjusted by subtracting 24. If the adjusted exponent is greater than +15 (Emax), the result is undefined.
- 3. The adjusted, rounded result is placed into rightmost halfword of doubleword element 0 of VSR[XT] in half-precision format.

The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are set to 0.

Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Vector Double-Precision Arithmetic instructions

xvadddp, xvdivdp, xvmuldp, xvredp, xvsubdp, xvmaddadp, xsmaddmdp, xvmsubadp, xvmsubmdp, xvnmaddadp, xvnmaddmdp, xvnmsubadp, xvnmsubmdp

VSX Vector Single-Precision Arithmetic instructions

xvaddsp, xvdivsp, xvmulsp, xvresp, xvsubsp xvmaddasp, xvmaddmsp, xvsmsubasp, xvmsubmsp xvnmaddasp, xvnmaddmsp, xvnmsubasp, xvnmsubmsp

VSX Vector round and Convert Double-Precision to Single-Precision format (xvcvdpsp)

do the following.

- 1. 0X is set to 1.
- 2. VSR[XT] is not modified.
- FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp)

VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

- 1. 0X is set to 1.
- VSR[XT] is not modified.
- FR, FI, and FPRF are not modified.

7.4.3.3 Action for OE=0

When Overflow exception is disabled (0E=0) and an Overflow exception occurs, the following actions are taken:

- 0X and XX are set to 1.
- 2. The result is determined by the rounding mode (RN) and the sign of the intermediate result as follows:

Round to Nearest Even

For negative overflow, the result is -Infinity. For positive overflow, the result is +Infinity.

Round toward Zero

For negative overflow, the result is the format's most negative finite number. For positive overflow, the result is the format's most positive finite number.

Round toward +Infinity

For negative overflow, the result is the format's most negative finite number. For positive overflow, the result is +Infinity.

Round toward -Infinity

For negative overflow, the result is -Infinity. For positive overflow, the result is the format's most positive finite number.

For VSX Scalar round and Convert Double-Precision to Single-Precision format (xscvdpsp):

- The result is placed into word elements 0 and 1 of VSR[XT] as a single-precision value. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- 4. FR is undefined. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions xsadddp, xsdivdp, xsmuldp, xsredp, xssubdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Scalar Single-Precision Arithmetic instructions xsaddsp, xsdivsp, xsmulsp, xsresp, xssubsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

do the following.

- 3. The result is placed into doubleword element 0 of VSR[XT] as a double-precision value. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 4. FR is undefined. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Quad-Precision Arithmetic instructions xsaddqp[o], xsdivqp[o], xsmulqp[o], xssubqp[o] xsmaddqp[o], xsmsubqp[o], xsnmaddqp[o], xsnmsubqp[o]

VSX Scalar Quad-Precision Round to Double-Extended-Precision (xsrqpxp)

do the following.

- 3. The result is placed into VSR[VRT+32] in quad-precision format.
- 4. FR is undefined. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For VSX Scalar Convert with round Quad-Precision to Double-Precision format (xscvqpdp), do the following.

3. The result is placed into doubleword element 0 of VSR[VRT+32] as a double-precision value.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

4. FR is undefined. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For VSX Scalar Convert with round Double-Precision to Half-Precision format (xscvdphp), do the following.

The result is placed into the rightmost halfword of doubleword element 0 of VSR[XT] as a half-precision value.

The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are set to 0.

4. FR is undefined. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

For VSX Vector Double-Precision Arithmetic instructions xvadddp, xvdivdp, xvmuldp, xvredp, xvsubdp xvmaddadp, xvmaddmdp, xvmsubadp, xvmsubmdp xvnmaddadp, xvnmaddmdp, xvnmsubadp, xvnmsubmdp

do the following.

- 3. For each vector element causing an Overflow exception, the result is placed into its respective doubleword element of VSR[XT] in double-precision format.
- 4. FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Vector Single-Precision Arithmetic instructions xvaddsp, xvdivsp, xvmulsp, xvresp, xvsubsp xvmaddasp, xvmaddmsp, xvmsubasp, xvmsubmsp xvnmaddasp, xvnmaddmsp, xvnmsubasp, xvnmsubmsp

VSX Vector round and Convert Double-Precision to Single-Precision format (xvcvdpsp)

do the following.

- 3. For each vector element causing an Overflow exception, the result is placed into its respective word element of VSR[XT] in single-precision format, and for *xvcvdpsp*, is also placed into bits 32:63 of its respective doubleword element of VSX[XT].
- 4. FR, FI, and FPRF are not modified.
- For any of the following instructions,

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp) VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

3. For each vector element causing an Overflow exception, the result is placed into the rightmost halfword of its respective word element of VSR[XT] in half-precision format.

The contents of the leftmost halfword of its respective word element of VSR[XT] are set to 0.

4. FR, FI, and FPRF are not modified.

7.4.4 Floating-Point Underflow Exception

7.4.4.1 Definition

Underflow exception is defined separately for the enabled and disabled states:

Fnabled.

Underflow occurs when the intermediate result is "Tiny".

Disabled:

Underflow occurs when the intermediate result is "Tiny" and there is "Loss of Accuracy".

A *tiny* result is detected before rounding, when a nonzero intermediate result computed as though both the precision and the exponent range were unbounded would be less in magnitude than the smallest normalized number.

If the intermediate result is tiny and Underflow exception is disabled (UE=0), the intermediate result is denormalized (see Section 7.3.2.4 , "Normalization and Denormalization" on page 519) and rounded (see Section 7.3.2.6 , "Rounding" on page 524) before being placed into the target VSR.

Loss of accuracy is detected when the delivered result value differs from what would have been computed were both the precision and the exponent range unbounded.

The action to be taken depends on the setting of the Underflow Exception Enable bit of the FPSCR.

7.4.4.2 Action for UE=1

When Underflow exception is enabled (UE=1) and an Underflow exception occurs, the following actions are taken:

For VSX Scalar round and Convert Double-Precision to Single-Precision format (xscvdpsp), do the following.

- 1. UX is set to 1.
- 2. The exponent of the normalized intermediate result is adjusted by adding 192. If the adjusted unbiased exponent is less than -126 (Emi n), the result is undefined.
- 3. The adjusted rounded result is placed into word elements 0 and 1 of VSR[XT] in single-precision format. The contents of word elements 2 and 3 of VSR[XT] are undefined.
- 4. Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions xsadddp, xsdivdp, xsmuldp, xssubdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Scalar Double-Precision Reciprocal Estimate (xsredp)

do the following.

- 1. UX is set to 1.
- The exponent of the normalized intermediate result is adjusted by adding 1536.
- The adjusted rounded result is placed into word elements 0 and 1 of VSR[XT] in single-precision format.
 The contents of word elements 2 and 3 of VSR[XT] are set to 0
- 4. FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

```
VSX Scalar Quad-Precision Arithmetic instructions

xsaddqp[o], xsdivqp[o], xsmulqp[o], xssubqp[o]

xsmaddqp[o], xsmsubqp[o], xsnmaddqp[o], xsnmsubqp[o]
```

VSX Scalar Round Quad-Precision to Double-Extended-Precision (xsrqpxp)

do the following.

- 1. UX is set to 1.
- 2. The exponent of the normalized intermediate result is adjusted by adding 24576.
- 3. The adjusted, rounded result is placed into VSR[VRT+32] in quad-precision format.
- 4. FPRF is set to indicate the class and sign of the result (±Normal Number).

For VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] (xscvqpdp[o]), do the following.

- 1. UX is set to 1.
- 2. The exponent of the normalized intermediate result is adjusted by adding 1536. If the adjusted unbiased exponent is less than -1022 (Emi n), the result is undefined.
- 3. The adjusted, rounded result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

4. Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Scalar Single-Precision Arithmetic instructions xsaddsp, xsdivsp, xsmulsp, xssubsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

VSX Scalar Single-Precision Reciprocal Estimate (xsresp)

do the following.

- 1. UX is set to 1.
- The exponent of the normalized intermediate result is adjusted by adding 192. If the adjusted unbiased exponent is less than -126 (Emin), the result is undefined.
- The adjusted rounded result is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

Programming Note

The FR and FI bits are provided to allow the system floating-point enabled exception error handler, when invoked because of an Underflow exception, to simulate a "trap disabled" environment. That is, the FR and FI bits allow the system floating-point enabled exception error handler to unround the result, thus allowing the result to be denormalized and correctly rounded.

For VSX Scalar Convert with round Double-Precision to Half-Precision with round (xscvdphp), do the following.

- 1. UX is set to 1.
- The exponent of the normalized intermediate result is adjusted by adding 24. If the adjusted unbiased exponent is less than -14, the result is undefined.
- The adjusted, rounded result is placed into rightmost halfword of doubleword element 0 of VSR[XT] in half-precision format.

The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are set to 0.

Unless the result is undefined, FPRF is set to indicate the class and sign of the result (±Normal Number).

For any of the following instructions,

VSX Vector Double-Precision Arithmetic instructions

xvadddp, xvdivdp, xvmuldp, xvsubdp xvmaddadp, xvmaddmdp, xvmsubadp, xvmsubmdp xvnmaddadp, xvnmaddmdp, xvnmsubadp, xvnmsubmdp

VSX Vector Single-Precision Arithmetic instructions

xvaddsp, xvdivsp, xvmulsp, xvsubsp xvmaddasp, xvmaddmsp, xvmsubasp, xvmsubmsp xvnmaddasp, xvnmaddmsp, xvnmsubasp, xvnmsubmsp

VSX Vector Reciprocal Estimate Double-Precision (xvredp)

VSX Vector Reciprocal Estimate Single-Precision (xvresp)

VSX Vector round and Convert Double-Precision to Single-Precision format (xvcvdpsp)

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp)

VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

- 1. UX is set to 1.
- 2. VSR[XT] is not modified.
- 3. FR, FI, and FPRF are not modified.

7.4.4.3 Action for UE=0

When Underflow exception is disabled (UE=0) and an Underflow exception occurs, the following actions are taken:

For VSX Scalar round and Convert Double-Precision to Single-Precision format (xscvdpsp), do the following.

- 1. UX is set to 1.
- 2. The result is placed into word elements 0 and 1 of VSR[XT] as a single-precision value. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions

xsadddp, xsdivdp, xsmuldp, xssubdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Scalar Single-Precision Arithmetic instructions

xsaddsp, xsdivsp, xsmulsp, xssubsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

VSX Scalar Reciprocal Estimate Double-Precision (xsredp) VSX Scalar Reciprocal Estimate Single-Precision (xsresp) do the following.

- 1. UX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Quad-Precision Arithmetic instructions
xsaddqp[o], xsdivqp[o], xsmulqp[o], xssubqp[o]
xsmaddqp[o], xsmsubqp[o], xsnmaddqp[o], xsnmsubqp[o]

VSX Scalar Round Quad-Precision to Double-Extended-Precision (xsrqpxp)

do the following.

- 1. UX is set to 1.
- 2. The result is placed into VSR[VRT+32] in quad-precision format.
- 3. FPRF is set to indicate the class and sign of the result.

For VSX Scalar Convert with round Quad-Precision to Double-Precision format (xscvqpdp), do the following.

- 1. UX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

3. FPRF is set to indicate the class and sign of the result.

For VSX Scalar Convert with round Double-Precision to Half-Precision format (xscvdphp), do the following.

- 1. UX is set to 1.
- The result is placed into the rightmost halfword of doubleword element 0 of VSR[XT] as a half-precision value.

The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are set to 0.

3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Vector Double-Precision Arithmetic instructions xvadddp, xvdivdp, xvmuldp, xvsubdp xvmaddadp, xvmaddmdp, xvmsubadp, xvmsubmdp xvnmaddadp, xvnmaddmdp, xvnmsubadp, xvnmsubmdp

VSX Vector Reciprocal Estimate Double-Precision (xvredp)

do the following.

- 1. UX is set to 1.
- 2. For each vector element causing an Underflow exception, the result is placed into its respective doubleword element of VSR[XT] in double-precision format.
- 3. FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Vector Single-Precision Arithmetic instructions xvaddsp, xvdivsp, xvmulsp, xvsubsp xvmaddasp, xvmaddmsp, xvmsubasp, xvmsubmsp xvnmaddasp, xvnmaddmsp, xvnmsubasp, xvnmsubmsp

VSX Vector Reciprocal Estimate Single-Precision (xvresp)

VSX Vector round and Convert Double-Precision to Single-Precision format (xvcvdpsp)

do the following.

- 1. UX is set to 1.
- For each vector element causing an Underflow exception, the result is placed into its respective word
 element of VSR[XT] in single-precision format, and for xvcvdpsp, is also placed into bits 32:63 of its
 respective doubleword element of VSR[XT].
- 3. FR, FI, and FPRF are not modified.
- For any of the following instructions,

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp) VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

- 1. UX is set to 1.
- 2. For each vector element causing an Underflow exception, the result is placed into the rightmost halfword of its respective word element of VSR[XT] in half-precision format.

The contents of the leftmost halfword of its respective word element of VSR[XT] are set to 0.

3. FR, FI, and FPRF are not modified.

7.4.5 Floating-Point Inexact Exception

7.4.5.1 Definition

An Inexact exception occurs when one of two conditions occur during rounding:

- The rounded result differs from the intermediate result assuming both the precision and the exponent range of
 the intermediate result to be unbounded. In this case the result is said to be inexact. (If the rounding causes an
 enabled Overflow exception or an enabled Underflow exception, an Inexact exception also occurs only if the
 significands of the rounded result and the intermediate result differ.)
- The rounded result overflows and Overflow exception is disabled.

The action to be taken depends on the setting of the Inexact Exception Enable bit of the FPSCR.

7.4.5.2 Action for XE=1

Programming Note -

In some implementations, enabling Inexact exceptions can degrade performance more than does enabling other types of floating-point exception.

When Inexact exception is enabled (XE=1) and an Inexact exception occurs, the following actions are taken:

For the VSX Scalar round and Convert Double-Precision to Single-Precision format (xscvdpsp) instruction, do the following.

- XX is set to 1.
- The result is placed into word elements 0 and 1 of VSR[XT] in single-precision format. The contents of word elements 2-3 of VSR[XT] are set to 0.
- FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions xsadddp, xssubdp, xsmuldp, xsdivdp, xssqrtdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Scalar Single-Precision Arithmetic instructions xsaddsp, xssubsp, xsmulsp, xsdivsp, xssqrtsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp

xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

VSX Scalar Reciprocal Estimate instructions xsredp, xsrsqrtedp, xsresp, xsrsqrtesp

VSX Scalar Round to Single-Precision (xsrsp)

VSX Scalar Round to Double-Precision Integer Exact using Current rounding mode (xsrdpic)

VSX Scalar Convert with round Signed Doubleword to Double-Precision format (xscvsxddp)

VSX Scalar Convert with round Signed Doubleword to Single-Precision format (xscvsxdsp)

VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format (xscvuxddp)

VSX Scalar Convert with round Unsigned Doubleword to Single-Precision format (xscvuxdsp)

do the following.

- 1. XX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[XT] in double-precision format. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Convert with round to zero Double-Precision to Signed Word format (xscvdpsxws) VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format (xscvdpuxws)

do the following.

- 1. XX is set to 1.
- The result is placed into word element 1 of VSR[XT]. The contents of word elements 0, 2, and 3 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Quad-Precision Arithmetic instructions xsaddqp[o], xsdivqp[o], xsmulqp[o], xssqrtqp[o], xssubqp[o] xsmaddqp[o], xsmsubqp[o], xsnmsubqp[o]

VSX Scalar Round to Quad-Precision Integer with Inexact (xsrqpix)

VSX Scalar Round Quad-Precision to Double-Extended Precision (xsrqpxp)

do the following.

- 1. XX is set to 1.
- The result is placed into VSR[VRT+32] in quad-precision format.
- 3. FR is set to indicate if the rounded result was incremented. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For VSX Scalar Convert with round Quad-Precision to Double-Precision format (xscvqpdp), do the following.

- 1. XX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.

```
0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].
```

FR is set to indicate if the rounded result was incremented. FI is set to 1. FPRF is set to indicate the class and sign of the result. For VSX Scalar truncate & Convert Quad-Precision to Signed Doubleword (xscvqpsdz), do the following.

- 1. XX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[XT] in signed integer format.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

3. FR is set to 0. FI is set to 1. FPRF is undefined.

For VSX Scalar truncate & Convert Quad-Precision to Signed Word (xscvqpswz), do the following.

- 1. XX is set to 1.
- 2. The result is placed into word element 1 of VSR[XT] in signed integer format.

0x0000_0000 is placed into word elements 0, 2, and 3 of VSR[VRT+32].

3. FR is set to 0. FI is set to 1. FPRF is undefined.

For VSX Scalar truncate & Convert Quad-Precision to Unsigned Doubleword (xscvqpudz), do the following.

- 1. XX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[XT] in unsigned integer format.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

3. FR is set to 0. FI is set to 1. FPRF is undefined.

For VSX Scalar truncate & Convert Quad-Precision to Unsigned Word (xscvqpuwz), do the following.

- 1. XX is set to 1.
- 2. The result is placed into word element 1 of VSR[XT] in unsigned integer format.

0x0000_0000 is placed into word elements 0, 2, and 3 of VSR[VRT+32].

3. FR is set to 0. FI is set to 1. FPRF is undefined.

For VSX Scalar Convert with round Double-Precision to Half-Precision truncate (xscvdphp), do the following.

- 1. XX is set to 1.
- 2. The result is placed into the rightmost halfword of doubleword element 0 of VSR[XT] as a half-precision value.

The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are set to 0.

3. FR is set to indicate if the rounded result was incremented. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions xsadddp, xssubdp, xsmuldp, xsdivdp, xssqrtdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Scalar Single-Precision Arithmetic instructions xsaddsp, xssubsp, xsmulsp, xsdivsp, xssqrtsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

VSX Scalar Reciprocal Estimate instructions xsredp, xsrsqrtedp, xsresp, xsrsqrtesp

VSX Scalar Round to Single-Precision (xsrsp)

VSX Scalar Round to Double-Precision Integer Exact using Current rounding mode (xsrdpic)

VSX Scalar Convert with round Signed Doubleword to Double-Precision format (xscvsxddp) VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format (xscvuxddp)

VSX Scalar Convert with round Signed Doubleword to Single-Precision format (xscvsxdsp) VSX Scalar Convert with round Unsigned Doubleword to Single-Precision format (xscvuxdsp)

do the following.

- 1. XX is set to 1.
- VSR[XT] is not modified.
- FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp) VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

- 1. XX is set to 1.
- VSR[XT] is not modified.
- FR, FI, and FPRF are not modified.

7.4.5.3 Action for XE=0

When Inexact exception is disabled (XE=0) and an Inexact exception occurs, the following actions are taken:

For VSX Scalar round and Convert Double-Precision to Single-Precision format (xscvdpsp), do the following.

- 1. XX is set to 1.
- 2. The result is placed into word elements 0 and 1 of VSR[XT] as a single-precision value. The contents of word elements 2-3 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Double-Precision Arithmetic instructions xsadddp, xssubdp, xsmuldp, xsdivdp, xssqrtdp xsmaddadp, xsmaddmdp, xsmsubadp, xsmsubmdp xsnmaddadp, xsnmaddmdp, xsnmsubadp, xsnmsubmdp

VSX Scalar Single-Precision Arithmetic instructions xsaddsp, xssubsp, xsmulsp, xsdivsp, xssqrtsp xsmaddasp, xsmaddmsp, xsmsubasp, xsmsubmsp xsnmaddasp, xsnmaddmsp, xsnmsubasp, xsnmsubmsp

VSX Scalar Round to Single-Precision (xsrsp)

VSX Scalar Round to Double-Precision Integer Exact using Current rounding mode (xsrdpic)

VSX Scalar Convert with round Signed Doubleword to Double-Precision format (xscvsxddp) VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format (xscvuxddp)

do the following.

- 1. XX is set to 1.
- The result is placed into doubleword element 0 of VSR[XT] as a double-precision value. The contents of doubleword element 1 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar Convert with round to zero Double-Precision To Signed Word format (xscvdpsxws) VSX Scalar Convert with round to zero Double-Precision To Unsigned Word format (xscvdpuxws)

do the following.

- 1. XX is set to 1.
- 2. The result is placed into word elements 0 and 1 of VSR[XT]. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- 3. FPRF is set to indicate the class and sign of the result.

For VSX Scalar Convert with round Quad-Precision to Double-Precision format (xscvqpdp), do the following.

- 1. XX is set to 1.
- 2. The result is placed into the rightmost halfword of doubleword element 0 of VSR[XT] as a half-precision value.

The contents of the leftmost 3 halfwords of doubleword element 0 of VSR[XT] are set to 0.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FR is set to indicate if the rounded result was incremented. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Vector Double-Precision Arithmetic instructions

xvadddp, xvsubdp, xvmuldp, xvdivdp, xvsqrtdp xvmaddadp, xvmaddmdp, xvmsubadp, xvmsubmdp xvnmaddadp, xvnmaddmdp, xvnmsubadp, xvnmsubmdp

do the following.

- 1. XX is set to 1.
- 2. For each vector element causing an Inexact exception, the result is placed into its respective doubleword element of VSR[XT] in double-precision format.
- 3. FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Scalar Quad-Precision Arithmetic instructions xsaddqp[o], xsdivqp[o], xsmulqp[o], xssqrtqp[o], xssubqp[o] xsmaddqp[o], xsmsubqp[o], xsnmaddqp[o], xsnmsubqp[o]

VSX Scalar Round Quad-Precision to Double-Extended-Precision (xsrqpxp) VSX Scalar Round to Quad-Precision Integer with Inexact (xsrqpix)

do the following.

- 1. XX is set to 1.
- 2. The result is placed into VSR[VRT+32] in quad-precision format.
- 3. FR is set to indicate if the rounded result was incremented. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For VSX Scalar round & Convert Quad-Precision to Double-Precision (xscvqpdp), do the following.

- 1. XX is set to 1.
- The result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

3. FR is set to indicate if the rounded result was incremented. FI is set to 1. FPRF is set to indicate the class and sign of the result.

For any of the following instructions,

VSX Scalar truncate & Convert Quad-Precision to Signed Doubleword (xscvqpsdz) VSX Scalar truncate & Convert Quad-Precision to Signed Word (xscvqpswz)

do the following.

- 1. XX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[VRT+32] in signed integer format.

0x0000_0000_0000_0000 is placed into doubleword element 1 of VSR[VRT+32].

3. FR is set to 0. FI is set to 1. FPRF is undefined.

For any of the following instructions,

VSX Scalar truncate & Convert Quad-Precision to Unsigned Doubleword (xscvqpudz) VSX Scalar truncate & Convert Quad-Precision to Unsigned Word (xscvqpuwz)

do the following.

- 1. XX is set to 1.
- 2. The result is placed into doubleword element 0 of VSR[VRT+32] in unsigned integer format.

 $0x0000_0000_0000_0000 \ is \ placed \ into \ doubleword \ element \ 1 \ of \ VSR[VRT+32].$

- 3. FR is set to 0. FI is set to 1. FPRF is undefined.
- For any of the following instructions,

VSX Vector Convert with round Single-Precision to Half-Precision format (xvcvsphp) VSX Vector Convert with round Single-Precision to bfloat16 format (xvcvspbf16)

do the following.

- 1. XX is set to 1.
- 2. For each vector element causing an Inexact exception, the result is placed into the rightmost halfword of its respective word element of VSR[XT] in half-precision format.

The contents of the leftmost halfword of its respective word element of VSR[XT] are set to 0.

3. FR, FI, and FPRF are not modified.

For any of the following instructions,

VSX Vector Single-Precision Arithmetic instructions xvaddsp, xvsubsp, xvmulsp, xvdivsp, xvsqrtsp xvmaddasp, xvmaddmsp, xvmsubasp, xvmsubmsp xvnmaddasp, xvnmaddmsp, xvnmsubasp, xvnmsubmsp

do the following.

- 1. XX is set to 1.
- 2. For each vector element causing an Inexact exception, the result is placed into its respective word element of VSR[XT] in single-precision format.
- 3. FR, FI, and FPRF are not modified.

7.5 VSX Storage Access Operations

The VSX Storage Access instructions compute the effective address (EA) of the storage to be accessed as described in Power ISA Book I.

Accessing Aligned Storage Operands 7.5.1

The following quadword-aligned array, AH, consists of 8 halfwords.

```
short AW[4] = \{ 0x0001_0203, \}
                   0x0405_0607,
                   0x0809_0A0B,
                   0x0C0D_0E0F };
```

Figure 121 illustrates the Big-Endian storage image of array AW.




Figure 121.Big-Endian storage image of array AW

Figure 122 illustrates the Little-Endian storage image of array AW.




Figure 122.Little-Endian storage image of array AW

Figure 123 shows the result of loading that quadword into a VSR or, equivalently, shows the contents that must be in a VSR if storing that VSR is to produce the storage contents shown in Figure 121 for Big-Endian. Note that Figure shows the effect of loading the quadword from both Big-Endian storage and Little-Endian storage.




Figure 123. Vector-Scalar Register contents for aligned quadword Load or Store VSX Vector

7.5.2 Accessing Unaligned Storage Operands

The following array, B, consists of 5 word elements.

```
int B[5];
B[0] = 0x01234567;
B[1] = 0x00112233;
B[2] = 0x44556677;
B[3] = 0x8899AABB;
B[4] = 0xCCDDEEFF;
```

Figure 124 illustrates both Big-Endian and Little-Endian storage images of array B.




Figure 124. Storage images of array B

Though this example shows the array starting at a quadword-aligned address, if the subject data of interest are elements 1 through 4, accessing elements 1 through 4 of array B involves an unaligned quadword storage access that spans two aligned quadwords.

Loading an Unaligned Quadword from Big-Endian Storage

Loading elements from elements 1 through 4 of B (see Figure 124) into VR[VT] involves an unaligned quadword storage access.

VSX supports word-aligned vector and scalar storage accesses using Big-Endian byte ordering.




Figure 125.Process to load unaligned quadword from Big-Endian storage using Load VSX Vector Word*4 Indexed

Loading an Unaligned Quadword from Little-Endian Storage

Loading elements from elements 1 through 4 of B (see Figure 124) into VR[VT] involves an unaligned quadword storage access.

VSX supports word-aligned vector and scalar storage accesses using Little-Endian byte ordering.




Figure 126.Process to load unaligned quadword from Little-Endian storage Load VSX Vector Word*4 Indexed

Storing an Unaligned Quadword to Big-Endian Storage

Storing a VSR to elements 1 through 4 of B (see Figure 124) into VR[VT] involves an unaligned quadword storage access.

VSX supports word-aligned vector and scalar storage accesses using Big-Endian byte ordering.




Figure 127.Process to store unaligned quadword to Big-Endian storage using Store VSX Vector Word*4 Indexed

Storing an Unaligned Quadword to Little-Endian Storage

Storing a VSR to elements 1 through 4 of B (see Figure 124) into VR[VT] involves an unaligned quadword storage access.

VSX supports word-aligned vector and scalar storage accesses using Little-Endian byte ordering.




Figure 128.Process to store unaligned quadword to Little-Endian storage Store VSX Vector Word*4 Indexed

7.5.3 Storage Access Exceptions

Storage accesses cause the system data storage error handler to be invoked if the program is not allowed to modify the target storage (*Store* only), or if the program attempts to access storage that is unavailable.

7.6 VSX Instruction Set

7.6.1 VSX Instruction Set Summary

7.6.1.1 VSX Storage Access Instructions

Load VSX Scalar instructions place a copy of the contents of the addressed byte, halfword, word, or doubleword in storage into the left-most doubleword element of the target VSR. For integer byte, halfword, and word forms, the data are placed into the rightmost byte, halfword, or word of the doubleword, and the leftmost bits of the doubleword are set to 0 (or set to the copy of the sign bit for <code>lxsiwax</code>). For the single-precision floating-point word form, the data is converted to double-precision format and placed into the doubleword. The contents of the right-most doubleword element of the target VSR are set to 0.

Store VSX Scalar instructions place a copy of the contents of the leftmost doubleword element (or portions of) in the source VSR into the addressed byte, halfword, word or doubleword in storage. For integer byte, halfword, and word forms, the rightmost byte, halfword, or word of the doubleword are stored.

Load VSX Vector instructions load a quadword from storage as a vector of 16 byte elements, 8 halfword elements, 4 word elements, 2 doubleword elements or a quadword element into a VSR.

Load VSX Vector & Splat instructions load a word or doubleword from storage and replicate the data into the 4 words or 2 doublewords of a VSR.

Store VSX Vector instructions store a vector of 16 byte elements, 8 halfword elements, 4 word elements, 2 doubleword elements or a quadword element from a VSR into a quadword in storage.

Load VSX Vector with Length instruction loads from 0 to 16 bytes into a VSR.

Store VSX Vector with Length instruction stores from 0 to 16 bytes from a VSR.

Load VSX Vector Paired instructions load an octword (32 bytes) from storage into two sequential VSRs (i.e., a vector of 32 byte elements, 16 halfword elements, 8 word elements, 4 doubleword elements or 2 quadword elements).

VSX Vector Store Paired instructions store the contents of two sequential VSRs into an octword (32 bytes) in storage (i.e., a vector of 32 byte elements, 16 halfword elements, 8 word elements, 4 doubleword elements or 2 quadword elements).

7.6.1.1.1 VSX Scalar Storage Access Instructions

Mnemonic	Instruction Name	Page
lxsd	Load VSX Scalar Doubleword	618
lxsdx	Load VSX Scalar Doubleword Indexed	619
lxsibzx	Load VSX Scalar as Integer Byte & Zero Indexed	620
Ixsihzx	Load VSX Scalar as Integer Halfword & Zero Indexed	620
Ixsiwax	Load VSX Scalar as Integer Word Algebraic Indexed	621
Ixsiwzx	Load VSX Scalar as Integer Word & Zero Indexed	622
Ixssp	Load VSX Scalar Single-Precision	623
Ixsspx	Load VSX Scalar Single-Precision Indexed	624
plxsd	Prefixed Load VSX Scalar Doubleword	618
plxssp	Prefixed Load VSX Scalar Single-Precision	623

Table 8. VSX Scalar Load Instructions

Mnemonic	Instruction Name	Page
pstxsd	Prefixed Store VSX Scalar Doubleword	646
pstxssp	Prefixed Store VSX Scalar Single-Precision	650
stxsd	Store VSX Scalar Doubleword	646
stxsdx	Store VSX Scalar Doubleword Indexed	647
stxsibx	Store VSX Scalar as Integer Byte Indexed	648

Table 9. VSX Scalar Store Instructions

Mnemonic	Instruction Name	Page
stxsihx	Store VSX Scalar as Integer Halfword Indexed	648
stxsiwx	Store VSX Scalar as Integer Word Indexed	649
stxssp	Store VSX Scalar Single-Precision	650
stxsspx	Store VSX Scalar Single-Precision Indexed	651

Table 9. VSX Scalar Store Instructions

7.6.1.1.2 VSX Vector Storage Access Instructions

Instruction Name	Page
Load VSX Vector	625
Load VSX Vector Byte*16 Indexed	626
Load VSX Vector Doubleword*2 Indexed	627
Load VSX Vector Halfword*8 Indexed	642
Load VSX Vector Word*4 Indexed	643
Load VSX Vector Indexed	633
Prefixed Load VSX Vector	625
	Load VSX Vector Load VSX Vector Byte*16 Indexed Load VSX Vector Doubleword*2 Indexed Load VSX Vector Halfword*8 Indexed Load VSX Vector Word*4 Indexed Load VSX Vector Indexed

Table 10.VSX Vector Load Instructions

Mnemonic	Instruction Name	Page
lxvdsx	Load VSX Vector Doubleword & Splat Indexed	641
lxvwsx	Load VSX Vector Word & Splat Indexed	644

Table 11.VSX Vector Load & Splat Instructions

Mnemonic	Instruction Name	Page
lxvrbx	Load VSX Vector Rightmost Byte Indexed	635
lxvrdx	Load VSX Vector Rightmost Doubleword Indexed	636
lxvrhx	Load VSX Vector Rightmost Halfword Indexed	637
lxvrwx	Load VSX Vector Rightmost Word Indexed	638

Table 12.VSX Vector Load Rightmost Element Instructions

Mnemonic	Instruction Name	Page
lxvl	Load VSX Vector with Length	629
lxvII	Load VSX Vector with Length Left-justified	631

Table 13.VSX Vector Load with Length Instructions

Mnemonic	Instruction Name	Page
pstxv	Prefixed Store VSX Vector	652
stxv	Store VSX Vector	652
stxvb16x	Store VSX Vector Byte*16 Indexed	653
stxvd2x	Store VSX Vector Doubleword*2 Indexed	654
stxvh8x	Store VSX Vector Halfword*8 Indexed	655
stxvw4x	Store VSX Vector Word*4 Indexed	661
stxvx	Store VSX Vector Indexed	664

Table 14.VSX Vector Store Instructions

Mnemonic	Instruction Name	Page
stxvrbx	Store VSX Vector Rightmost Byte Indexed	659
stxvrdx	Store VSX Vector Rightmost Doubleword Indexed	659
stxvrhx	Store VSX Vector Rightmost Halfword Indexed	660

Table 15.VSX Vector Store Rightmost Element Instructions

Mnemonic	Instruction Name	Page
stxvrwx	Store VSX Vector Rightmost Word Indexed	660
Table 15.VSX	Vector Store Rightmost Element Instructions	
Mnemonic	Instruction Name	Page
stxvl	Store VSX Vector with Length	656
stxvll	Store VSX Vector with Length Left-justified	658
7.6.1.1.3 VSX	Vector Store with Length Instructions (Vector Paired Storage Access Instructions	
7.6.1.1.3 VSX	(Vector Paired Storage Access Instructions	Page
7.6.1.1.3 VSX	(Vector Paired Storage Access Instructions Instruction Name	Page
7.6.1.1.3 VSX Mnemonic	Vector Paired Storage Access Instructions Instruction Name Load VSX Vector Paired	633
7.6.1.1.3 VSX Mnemonic Ixvp Ixvpx	Vector Paired Storage Access Instructions Instruction Name Load VSX Vector Paired Load VSX Vector Paired Indexed	633 634
7.6.1.1.3 VSX Mnemonic	Vector Paired Storage Access Instructions Instruction Name Load VSX Vector Paired	633
7.6.1.1.3 VSX Mnemonic Ixvp Ixvpx plxvpx	Vector Paired Storage Access Instructions Instruction Name Load VSX Vector Paired Load VSX Vector Paired Indexed	633 634
7.6.1.1.3 VSX Mnemonic Ixvp Ixvpx plxvpx	Vector Paired Storage Access Instructions Instruction Name Load VSX Vector Paired Load VSX Vector Paired Indexed Prefixed Load VSX Vector Paired	633 634
7.6.1.1.3 VSX Mnemonic Ixvp Ixvpx plxvp Table 17.VSX	Instruction Name Load VSX Vector Paired Load VSX Vector Paired Indexed Prefixed Load VSX Vector Paired Vector Paired Load Instructions	633 634 633
Mnemonic xvp xvpx plxvp Table 17.VSX	Instruction Name Load VSX Vector Paired Load VSX Vector Paired Indexed Prefixed Load VSX Vector Paired Vector Paired Load Instructions Instruction Name	633 634 633 Page

7.6.1.2 VSX Binary Floating-Point Sign Manipulation Instructions

7.6.1.2.1 VSX Scalar Binary Floating-Point Sign Manipulation Instructions

Mnemonic	Instruction Name	Page
xsabsdp	VSX Scalar Absolute Double-Precision	666
xsabsqp	VSX Scalar Absolute Quad-Precision	666
xscpsgndp	VSX Scalar Copy Sign Double-Precision	690
xscpsgnqp	VSX Scalar Copy Sign Quad-Precision	690
xsnabsdp	VSX Scalar Negative Absolute Double-Precision	772
xsnabsqp	VSX Scalar Negative Absolute Quad-Precision	772
xsnegdp	VSX Scalar Negate Double-Precision	773
xsnegqp	VSX Scalar Negate Quad-Precision	773

Table 19.VSX Scalar BFP Sign Manipulation Instructions

7.6.1.2.2 VSX Vector Binary Floating-Point Sign Manipulation Instructions

Instruction Name	Page
VSX Vector Absolute Double-Precision	829
VSX Vector Absolute Single-Precision	829
VSX Vector Copy Sign Double-Precision	847
VSX Vector Copy Sign Single-Precision	847
VSX Vector Negative Absolute Double-Precision	930
VSX Vector Negative Absolute Single-Precision	930
VSX Vector Negate Double-Precision	931
VSX Vector Negate Single-Precision	931
	VSX Vector Absolute Double-Precision VSX Vector Absolute Single-Precision VSX Vector Copy Sign Double-Precision VSX Vector Copy Sign Single-Precision VSX Vector Negative Absolute Double-Precision VSX Vector Negative Absolute Single-Precision VSX Vector Negate Double-Precision

Table 20.VSX Vector BFP Sign Manipulation Instructions

7.6.1.3 VSX Binary Floating-Point Arithmetic Instructions

7.6.1.3.1 VSX Scalar Binary Floating-Point Arithmetic Instructions

Mnemonic	Instruction Name	Page
xsadddp	VSX Scalar Add Double-Precision	667
xsaddqp[o]	VSX Scalar Add Quad-Precision [using round to Odd]	674
xsaddsp	VSX Scalar Add Single-Precision	672
xsdivdp	VSX Scalar Divide Double-Precision	725
xsdivqp[o]	VSX Scalar Divide Quad-Precision [using round to Odd]	727
xsdivsp	VSX Scalar Divide Single-Precision	729
xsmuldp	VSX Scalar Multiply Double-Precision	766
xsmulqp[o]	VSX Scalar Multiply Quad-Precision [using round to Odd]	768
xsmulsp	VSX Scalar Multiply Single-Precision	770
xssqrtdp	VSX Scalar Square Root Double-Precision	810
xssqrtqp[o]	VSX Scalar Square Root Quad-Precision [using round to Odd]	812
xssqrtsp	VSX Scalar Square Root Single-Precision	814
xssubdp	VSX Scalar Subtract Double-Precision	816
xssubqp[o]	VSX Scalar Subtract Quad-Precision [using round to Odd]	818
xssubsp	VSX Scalar Subtract Single-Precision	820

Table 21.VSX Scalar BFP Elementary Arithmetic Instructions

Mnemonic	Instruction Name	Page
xsmaddadp	VSX Scalar Multiply-Add Type-A Double-Precision	733
xsmaddasp	VSX Scalar Multiply-Add Type-A Single-Precision	736

Table 22.VSX Scalar BFP Multiply-Add-class Instructions

Mnemonic	Instruction Name	Page
xsmaddmdp	VSX Scalar Multiply-Add Type-M Double-Precision	733
xsmaddmsp	VSX Scalar Multiply-Add Type-M Single-Precision	736
xsmaddqp[o]	VSX Scalar Multiply-Add Quad-Precision [using round to Odd]	739
xsmsubadp	VSX Scalar Multiply-Subtract Type-A Double-Precision	757
xsmsubasp	VSX Scalar Multiply-Subtract Type-A Single-Precision	760
xsmsubmdp	VSX Scalar Multiply-Subtract Type-M Double-Precision	757
xsmsubmsp	VSX Scalar Multiply-Subtract Type-M Single-Precision	760
xsmsubqp[o]	VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd]	763
xsnmaddadp	VSX Scalar Negative Multiply-Add Type-A Double-Precision	774
xsnmaddasp	VSX Scalar Negative Multiply-Add Type-A Single-Precision	779
xsnmaddmdp	VSX Scalar Negative Multiply-Add Type-M Double-Precision	774
xsnmaddmsp	VSX Scalar Negative Multiply-Add Type-M Single-Precision	779
xsnmaddqp[o]	VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd]	782
xsnmsubadp	VSX Scalar Negative Multiply-Subtract Type-A Double-Precision	785
xsnmsubasp	VSX Scalar Negative Multiply-Subtract Type-A Single-Precision	788
xsnmsubmdp	VSX Scalar Negative Multiply-Subtract Type-M Double-Precision	785
xsnmsubmsp	VSX Scalar Negative Multiply-Subtract Type-M Single-Precision	788
xsnmsubqp[o]	VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd]	791

Table 22.VSX Scalar BFP Multiply-Add-class Instructions

Mnemonic	Instruction Name	Page
xsredp	VSX Scalar Reciprocal Estimate Double-Precision	799
xsresp	VSX Scalar Reciprocal Estimate Single-Precision	800
xsrsqrtedp	VSX Scalar Reciprocal Square Root Estimate Double-Precision	807
xsrsqrtesp	VSX Scalar Reciprocal Square Root Estimate Single-Precision	808
xstdivdp	VSX Scalar Test for software Divide Double-Precision	822
xstsqrtdp	VSX Scalar Test for software Square Root Double-Precision	823

Table 23.VSX Scalar Software BFP Divide/Square Root Instructions

7.6.1.3.2 VSX Vector BFP Arithmetic Instructions

Mnemonic	Instruction Name	Page
xvadddp	VSX Vector Add Double-Precision	830
xvaddsp	VSX Vector Add Single-Precision	834
xvdivdp	VSX Vector Divide Double-Precision	876
xvdivsp	VSX Vector Divide Single-Precision	878
xvmuldp	VSX Vector Multiply Double-Precision	926
xvmulsp	VSX Vector Multiply Single-Precision	928
xvsqrtdp	VSX Vector Square Root Double-Precision	957
xvsqrtsp	VSX Vector Square Root Single-Precision	958
xvsubdp	VSX Vector Subtract Double-Precision	959
xvsubsp	VSX Vector Subtract Single-Precision	961

Table 24.VSX Vector BFP Elementary Arithmetic Instructions

Mnemonic	Instruction Name	Page
xvmaddadp	VSX Vector Multiply-Add Type-A Double-Precision	906
xvmaddasp	VSX Vector Multiply-Add Type-A Single-Precision	909
xvmaddmdp	VSX Vector Multiply-Add Type-M Double-Precision	906
xvmaddmsp	VSX Vector Multiply-Add Type-M Single-Precision	909
xvmsubadp	VSX Vector Multiply-Subtract Type-A Double-Precision	920
xvmsubasp	VSX Vector Multiply-Subtract Type-A Single-Precision	923
xvmsubmdp	VSX Vector Multiply-Subtract Type-M Double-Precision	920
xvmsubmsp	VSX Vector Multiply-Subtract Type-M Single-Precision	923
xvnmaddadp	VSX Vector Negative Multiply-Add Type-A Double-Precision	932
xvnmaddasp	VSX Vector Negative Multiply-Add Type-A Single-Precision	936
xvnmaddmdp	VSX Vector Negative Multiply-Add Type-M Double-Precision	932
xvnmaddmsp	VSX Vector Negative Multiply-Add Type-M Single-Precision	936
xvnmsubadp	VSX Vector Negative Multiply-Subtract Type-A Double-Precision	939
xvnmsubasp	VSX Vector Negative Multiply-Subtract Type-A Single-Precision	942
xvnmsubmdp	VSX Vector Negative Multiply-Subtract Type-M Double-Precision	939
xvnmsubmsp	VSX Vector Negative Multiply-Subtract Type-M Single-Precision	942

Table 25.VSX Vector BFP Multiply-Add-class Instructions

Mnemonic	Instruction Name	Page
xvredp	VSX Vector Reciprocal Estimate Double-Precision	949
xvresp	VSX Vector Reciprocal Estimate Single-Precision	950
xvrsqrtedp	VSX Vector Reciprocal Square Root Estimate Double-Precision	955
xvrsqrtesp	VSX Vector Reciprocal Square Root Estimate Single-Precision	956
xvtdivdp	VSX Vector Test for software Divide Double-Precision	963
xvtdivsp	VSX Vector Test for software Divide Single-Precision	964
xvtsqrtdp	VSX Vector Test for software Square Root Double-Precision	965
xvtsqrtsp	VSX Vector Test for software Square Root Single-Precision	965

Table 26.VSX Vector BFP Software Divide/Square Root Instructions

7.6.1.4 VSX Binary Floating-Point Compare Instructions

7.6.1.4.1 VSX Scalar BFP Compare Instructions

Mnemonic	Instruction Name	Page
xscmpodp	VSX Scalar Compare Ordered Double-Precision	684
xscmpoqp	VSX Scalar Compare Ordered Quad-Precision	686
xscmpudp	VSX Scalar Compare Unordered Double-Precision	687
xscmpuqp	VSX Scalar Compare Unordered Quad-Precision	689

Table 27.VSX Scalar BFP Compare Instructions

Mnemonic	Instruction Name	Page
xscmpeqdp	VSX Scalar Compare Equal Double-Precision	678
xscmpeqqp	VSX Scalar Compare Equal Quad-Precision	679
xscmpgedp	VSX Scalar Compare Greater Than or Equal Double-Precision	680
xscmpgeqp	VSX Scalar Compare Greater Than or Equal Quad-Precision	681
xscmpgtdp	VSX Scalar Compare Greater Than Double-Precision	682
xscmpgtqp	VSX Scalar Compare Greater Than Quad-Precision	683

Table 28.VSX Scalar BFP Predicate Compare Instructions

	Mnemonic	Instruction Name	Page
	xsmaxcdp	VSX Scalar Maximum Type-C Double-Precision	744
I	xsmaxcqp	VSX Scalar Maximum Type-C Quad-Precision	746
_	xsmaxdp	VSX Scalar Maximum Double-Precision	742
	xsmaxjdp	VSX Scalar Maximum Type-J Double-Precision	748
	xsmincdp	VSX Scalar Minimum Type-C Double-Precision	752
I	xsmincqp	VSX Scalar Minimum Type-C Quad-Precision	754
_	xsmindp	VSX Scalar Minimum Double-Precision	750
	xsminjdp	VSX Scalar Minimum Type-J Double-Precision	755

Table 29.VSX Scalar BFP Maximum/Minimum Instructions

7.6.1.4.2 VSX Vector BFP Compare Instructions

Mnemonic	Instruction Name	Page
xvcmpeqdp[.]	VSX Vector Compare Equal To Double-Precision	841
xvcmpeqsp[.]	VSX Vector Compare Equal To Single-Precision	842
xvcmpgedp[.]	VSX Vector Compare Greater Than or Equal To Double-Precision	843
xvcmpgesp[.]	VSX Vector Compare Greater Than or Equal To Single-Precision	844
xvcmpgtdp[.]	VSX Vector Compare Greater Than Double-Precision	845
xvcmpgtsp[.]	VSX Vector Compare Greater Than Single-Precision	846

Table 30.VSX Vector BFP Predicate Compare Instructions

Mnemonic	Instruction Name	Page
xvmaxdp	VSX Vector Maximum Double-Precision	912
xvmaxsp	VSX Vector Maximum Single-Precision	914
xvmindp	VSX Vector Minimum Double-Precision	916
xvminsp	VSX Vector Minimum Single-Precision	918

Table 31.VSX Vector BFP Maximum/Minimum Instructions

7.6.1.5 VSX Binary Floating-Point Round to Shorter Precision Instructions

Mnemonic	Instruction Name	Page
xsrqpxp	VSX Scalar Round Quad-Precision to Double-Extended-Precision	804
xsrsp	VSX Scalar Round to Single-Precision	806

Table 32.VSX Scalar BFP Round to Shorter Precision Instructions

7.6.1.6 VSX Binary Floating-Point Convert to Shorter Precision Instructions

Mnemonic	Instruction Name	Page
xscvdphp	VSX Scalar Convert with round Double-Precision to Half-Precision format	691
xscvdpsp	VSX Scalar Convert with round Double-Precision to Single-Precision format	693
xscvdpspn	VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision formation Non-signalling	at 694
xscvqpdp[o]	VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round t Odd]	o 806

Table 33.VSX Scalar BFP Convert to Shorter Precision Instructions

	Mnemonic	Instruction Name	Page
ı	xvcvspbf16	VSX Vector Convert with round Single-Precision to bfloat16 format	859
_	xvcvdpsp	VSX Vector Convert with round Double-Precision to Single-Precision format	849
	xvcvsphp	VSX Vector Convert with round Single-Precision to Half-Precision format	861

Table 34.VSX Vector BFP Convert to Shorter Precision Instructions

7.6.1.7 VSX Binary Floating-Point Convert to Longer Precision Instructions

Mnemonic	Instruction Name	Page
xscvdpqp	VSX Scalar Convert Double-Precision to Quad-Precision format	692
xscvhpdp	VSX Scalar Convert Half-Precision to Double-Precision format	703
xscvspdp	VSX Scalar Convert Single-Precision to Double-Precision format	717
xscvspdpn	VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling	718

Table 35.VSX Scalar BFP Convert to Longer Precision Instructions

Mnemonic	Instruction Name	Page
xvcvhpsp	VSX Vector Convert Half-Precision to Single-Precision format	858
xvcvbf16spn	VSX Vector Convert bfloat16 to Single-Precision format Non-signaling	848
xvcvspdp	VSX Vector Convert Single-Precision to Double-Precision format	860

Table 36.VSX Vector BFP Convert to Longer Precision Instructions

7.6.1.8 VSX Binary Floating-Point Round to Integral Instructions

7.6.1.8.1 VSX Scalar BFP Round to Integral Instructions

Mnemonic	Instruction Name	Page
xsrdpi	VSX Scalar Round to Double-Precision Integer using round to Nearest Away	794
xsrdpic	VSX Scalar Round to Double-Precision Integer exact using Current rounding mode	795
xsrdpim	VSX Scalar Round to Double-Precision Integer using round toward -Infinity	796
xsrdpip	VSX Scalar Round to Double-Precision Integer using round toward +Infinity	797
xsrdpiz	VSX Scalar Round to Double-Precision Integer using round toward Zero	798
xsrqpi	VSX Scalar Round to Quad-Precision Integer	802
xsrqpix	VSX Scalar Round to Quad-Precision Integer with Inexact	802
xvrdpi	VSX Vector Round to Double-Precision Integer using round to Nearest Away	945
xvrdpic	VSX Vector Round to Double-Precision Integer Exact using Current rounding mode	946
xvrdpim	VSX Vector Round to Double-Precision Integer using round toward -Infinity	947
xvrdpip	VSX Vector Round to Double-Precision Integer using round toward +Infinity	948
xvrdpiz	VSX Vector Round to Double-Precision Integer using round toward Zero	948

Table 37.VSX Scalar BFP Round to Integer Instructions

7.6.1.8.2 VSX Vector BFP Round to Integral Instructions

Mnemonic	Instruction Name	Page
xvrdpi	VSX Vector Round to Double-Precision Integer using round to Nearest Away	945
xvrdpic	VSX Vector Round to Double-Precision Integer Exact using Current rounding mode	946
xvrdpim	VSX Vector Round to Double-Precision Integer using round toward -Infinity	947
xvrdpip	VSX Vector Round to Double-Precision Integer using round toward +Infinity	948
xvrdpiz	VSX Vector Round to Double-Precision Integer using round toward Zero	948
xvrspi	VSX Vector Round to Single-Precision Integer using round to Nearest Away	951
xvrspic	VSX Vector Round to Single-Precision Integer Exact using Current rounding mode	952
xvrspim	VSX Vector Round to Single-Precision Integer using round toward -Infinity	953
xvrspip	VSX Vector Round to Single-Precision Integer using round toward +Infinity	954
xvrspiz	VSX Vector Round to Single-Precision Integer using round toward Zero	954

Table 38.VSX Vector BFP Round to Integer Instructions

7.6.1.9 VSX Binary Floating-Point Convert To Integer Instructions

7.6.1.9.1 VSX Scalar BFP Convert To Integer Instructions

Mnemonic	Instruction Name	Page
xscvdpsxds	VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format	695
xscvdpsxws	VSX Scalar Convert with round to zero Double-Precision to Signed Word format	697
xscvdpuxds	VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format	699
xscvdpuxws	VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format	701
xscvqpsdz	VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format	705
xscvqpsqz	VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword	707
xscvqpswz	VSX Scalar Convert with round to zero Quad-Precision to Signed Word format	709
xscvqpudz	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format	711
xscvqpuqz	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword	713
xscvqpuwz	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format	715

Table 39.VSX Scalar BFP Convert to Integer Instructions

7.6.1.9.2 VSX Vector BFP Convert To Integer Instructions

Mnemonic	Instruction Name	Page
xvcvdpsxds	VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format	850
xvcvdpsxws	VSX Vector Convert with round to zero Double-Precision to Signed Word format	852
xvcvdpuxds	VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format	854
xvcvdpuxws	VSX Vector Convert with round to zero Double-Precision to Unsigned Word format	856
xvcvspsxds	VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format	862
xvcvspsxws	VSX Vector Convert with round to zero Single-Precision to Signed Word format	864
xvcvspuxds	VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format	866
xvcvspuxws	VSX Vector Convert with round to zero Single-Precision to Unsigned Word format	868

Table 40.VSX Vector BFP Convert To Integer Instructions

7.6.1.10 VSX Binary Floating-Point Convert From Integer Instructions

7.6.1.10.1 VSX Scalar BFP Convert From Integer Instructions

Mnemonic	Instruction Name	Page
xscvsdqp	VSX Scalar Convert Signed Doubleword to Quad-Precision format	722
xscvsqqp	VSX Scalar Convert with round Signed Quadword to Quad-Precision	719
xscvsxddp	VSX Scalar Convert with round Signed Doubleword to Double-Precision format	720
xscvsxdsp	VSX Scalar Convert with round Signed Doubleword to Single-Precision format	721
xscvudqp	VSX Scalar Convert Unsigned Doubleword to Quad-Precision format	722
xscvuqqp	VSX Scalar Convert with round Unsigned Quadword to Quad-Precision format	723
xscvuxddp	VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format	723
xscvuxdsp	VSX Scalar Convert with round Unsigned Doubleword to Single-Precision format	724

Table 41.VSX Scalar BFP Convert from Integer Instructions

7.6.1.10.2 VSX Vector BFP Convert From Integer Instructions

Mnemonic	Instruction Name	Page
xvcvsxddp	VSX Vector Convert with round Signed Doubleword to Double-Precision format	870
xvcvsxwdp	VSX Vector Convert Signed Word to Double-Precision format	872
xvcvuxddp	VSX Vector Convert with round Unsigned Doubleword to Double-Precision format	873
xvcvuxwdp	VSX Vector Convert Unsigned Word to Double-Precision format	875
xvcvsxdsp	VSX Vector Convert with round Signed Doubleword to Single-Precision format	871
xvcvsxwsp	VSX Vector Convert with round Signed Word to Single-Precision format	872
xvcvuxdsp	VSX Vector Convert with round Unsigned Doubleword to Single-Precision format	874
xvcvuxwsp	VSX Vector Convert with round Unsigned Word to Single-Precision format	875

Table 42.VSX Vector BFP Convert From Integer Instructions

7.6.1.11 VSX Binary Floating-Point Math Support Instructions

7.6.1.11.1 VSX Scalar BFP Math Support Instructions

Mnemonic	Instruction Name	Page
xscmpexpdp	VSX Scalar Compare Exponents Double-Precision	676
xscmpexpqp	VSX Scalar Compare Exponents Quad-Precision	677
xsiexpdp	VSX Scalar Insert Exponent Double-Precision	731
xsiexpqp	VSX Scalar Insert Exponent Quad-Precision	732
xststdcdp	VSX Scalar Test Data Class Double-Precision	824
xststdcqp	VSX Scalar Test Data Class Quad-Precision	825
xststdcsp	VSX Scalar Test Data Class Single-Precision	826

Table 43. VSX Scalar BFP Math Support Instructions

Mnemonic	Instruction Name	Page
xsxexpdp	VSX Scalar Extract Exponent Double-Precision	827
xsxexpqp	VSX Scalar Extract Exponent Quad-Precision	827
xsxsigdp	VSX Scalar Extract Significand Double-Precision	828
xsxsigqp	VSX Scalar Extract Significand Quad-Precision	828

Table 43. VSX Scalar BFP Math Support Instructions

7.6.1.11.2 VSX Vector BFP Math Support Instructions

Mnemonic	Instruction Name	Page
xviexpdp	VSX Vector Insert Exponent Double-Precision	905
xviexpsp	VSX Vector Insert Exponent Single-Precision	905
xvtstdcdp	VSX Vector Test Data Class Double-Precision	966
xvtstdcsp	VSX Vector Test Data Class Single-Precision	967
xvxexpdp	VSX Vector Extract Exponent Double-Precision	969
xvxexpsp	VSX Vector Extract Exponent Single-Precision	969
xvxsigdp	VSX Vector Extract Significand Double-Precision	970
xvxsigsp	VSX Vector Extract Significand Single-Precision	970

Table 44. VSX Vector BFP Math Support Instructions

7.6.1.12 VSX Matrix-Multiply Assist (MMA) Instructions

The MMA facility is optional. Software that uses this facility should test for its availability and provide an alternate execution path.

7.6.1.12.1 VSX Accumulator Move Instructions

Mnemonic	Instruction Name	Page
xxmfacc	VSX Move From Accumulator	993
xxmtacc	VSX Move To Accumulator	994
xxsetaccz	VSX Set Accumulator to Zero	999

Table 45.VSX Accumulator Move Instructions

7.6.1.12.2 VSX Binary Integer Outer-Product Instructions

Mnemonic	Instruction Name	Page
pmxvi16ger2	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update)	902
pmxvi16ger2pp Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate		902
pmxvi16ger2s	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation	902
pmxvi16ger2spp	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate	902
pmxvi4ger8	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update)	
pmxvi4ger8pp	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate	892
pmxvi8ger4	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update)	
pmxvi8ger4pp Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate		895
xvi16ger2	VSX Vector 16-bit Signed Integer GER (rank-2 update)	
xvi16ger2pp	VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate	900
xvi16ger2s	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation	

Table 46.VSX Binary Integer Outer-Product Instructions

Mnemonic	Instruction Name	Page
xvi16ger2spp	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate	902
xvi4ger8	VSX Vector 4-bit Signed Integer GER (rank-8 update)	892
xvi4ger8pp	VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate	892
xvi8ger4	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update)	895
xvi8ger4pp	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate	895

Table 46.VSX Binary Integer Outer-Product Instructions (Continued)

7.6.1.12.3 VSX Binary Floating-Point Outer-Product Instructions

Mnemonic	Instruction Name	Page
pmxvbf16ger2	Prefixed Masked VSX Vector bfloat16 GER (rank-2 update)	836
pmxvbf16ger2nn	Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Negative accumulate	836
pmxvbf16ger2np	Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Positive accumulate	
pmxvbf16ger2pn	Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Negative accumulate	836
pmxvbf16ger2pp	Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Positive accumulate	836
pmxvf16ger2	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update)	880
pmxvf16ger2nn	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate	880
pmxvf16ger2np	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate	880
pmxvf16ger2pn	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate	880
pmxvf16ger2pp	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate	880
pmxvf32ger	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update)	884
pmxvf32gernn	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate	884
pmxvf32gernp	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 undate) Negative multiply	
pmxvf32gerpn	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate	
pmxvf32gerpp	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate	884
pmxvf64ger	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update)	888
pmxvf64gernn	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate	888
pmxvf64gernp	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate	888
pmxvf64gerpn	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate	888
pmxvf64gerpp	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate	
xvbf16ger2	VSX Vector bfloat16 GER (rank-2 update)	836
xvbf16ger2nn	VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Negative accumulate	836
xvbf16ger2np	VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Positive accumulate	836
xvbf16ger2pn	VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Negative accumulate	
xvbf16ger2pp	VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Positive accumulate	836

Table 47.VSX Binary Floating-Point Outer-Product Instructions

Mnemonic	Instruction Name	Page
xvf16ger2	VSX Vector 16-bit Floating-Point GER (rank-2 update)	880
xvf16ger2nn	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate	880
xvf16ger2np	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate	880
xvf16ger2pn	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate	880
xvf16ger2pp	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate	880
xvf32ger	VSX Vector 32-bit Floating-Point GER (rank-1 update)	884
xvf32gernn	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate	884
xvf32gernp	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate	884
xvf32gerpn	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate	884
xvf32gerpp	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate	884
xvf64ger	VSX Vector 64-bit Floating-Point GER (rank-1 update)	888
xvf64gernn	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate	888
xvf64gernp	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate	888
xvf64gerpn	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate	888
xvf64gerpp	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate	888

Table 47.VSX Binary Floating-Point Outer-Product Instructions (Continued)

7.6.1.13 VSX Vector Logical Instructions

7.6.1.13.1 VSX Vector Logical Instructions

Instruction Name	Page
VSX Vector Logical AND	988
VSX Vector Logical AND with Complement	988
VSX Vector Logical Equivalence	989
VSX Vector Logical NAND	989
VSX Vector Logical NOR	990
VSX Vector Logical OR	991
VSX Vector Logical OR with Complement	990
VSX Vector Logical XOR	991
	VSX Vector Logical AND VSX Vector Logical AND with Complement VSX Vector Logical Equivalence VSX Vector Logical NAND VSX Vector Logical NOR VSX Vector Logical OR VSX Vector Logical OR

Table 48.VSX Logical Instructions

7.6.1.13.2 VSX Vector Select Instruction

Mnemonic	Instruction Name	Page
xxsel	VSX Vector Select	998

Table 49.VSX Vector Select Instruction

7.6.1.13.3 VSX Vector Evaluate Instruction

Mnemonic	Instruction Name	Page
xxeval	VSX Vector Evaluate	976

Table 50.VSX Vector Select Instruction

7.6.1.13.4 VSX Vector Blend Instructions

Mnemonic	Instruction Name	Page
xxblendvb	VSX Vector Blend Variable Byte	971
xxblendvd	VSX Vector Blend Variable Doubleword	972
xxblendvh	VSX Vector Blend Variable Halfword	971
xxblendvw	VSX Vector Blend Variable Word	972

Table 51.VSX Vector Select Instruction

7.6.1.14 VSX Vector Permute-class Instructions

7.6.1.14.1 VSX Vector Byte-Reverse Instructions

Mnemonic	Instruction Name	Page
xxbrd	VSX Vector Byte-Reverse Doubleword	973
xxbrh	VSX Vector Byte-Reverse Halfword	974
xxbrq	VSX Vector Byte-Reverse Quadword	975
xxbrw	VSX Vector Byte-Reverse Word	976

Table 52.VSX Vector Byte-Reverse Instructions

7.6.1.14.2 VSX Vector Insert/Extract Instructions

Mnemonic	Instruction Name	Page
xxextractuw	VSX Vector Extract Unsigned Word	978
xxinsertw	VSX Vector Insert Word	978

Table 53.VSX Vector Insert/Extract Instructions

7.6.1.14.3 VSX Vector Merge Instructions

Mnemonic	Instruction Name	Page
xxmrghw	VSX Vector Merge High Word	992
xxmrglw	VSX Vector Merge Low Word	992

Table 54.VSX Vector Merge Instructions

7.6.1.14.4 VSX Vector Splat Instructions

Mnemonic	Instruction Name	Page
xxsplti32dx	VSX Vector Splat Immediate32 Doubleword Indexed	1002
xxspltib	VSX Vector Splat Immediate Byte	1001
xxspltidp	VSX Vector Splat Immediate Double-Precision	1001
xxspltiw	VSX Vector Splat Immediate Word	1002
xxspltw	VSX Vector Splat Word	1003

Table 55.VSX Vector Splat Instructions

7.6.1.14.5 VSX Vector Permute Instructions

Mnemonic	Instruction Name	Page
xxpermdi	VSX Vector Permute Doubleword Immediate	996
xxperm	VSX Vector Permute	995
xxpermr	VSX Vector Permute Right-indexed	995
xxpermx	VSX Vector Permute Extended	997

Table 56.VSX Vector Permute Instruction

7.6.1.14.6 VSX Vector Shift Left Double Instructions

Mnemonic	Instruction Name	Page
xxsldwi	VSX Vector Shift Left Double by Word Immediate	1000

Table 57.VSX Vector Shift Left Double Instruction

7.6.1.14.7 VSX Vector Generate Permute Control Vector Instructions

Mnemonic	Instruction Name	Page
xxgenpcvbm	VSX Vector Generate PCV from Byte Mask	979
xxgenpcvdm	VSX Vector Generate PCV from Doubleword Mask	985
xxgenpcvhm	VSX Vector Generate PCV from Halfword Mask	981
xxgenpcvwm	VSX Vector Generate PCV from Word Mask	983

Table 58.VSX Vector Permute Control Vector Generate Instruction

7.6.1.15 VSX Vector Load Special Value Instruction

Mnemonic	Instruction Name	Page
lxvkq	VSX Vector Load Special Value Quadword	628

Table 59.VSX Vector Load Special Value Instruction

7.6.1.16 VSX Vector Test Least-Significant Bit by Byte Instruction

Mnemonic	Instruction Name	Page
xvtlsbb	VSX Vector Test Least-Significant Bit by Byte	968

Table 60.VSX Vector Load Special Value Instruction

7.6.2 VSX Instruction Description Conventions

7.6.2.1 VSX Instruction RTL Operators

x.bit[y:z]

Return the contents of bits y: z of x.

x.word[y:z]

Return the contents of word elements y: z of x.

x.dword[y:z]

Return the contents of doubleword elements y: z of x.

x = y

The value of y is placed into x.

x |= y

The value of y is ORed with the value x and placed into x.

~X

Return the one's complement of x.

!x

Return 1 if the contents of x are equal to 0, otherwise return 0.

x || y

Return the value of x concatenated with the value of y. For example, $0b010 \mid \mid 0b111$ is the same as 0b010111.

x ^ y

Return the value of x exclusive ORed with the value of y.

x?y:z

If the value of x is true, return the value of y, otherwise return the value z.

х+у

x and y are integer values.

Return the sum of x and y.

х-у

x and y are integer values.

Return the difference of x and y.

x!=y

x and y are integer values.

Return 1 if x is not equal to y, otherwise return 0.

x<=y

x and y are integer values.

Return 1 if x is less than or equal to y, otherwise return 0.

x>=y

x and y are integer values.

Return 1 if x is greater than or equal to y, otherwise return 0.

7.6.2.2 VSX Instruction RTL Function Calls

bfl oat16_CONVERT_FROM_BFP(x)

x is a floating-point value represented in the working format.

If x. cl ass. SNaN=1 or x. cl ass. QNaN=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:8 of result are set to the value 0b111111111.

Bits 9:15 of result are set to the value of bits 1:7 of x. si gni fi cand.

Otherwise, if x. cl ass. Infi ni ty=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:8 of result are set to the value 0b111111111.

Bits 9:15 of result are set to 0.

Otherwise, if x. cl ass. Zero=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 9:15 of result are set to 0.

Otherwise, if x. exponent is less than -126, do the following.

Bit 0 of result is set to the value of x. si gn.

sh_cnt is set to the difference, -126 - x. exponent.

Bits 1:8 of result are set to 0b00000000.

Bits 9:15 of result are set to bits 1:7 of x. si gni fi cand shifted right by sh_cnt bits.

Otherwise, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:8 of result are set to the sum, x. exponent + 127.

Bits 9:15 of result are set to bits 1:7 of x. si gni fi cand.

Return result (bfloat16 format)

bfp_ABSOLUTE(x)

x is a binary floating-point value represented in the binary floating-point working format.

Return x with sign set to 0.

bfp_ADD(x, y)

x is a binary floating-point value represented in the binary floating-point working format.

y is a binary floating-point value represented in the binary floating-point working format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is an infinity and y is an infinity of the opposite sign, vxi si_fl ag is set to 1.

If x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if y is a QNaN, return y.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, if x and y are infinities of opposite sign, return the standard QNaN.

Otherwise, return the normalized sum of x and y, having unbounded range and precision.

$bfp_COMPARE_EQ(x, y)$

x is a binary floating-point value represented in the binary floating-point working format. y is a binary floating-point value represented in the binary floating-point working format.

Return 0b0 if x is NaN or y is a NaN.

Otherwise, return 0b1 if x is a Zero and y is a Zero.

Otherwise, return 0b1 if x is equal to y.

Otherwise, return 0b0.

bfp_COMPARE_GT(x, y)

x is a binary floating-point value represented in the binary floating-point working format. y is a binary floating-point value represented in the binary floating-point working format.

Return 0b0 if x is NaN or y is a NaN.

Otherwise, return 0b0 if x is a Zero and y is a Zero.

Otherwise, return 0b1 if x is greater than y.

Otherwise, return 0b0.

bfp_COMPARE_LT(x, y)

x is a binary floating-point value represented in the binary floating-point working format. y is a binary floating-point value represented in the binary floating-point working format.

Return 0b0 if x is NaN or y is a NaN.

Otherwise, return 0b0 if x is a Zero and y is a Zero.

Otherwise, return 0b1 if x is less than y.

Otherwise, return 0b0.

bfp_CONVERT_FROM_BFLOAT16(x)

x is a floating-point value represented in bfloat16 format.

Let si gn be the contents of bit 0 of x.

Let exponent be the contents of bits 1:8 of x.

Let fracti on be the contents of bits 9:15 of x.

Let result. sign be set to 0.

Let resul t. exponent be set to 0.

Let resul t. si gni fi cand be set to 0.

Let result. class. SNaN be set to 0.

Let result. class. QNaN be set to 0.

Let result. class. Infinity be set to 0.

Let result. class. Zero be set to 0.

Let result. class. Denormal be set to 0.

Let result. class. Normal be set to 0.

If x is an SNaN, do the following.

result.class. SNaN is set to 1.

result. si gn is set to the value of si gn.

The contents of result. significand are set to 0.

The contents of bits 1:7 of result. significand are set to the value of fraction.

Otherwise, if x is a QNaN, do the following.

result.class.QNaN is set to 1.

result. sign is set to the value of sign.

The contents of result. significand are set to 0.

The contents of bits 1:7 of result. significand are set to the value of fraction.

Otherwise, if x is an Infinity value, do the following.

result. class. Infinity is set to 1.

result. si gn is set to the value of si gn.

Otherwise, if x is a Zero value, do the following.

result. class. Zero is set to 1.

result. sign is set to the value of sign.

Otherwise, if x is a Denormal value, do the following.

result. class. Denormal is set to 1.

result. sign is set to the value of sign.

result. exponent is set to the value -126.

The contents of bits 1:7 of result. significand are set to the value of fraction.

result. si gni fi cand is shifted left until the contents bit 0 of result. si gni fi cand are equal to 1.

result. exponent is decremented by the number of bits result. significand was shifted.

Otherwise, do the following.

result. class. Normal is set to 1.

result. sign is set to the value of sign.

result. exponent is set to the value of exponent subtracted by 127.

The contents of bit 0 of result. significand are set to 1.

The contents of bits 1:7 of result significand are set to the value of fraction.

Return result (binary floating-point working format).

bfp_CONVERT_FROM_BFP16(x)

x is a floating-point value represented in half-precision format.

Let exponent be the contents of bits 1:5 of x.

Let fracti on be the contents of bits 6:15 of x.

Let result. sign be set to 0.

Let result. exponent be set to 0.

Let result. significand be set to 0.

Let result. class. SNaN be set to 0.

Let result. class. QNaN be set to 0.

Let result. class. Infinity be set to 0.

Let result. class. Zero be set to 0.

Let result. class. Denormal be set to 0.

Let result. class. Normal be set to 0.

If x is a SNaN, do the following.

result. class. SNaN is set to 1.

result. si gn is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:10 of result. significand are set to the value of fraction.

Otherwise, if x is a QNaN, do the following.

result. class. QNaN is set to 1.

result. si gn is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:10 of result. significand are set to the value of fraction.

Otherwise, if x is an Infinity value, do the following.

result. class. Infinity is set to 1.

result. sign is set to the contents of bit 0 of x.

Otherwise, if x is a Zero value, do the following.

result.class.Zero is set to 1.

result. sign is set to the contents of bit 0 of x.

Otherwise, if x is a Denormal value, do the following.

result, class. Denormal is set to 1.

result. sign is set to the contents of bit 0 of x.

result. exp is set to the value -14.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:10 of result. significand are set to the value of fraction.

result. si gni fi cand is shifted left until the contents bit 0 of result. si gni fi cand are equal to 1.

resul t. exponent is decremented by the the number of bits resul t. si gni fi cand was shifted.

Otherwise, do the following.

result.class.Normal is set to 1.

result. si gn is set to the contents of bit 0 of x.

result. exp is set to the value of exponent subtracted by 15.

The contents of bit 0 of result. significand are set to 1.

The contents of bits 1:10 of result. significand are set to the value of fraction.

Return result.

bfp_CONVERT_FROM_BFP32(x)

x is a floating-point value represented in single-precision format.

Let exponent be the contents of bits 1:8 of x.

Let fraction be the contents of bits 9:31 of x.

Let result. sign be initialized to 0.

Let resul t. exponent be initialized to 0.

Let result. si gni fi cand be initialized to 0.

Let result. class. SNaN be initialized to 0.

Let result. class. QNaN be initialized to 0.

Let result. class. Infinity be initialized to 0.

Let resul t. class. Zero be initialized to 0.

Let result.class.Denormal be initialized to 0.

Let result. class. Normal be initialized to 0.

If x is a SNaN, do the following.

result.class. SNaN is set to 1.

result. si gn is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:23 of result. significand are set to the value of fraction.

Otherwise, if x is a QNaN, do the following.

result.class.QNaN is set to 1.

result. sign is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:23 of result. significand are set to the value of fraction.

Otherwise, if x is an Infinity value, do the following.

result. class. Infinity is set to 1.

resul t. si gn is set to the contents of bit 0 of x.

Otherwise, if x is a Zero value, do the following.

```
result. class. Zero is set to 1. result. sign is set to the contents of bit 0 of x.
```

Otherwise, if x is a Denormal value, do the following.

```
result. class. Denormal is set to 1.
```

result. si gn is set to the contents of bit 0 of x.

result. exponent is set to the value -126.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:23 of result. significand are set to the value of fraction.

result. si gni fi cand is shifted left until the contents bit 0 of result. si gni fi cand are equal to 1. result. exponent is decremented by the the number of bits result. si gni fi cand was shifted.

Otherwise, do the following.

result. class. Normal is set to 1.

result. si gn is set to the contents of bit 0 of x.

result. exponent is set to the value of exponent subtracted by 127.

The contents of bit 0 of result. significand are set to 1.

The contents of bits 1:23 of result. significand are set to the value of fraction.

Return result.

bfp CONVERT FROM BFP64(x)

x is a binary floating-point value represented in double-precision format.

Let exponent be the contents of bits 1:11 of x.

Let fraction be the contents of bits 12:63 of x.

resul t. si gn is initialized to 0.

result. exponent is initialized to 0.

result. si gni fi cand is initialized to 0.

result. class. SNaN is initialized to 0.

result.class.QNaN is initialized to 0.

result. class. Infinity is initialized to 0.

result. class. Zero is initialized to 0.

result.class.Denormal is initialized to 0.

result.class.Normal is initialized to 0.

If x is a SNaN, do the following.

result. class. SNaN is set to 1.

result. si gn is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:52 of result. significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

Otherwise, if x is a QNaN, do the following.

result.class.QNaN is set to 1.

resul t. si gn is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:52 of result. significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

Otherwise, if x is an Infinity, do the following.

result. class. Infinity is set to 1.

result. sign is set to the contents of bit 0 of x.

Otherwise, if x is a Zero, do the following.

result. class. Zero is set to 1.

result. sign is set to the contents of bit 0 of x.

Otherwise, if x is a Denormal, do the following.

result.class.Denormal is set to 1.

result. sign is set to the contents of bit 0 of x.

result. exp is set to the value -1022.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:52 of result. significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

result. si gni fi cand is shifted left until the contents bit 0 of result. si gni fi cand are equal to 1.

result. exponent is decremented by the the number of bits result. si gni fi cand was shifted.

Otherwise, do the following.

result. class. Normal is set to 1.

result. sign is set to the contents of bit 0 of x.

result. exp is set to the value of exponent subtracted by 1023.

The contents of bit 0 of result. significand are set to 1.

The contents of bits 1:52 of result. significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

Return result (i.e., the value x in the binary floating-point working format).

bfp_CONVERT_FROM_BFP128(x)

x is a binary floating-point value represented in quad-precision format.

Let exponent be the contents of bits 1:15 of x.

Let fraction be the contents of bits 16:127 of x.

result. si gn is initialized to 0.

result. exponent is initialized to 0.

result. si gni fi cand is initialized to 0.

result. class. SNaN is initialized to 0.

result.class.QNaN is initialized to 0.

result. class. Infinity is initialized to 0.

resul t. cl ass. Zero is initialized to 0.

result.class. Denormal is initialized to 0.

result.class.Normal is initialized to 0.

If x is a SNaN, do the following.

result. class. SNaN is set to 1.

result. sign is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:112 of result, significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

Otherwise, if x is a QNaN, do the following.

result.class.QNaN is set to 1.

result. sign is set to the contents of bit 0 of x.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:112 of result. significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

Otherwise, if x is an Infinity, do the following.

result. class. Infinity is set to 1.

result. si gn is set to the contents of bit 0 of x.

Otherwise, if x is a Zero, do the following.

result. class. Zero is set to 1.

result. sign is set to the contents of bit 0 of x.

Otherwise, if x is a Denormal, do the following.

result. class. Denormal is set to 1.

result. sign is set to the contents of bit 0 of x.

result. exp is set to the value -16382.

The contents of bit 0 of result. significand are set to 0.

The contents of bits 1:112 of result, significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

resul t. si gni fi cand is shifted left until the contents bit 0 of resul t. si gni fi cand are equal to 1.

result. exponent is decremented by the the number of bits result. si gni fi cand was shifted.

Otherwise, do the following.

result. class. Normal is set to 1.

result. si gn is set to the contents of bit 0 of x.

result. exp is set to the value of exponent subtracted by 16383.

The contents of bit 0 of result. significand are set to 1.

The contents of bits 1:112 of result, significand are set to the value of fraction.

The contents of the rest of result. significand are set to 0.

Return result (i.e., the value x in the binary floating-point working format).

bfp_CONVERT_FROM_SI 64(x)

x is an integer value represented in signed doubleword integer format.

```
result. si gn is initialized to 0.
```

result. exponent is initialized to 0.

result, significand is initialized to 0.

result. class. SNaN is initialized to 0.

result. class. QNaN is initialized to 0.

result. class. Infinity is initialized to 0.

result. class. Zero is initialized to 0.

result.class.Denormal is initialized to 0.

result. class. Normal is initialized to 0.

If x is equal to 0x0000_0000_0000_0000,

result. class. Zero is set to 1.

Otherwise, do the following.

result.class.Normal is set to 1.

result. si gn is set to the contents of bit 0 of x.

result. exponent is set to the value 64.

Bits 0:64 of result. significand are set to the value of x sign-extended to 65 bits.

If bit 0 of result. significand is equal to 1,

result. sign is set to 1, and

result. si gni fi cand is set to the value of the two's complement of result. si gni fi cand.

If bit 0 of result. significand is equal to 0,

result. si gni fi cand is shifted left until bit 0 of result. si gni fi cand is equal to 1, and result. exponent is decremented by the number of bits result. si gni fi cand is shifted.

Return result (i.e., the value x in the binary floating-point working format).

bfp_CONVERT_FROM_SI 128(x)

x is a 128-bit signed integer value.

result. si gn is initialized to 0.

result. exponent is initialized to 0.

result. si gni fi cand is initialized to 0.

result. class. SNaN is initialized to 0.

```
result. class. QNaN is initialized to 0.
result. class. Infinity is initialized to 0.
result. class. Zero is initialized to 0.
result. class. Denormal is initialized to 0.
result.class.Normal is initialized to 0.
If x is equal to 0x0000_0000_0000_0000_0000_0000_0000,
     result. class. Zero is set to 1.
Otherwise, do the following.
     result. class. Normal is set to 1.
     result. sign is set to the contents of bit 0 of x.
     result. exponent is set to the value 128.
     Bits 0:128 of result. significand are set to the value of x sign-extended to 129 bits.
     If bit 0 of result. significand is equal to 1,
         result. si gn is set to 1, and
         result. si gni fi cand is set to the value of the two's complement of result. si gni fi cand.
     If bit 0 of result. significand is equal to 0,
         resul t. si gni fi cand is shifted left until bit 0 of resul t. si gni fi cand is equal to 1, and
         result. exponent is decremented by the number of bits result. significand is shifted.
```

Return result (i.e., the value x in the binary floating-point working format).

bfp_CONVERT_FROM_UI 64(x)

x is an integer value represented in unsigned doubleword integer format.

Return x in the binary floating-point working format.

```
resul t. si gn is initialized to 0.
resul t. exponent is initialized to 0.
resul t. si gni fi cand is initialized to 0.
resul t. cl ass. SNaN is initialized to 0.
resul t. cl ass. QNaN is initialized to 0.
resul t. cl ass. Infi ni ty is initialized to 0.
resul t. cl ass. Zero is initialized to 0.
resul t. cl ass. Denormal is initialized to 0.
resul t. cl ass. Normal is initialized to 0.

If x is equal to 0x0000_0000_0000, do the following.
resul t. cl ass. Zero is set to 1.

Otherwise, do the following.
```

```
result.class.Normal is set to 1.
```

result. si gn is set to 0.

result. exponent is set to the value 64.

Bits 0:64 of result. significand is set to the value of x zero-extended to 65 bits.

If bit 0 of result. significand is equal to 0, result. significand is shifted left until bit 0 of result. significand is equal to 1 and result. exponent is decremented by the number of bits result. significand is shifted.

Return result (i.e., the value x in the binary floating-point working format).

bfp_CONVERT_FROM_UI 128(x)

x is a 128-bit unsigned integer value.

result. si gn is initialized to 0.

```
result. exponent is initialized to 0.
    result. si gni fi cand is initialized to 0.
    result. class. SNaN is initialized to 0.
    result. class. QNaN is initialized to 0.
    result. class. Infinity is initialized to 0.
    result. class. Zero is initialized to 0.
    result. class. Denormal is initialized to 0.
    result. class. Normal is initialized to 0.
    If x is equal to 0x0000_0000_0000_0000_0000_0000_0000, do the following.
         result. class. Zero is set to 1.
    Otherwise, do the following.
         result. class. Normal is set to 1.
         result. si gn is set to 0.
         result. exponent is set to the value 128.
         Bits 0:128 of result. significand are set to the value of x zero-extended to 129 bits.
         If bit 0 of result. significand is equal to 0,
              result. si gni fi cand is shifted left until bit 0 of result. si gni fi cand is equal to 1 and result. exponent is
              decremented by the number of bits result. significand is shifted.
    Return result (i.e., the value x in the binary floating-point working format).
bfp_DENORM(x, y)
    x is an integer value specifying the target format's Emi n value.
    y is a binary floating-point value that is represented in the binary floating-point working format.
    If y. exponent is less than Emin, let sh_cnt be the value Emin - y. exponent.
    Otherwise, let sh_cnt be the value 0.
    y. si gni fi cand, having unbounded precision, is shifted right by sh_cnt bits.
    y. exponent is incremented by sh_cnt.
    Return y in the binary floating-point working format.
bfp_DIVIDE(x, y)
    x is a binary floating-point value that is represented in the binary floating-point working format.
    y is a binary floating-point value that is represented in the binary floating-point working format.
    If x or y is an SNaN, vxsnan_fl ag is set to 1.
    Otherwise, if x and y are infinities, vxi di _fl ag is set to 1.
    Otherwise, if x and y are zeros, vxzdz_fl ag is set to 1.
    Otherwise, if x is a finite value and y is a zero, zx_fl ag is set to 1.
    If x is a QNaN, return x.
    Otherwise, if x is an SNaN, return x represented as a QNaN.
    Otherwise, if y is a QNaN, return y.
    Otherwise, if y is an SNaN, return y represented as a QNaN.
    Otherwise, if x and y are infinities, return the standard QNaN.
    Otherwise, if x and y are zeros, return the standard QNaN.
    Otherwise, if y is a zero, return infinity, having the sign of the exclusive-OR of the signs of x and y.
```

bfb INFINITY

The value +Infinity represented in the binary floating-point working format.

Otherwise, return the normalized quotient of $x \div y$, having unbounded range and precision.

bfp_I NI TI ALI ZE(x)

Let x. si gn be set to 0.

```
Let x. exponent be set to 0.
Let x. si gni fi cand be set to 0.
Let x. cl ass. SNaN be set to 0.
Let x. cl ass. QNaN be set to 0.
Let x. cl ass. Infi ni ty be set to 0.
Let x. cl ass. Zero be set to 0.
Let x. cl ass. Denormal be set to 0.
Let x. cl ass. Normal be set to 0.
```

Return x.

bfp_MULTIPLY(x, y)

x is a binary floating-point value represented in the binary floating-point working format. y is a binary floating-point value represented in the binary floating-point working format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

Otherwise, if x is an infinity and y is a zero, vxi mz

Otherwise, if x is an infinity and y is a zero, $vxi mz_fl$ ag is set to 1. Otherwise, if x is a zero and y is an infinity, $vxi mz_fl$ ag is set to 1.

If x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if y is a QNaN, return y.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, if x is an infinity and y is a zero, return the standard QNaN.

Otherwise, if x is a zero and y is an infinity, return the standard QNaN.

Otherwise, return the normalized product of x x y, having unbounded range and precision.

bfp_MULTIPLY_ADD(x, y, z)

x is a binary floating-point value represented in the binary floating-point working format.

y is a binary floating-point value represented in the binary floating-point working format.

z is a binary floating-point value represented in the binary floating-point working format.

If x, y, or z is an SNaN, vxsnan_fl ag is set to 1.

Otherwise, if x is an infinity and y is a zero, vxi mz_fl ag is set to 1.

Otherwise, if x is a zero and y is an infinity, vxi mz_fl ag is set to 1.

Otherwise, if z and the product of x x y are Infinity values having opposite signs, vxi si _fl ag is set to 1.

If x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if z is a QNaN, return z.

Otherwise, if z is an SNaN, return z represented as a QNaN.

Otherwise, if y is a QNaN, return y.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, if x is an infinity and y is a zero, return the standard QNaN.

Otherwise, if x is a zero and y is an infinity, return the standard QNaN.

Otherwise, if z and the product of x x y are Infinity values having opposite signs, return the standard QNaN.

Otherwise, return the sum of z and the normalized product of $x \times y$, having unbounded range and precision.

bfp_NEGATE(x)

x is a binary floating-point value that is represented in the binary floating-point working format.

If x is not a NaN, return x with its sign complemented. Otherwise, return x.

bfp_NMAX_BFLOAT16

Return the largest positive normalized bfloat16 floating-point value (i.e., 2¹²⁸-2¹²⁸⁻⁸) represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFLOAT16(0x7F7F)

bfp_NMAX_BFP16

Return the largest positive normalized half-precision floating-point value (i.e., 2¹⁶-2¹⁶⁻¹¹), represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP16(0x7BFF)

bfp_NMAX_BFP64

Return the largest finite double-precision floating-point value (i.e., 2^{1024} - 2^{1024} - 2^{1024} - 5^{3}) in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP64(0x7FEF_FFFF_FFFF_FFFF)

bfp_NMAX_BFP80

Return the largest finite double-extended-precision floating-point value (i.e., 2¹⁶³⁸⁴-2¹⁶³⁸⁴-6⁵) in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP80(0x7FFE_FFFF_FFFF_FFFF)

bfp_NMAX_BFP128

Return the largest finite quad-precision value (i.e., 2¹⁶³⁸⁴-2¹⁶³⁸⁴-1¹³) in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP128(0x7FFE_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF)

bfp_NMI N_BFLOAT16

Return the smallest positive normalized bfloat16 floating-point value (i.e., 2⁻¹²⁶), represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFLOAT16(0x0080)

bfp_NMI N_BFP16

Return the smallest positive normalized half-precision floating-point value, 2⁻¹⁴, represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP16(0x0400)

bfp_NMI N_BFP64

Return the smallest positive normalized double-precision floating-point value, 2⁻¹⁰²², represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP64(0x0010_0000_0000_0000)

bfp_NMI N_BFP80

Return the smallest positive normalized double-extended-precision floating-point value, 2⁻¹⁶³⁸², represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP80(0x0001_0000_0000_0000_0000)

bfp_NMI N_BFP128

Return the smallest, positive, normalized quad-precision floating-point value, 2⁻¹⁶³⁸², represented in the binary floating-point working format.

return bfp_CONVERT_FROM_BFP128(0x0001_0000_0000_0000_0000_0000_0000)

bfp_QUIET(x)

x is a Signalling NaN.

Return x converted to a Quiet NaN with x. cl ass. QNaN set to 1 and x. cl ass. SNaN set to 0.

bfp_ROUND_CEIL(p, x)

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision. x must be rounded as presented, without prenormalization.

p is an integer value specifying the precision (i.e., number of bits) the significand is rounded to.

Return the smallest floating-point number having unbounded exponent range and a significand with a width of p bits that is greater or equal in value to x.

inc_fl ag is set to 1 if the magnitude of the value returned is greater than x. xx_fl ag is set to 1 if the value returned is not equal to x.

bfp_ROUND_FLOOR(p, x)

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision. The value must be rounded as presented, without prenormalization.

p is an integer value specifying the precision (i.e., number of bits) the significand is rounded to.

Return the largest floating-point number having unbounded exponent range and a significand with a width of p bits that is lesser or equal in value to x.

i nc_fl ag is set to 1 if the magnitude of the value returned is greater than x. xx_fl ag is set to 1 if the value returned is not equal to x.

bfp_ROUND_TO_BFLOAT16(rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

rmode is a 2-bit integer value specifying one of four rounding modes.

```
rmode=0b00 Round to Nearest Even
rmode=0b01 Round towards Zero
rmode=0b10 Round towards +Infinity
rmode=0b11 Round towards - Infinity
```

If x is a QNaN, Infinity, or Zero, return x. Otherwise, if x is an SNaN, set vxsnan_fl ag to 1 and return the corresponding QNaN representation of x. Otherwise, return the value x rounded to bfloat16 format's exponent range and significand precision represented in the floating-point working format using the rounding mode specified by rmode.

```
if x.class.SNaN then do
    vxsnan_flag ← 1
    return bfp_QUIET(x)
end

if x.class.QNaN then return x
if x.class.Infinity then return x
if x.class.Zero then return x

if bfp_ABSOLUTE(x)<bfp_NMIN_BFLOAT16 then do

if FPSCR.UE=0 then do
    x ← bfp_DENORM(-126, x)

if rmode=0b00 then r ← bfp_ROUND_NEAR_EVEN(8, x)
    if rmode=0b01 then r ← bfp_ROUND_TRUNC(8, x)
    if rmode=0b10 then r ← bfp_ROUND_CEIL(8, x)
    if rmode=0b11 then r ← bfp_ROUND_FLOOR(8, x)</pre>
```

```
ux_flag \leftarrow xx_flag
     return r
  end
  el se do
     x. exponent \leftarrow x. exponent + 192
     ux_flag \leftarrow 0b1
  end
end
if rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(8, x)
if rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(8, x)
if rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(8, x)
if rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(8, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFLOAT16 then do
  if FPSCR.OE=O then do
     if rmode=0b00 then r \leftarrow x. sign ? bfp_INFINITY : bfp_INFINITY
     if rmode=0b01 then r \leftarrow x. sign ? bfp_NMAX_BFLOAT16 : bfp_NMAX_BFLOAT16
     if rmode=0b10 then r \leftarrow x. sign ? bfp_NMAX_BFLOAT16 : bfp_INFINITY
     if rmode=0b11 then r \leftarrow x. sign ? bfp_INFINITY : bfp_NMAX_BFLOAT16
     r. sign \leftarrow x. sign
     ox_flag \leftarrow 0b1
     xx flag \leftarrow 0b1
     inc_flag ← 0bU
  end
  el se do
     x. exponent \leftarrow x. exponent - 192
     ox_flag \leftarrow 0b1
  end
end
return r
```

bfp_ROUND_TO_BFP16(x, y)

y is a normalized floating-point value represented in the binary floating-point working format, having unbounded exponent range and significand precision.

x is a 2-bit integer value specifying one of four rounding modes.

```
0b00 Round to Nearest Even
0b01 Round towards Zero
0b10 Round towards +Infinity
0b11 Round towards - Infinity
```

If y is an QNaN, Infinity, or Zero, return y. Otherwise, if y is an SNaN, set vxsnan_fl ag to 1 and return the corresponding QNaN representation of y. Otherwise, return the value y rounded to half-precision format's exponent range and significand precision using the rounding mode specified by x.

```
if y.class.Zero | y.class.Infinity then return(y)
if y.class.QNaN | y.class.SNaN then do
  result ← y
  result.significand.bit[1] ← 1
  result.significand.bit[11:inf] ← 0
```

```
result.class.SNaN ← 0
   result.class.QNaN ← 1
   vxsnan_fl ag ← y. cl ass. SNaN
   return(result)
end
if bfp_COMPARE_LT(y, bfp_NMIN_BFP16) then do
   if FPSCR. UE=0 then do
      do while y. exponent < -14
                                      // denormalize y
         y. si gni fi cand \leftarrow y. si gni fi cand \Rightarrow 1
         y. exponent \leftarrow y. exponent + 1
      end
      if x=0b00 then result ← bfp_ROUND_TO_BFP16_NEAR_EVEN(y)
      if x=0b01 then result ← bfp_ROUND_TO_BFP16_TRUNC(y)
      if x=0b10 then result \leftarrow bfp_ROUND_TO_BFP16_CEIL(y)
      if x=0b11 then result ← bfp ROUND TO BFP16 FLOOR(y)
      do while result.significand.bit[0] = 0
                                                   // normalize result
         result. significand ← result. significand << 1
         result. exponent ← result. exponent - 1
      end
      ux_flag \leftarrow xx_flag
      return(result)
   end
   el se do
      y. exponent ← y. exponent + 24
      ux_flaq \leftarrow 1
   end
end
if x=0b00 then result \leftarrow bfp_ROUND_TO_BFP16_NEAR_EVEN(y)
if x=0b01 then result ← bfp_ROUND_TO_BFP16_TRUNC(y)
if x=0b10 then result \leftarrow bfp_ROUND_TO_BFP16_CEIL(y)
if x=0b11 then result \leftarrow bfp_ROUND_TO_BFP16_FLOOR(y)
if bfp_COMPARE_GT(result, bfp_NMAX_BFP16) then do
   if OE=O then do
      if x=0b00 then result \leftarrow sign ? bfp_NEGATE(bfp_INFINITY) : bfp_INFINITY
      if x=0b01 then result \leftarrow sign ? bfp_NEGATE(bfp_NMAX_BFP16) : bfp_NMAX_BFP16
      if x=0b10 then result \leftarrow sign ? bfp_NEGATE(bfp_NMAX_BFP16) : bfp_INFINITY
      if x=0b11 then result ← sign ? bfp_NEGATE(bfp_INFINITY) : bfp_NMAX_BFP16
      ox_flag \leftarrow 0b1
      xx flaq \leftarrow 0b1
      inc_flag ← ObU
      return(resul t)
   end
   el se do
      result. exponent ← result. exponent - 24
      ox_flag \leftarrow 1
   end
end
return(result)
```

bfp_ROUND_TO_BFP16_CEI L(x)

x is a normalized floating-point value represented in the binary floating-point working format, having unbounded exponent range and significand precision.

Return the smallest floating-point number having unbounded exponent range but half-precision significand precision that is greater or equal in value to x.

If the magnitude of the value returned is greater than x, i nc_fl ag is set to 1.

If the value returned is not equal to x, xx_fl ag is set to 1.

bfp_ROUND_TO_BFP16_FLOOR(x)

x is a normalized floating-point value represented in the binary floating-point working format, having unbounded exponent range and significand precision.

Return the largest floating-point number having unbounded exponent range but half-precision significand precision that is lesser or equal in value to x.

If the magnitude of the value returned is greater than x, i nc_fl ag is set to 1.

If the value returned is not equal to x, xx_fl ag is set to 1.

bfp_ROUND_TO_BFP16_NEAR_EVEN(x)

x is a normalized floating-point value represented in the binary floating-point working format, having unbounded exponent range and significand precision.

Return the floating-point number having unbounded exponent range but half-precision significand precision that is nearest in value to x (in case of a tie, the floating-point number having unbounded exponent range but half-precision significand precision with the least-significant bit equal to 0 is used).

If the magnitude of the value returned is greater than x, i nc_fl ag is set to 1.

If the value returned is not equal to x, xx_fl ag is set to 1.

bfp_ROUND_TO_BFP16_TRUNC(x)

x is a normalized floating-point value represented in the binary floating-point working format, having unbounded exponent range and significand precision.

Return the largest floating-point number having unbounded exponent range but half-precision significand precision that is lesser or equal in value to x if x>0, or the smallest floating-point number having unbounded exponent range but half0-precision significand precision that is greater or equal in value to x if x<0.

If the magnitude of the value returned is greater than x, i nc_fl ag is set to 1.

If the value returned is not equal to x, xx_fl ag is set to 1.

return r (binary floating-point working format)

bfp_ROUND_TO_BFP32_SIGNIFICAND(x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

Return the value x rounded to 24-bit significand precision under control of the rounding mode specified in RN, retaining unbounded exponent range, represented in the binary floating-point working format.

```
\label{eq:rmode} \begin{tabular}{lll} $rmode \leftarrow FPSCR. RN \\ $if x. class. QNaN & | x. class. Infinity & | x. class. Zero then return x \\ $if rmode=0b00 then $r \leftarrow bfp_ROUND_NEAR_EVEN(24,x)$ \\ $if rmode=0b01 then $r \leftarrow bfp_ROUND_TRUNC(24,x)$ \\ $if rmode=0b10 then $r \leftarrow bfp_ROUND_CEIL(24,x)$ \\ $if rmode=0b11 then $r \leftarrow bfp_ROUND_FLOOR(24,x)$ \\ \end{tabular}
```

bfp_ROUND_TO_BFP32(rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

rmode is a 2-bit integer value specifying one of four rounding modes.

```
rmode=0b00 Round to Nearest Even
rmode=0b01 Round towards Zero
rmode=0b10 Round towards +Infinity
rmode=0b11 Round towards - Infinity
```

If x is a QNaN, Infinity, or Zero, return x. Otherwise, if x is an SNaN, set vxsnan_fl ag to 1 and return the corresponding QNaN representation of x. Otherwise, return the value x rounded to single-precision format's exponent range and significand precision represented in the floating-point working format using the rounding mode specified by rmode.

```
if x.class. SNaN then do
     vxsnan_fl ag ← 1
     return bfp_QUIET(x)
end
if x. class. QNaN then return x
if x.class.Infinity then return x
if x. class. Zero then return x
if bfp_ABSOLUTE(x) < bfp_NMIN_BFP32 then do
   x = bfp_DENORM(-126, x)
   if rmode=0b00 then r = bfp_ROUND_NEAR_EVEN(24, x)
   if rmode=0b01 then r = bfp_ROUND_TRUNC(24, x)
   if rmode=0b10 then r = bfp ROUND CEIL(24, x)
   if rmode=0b11 then r = bfp_ROUND_FLOOR(24, x)
  if FPSCR.UE=0 then do
      ux_flag \leftarrow xx_flag
      return(r)
   end
   el se do
      x. exponent \leftarrow x. exponent + 192
      ux_fl ag ← 0b1
   end
end
if rmode=0b00 then r = bfp_ROUND_NEAR_EVEN(24,x)
if rmode=0b01 then r = bfp_ROUND_TRUNC(24, x)
if rmode=0b10 then r = bfp ROUND CEIL(24, x)
if rmode=0b11 then r = bfp_ROUND_FLOOR(24, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFP32 then do
   if FPSCR. OE=O then do
      if rmode=0b00 then r \leftarrow x. sign ? bfp_INFINITY : bfp_INFINITY
      if rmode=0b01 then r \leftarrow x. sign ? bfp_NMAX_BFP32 : bfp_NMAX_BFP32
      if rmode=0b10 then r \leftarrow x. sign ? bfp_NMAX_BFP32 : bfp_INFINITY
      if rmode=0b11 then r \leftarrow x. sign ? bfp_INFINITY : bfp_NMAX_BFP64
      r. sign \leftarrow x. sign
      ox_flag \leftarrow 0b1
      xx_flag \leftarrow 0b1
      inc flag ← ObU
      return(r)
   end
   el se do
      r. exponent \leftarrow r. exponent - 192
```

```
ox_fl ag ← 0b1
   end
end
return r
```

bfp_ROUND_TO_BFP32_DEFAULT(rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

rmode is a 2-bit integer value specifying one of four rounding modes.

```
rmode=0b00 Round to Nearest Even
rmode=0b01 Round towards Zero
rmode=0b10 Round towards +Infinity
rmode=0b11
           Round towards - Infinity
```

If x is a QNaN, Infinity, or Zero, return x. Otherwise, if x is an SNaN, set vxsnan_fl ag to 1 and return the corresponding QNaN representation of x. Otherwise, return the value x rounded to single-precision format's exponent range and significand precision represented in the floating-point working format using the rounding mode specified by rmode.

The result is that which would be produced if OE and UE were set to 0 (the "default" value).

```
if x.class. SNaN then do
    vxsnan_flag \leftarrow 1
    return bfp_QUIET(x)
end
if x.class.QNaN then return x
if x. class. Infinity then return x
if x. class. Zero then return x
if bfp_ABSOLUTE(x) < bfp_NMI N_BFP32 then do
   x = bfp_DENORM(-126, x)
  if rmode=0b00 then r = bfp_ROUND_NEAR_EVEN(24, x)
  if rmode=0b01 then r = bfp_ROUND_TRUNC(24, x)
  if rmode=0b10 then r = bfp_ROUND_CEIL(24, x)
  if rmode=0b11 then r = bfp_ROUND_FLOOR(24, x)
  if FPSCR. UE=0 then do
    ux_flag \leftarrow xx_flag
  el se do
    ux_flag \leftarrow 0b1
    return r
end
if rmode=0b00 then r = bfp_ROUND_NEAR_EVEN(24, x)
if rmode=0b01 then r = bfp_ROUND_TRUNC(24, x)
if rmode=0b10 then r = bfp_ROUND_CEIL(24, x)
if rmode=0b11 then r = bfp_ROUND_FLOOR(24, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFP32 then do
   if rmode=0b00 then r = x.sign ? bfp_INFINITY : bfp_INFINITY
  if rmode=0b01 then r = x. sign ? bfp_NMAX_BFP32 : bfp_NMAX_BFP32
   if rmode=0b10 then r = x.sign ? bfp_NMAX_BFP32 : bfp_INFINITY
  if r = x. sign ? bfp_INFINITY : bfp_NMAX_BFP32
  r. sign = x. sign
  if FPSCR. OE=O then do
```

Version 3.1B Power ISA™ September 14, 2021

```
ox_flag \leftarrow 0b1
     xx_flag \leftarrow 0b1
      inc_flag ← 0bU
  el se do
     ox_flag \leftarrow 0b1
end
return r
```

bfp_ROUND_TO_BFP64(ro, rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

ro is a 1-bit unsigned integer and rmode is a 2-bit unsigned integer, together specifying one of five rounding modes to be used in rounding z.

```
ro=0 rmode=0b00
                  Round to Nearest Even
ro=0 rmode=0b01
                  Round towards Zero
                  Round towards +Infinity
ro=0 rmode=0b10
ro=0 rmode=0b11
                  Round towards - Infinity
ro=1
                  Round to Odd
```

Return the value x rounded to double-precision under control of the specified rounding mode.

```
if x. class. QNaN
                       then return x
if x. class. Infinity then return x
if x. class. Zero
                       then return x
if bfp_ABSOLUTE(x) < bfp_NMI N_BFP64 then do
   if FPSCR. UE=0 then do
       x \leftarrow bfp_DENORM(-1022, x)
       if ro=0 & rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(53, x)
       if ro=0 & rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(53, x)
       if ro=0 & rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(53, x)
       if ro=0 & rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(53, x)
       if ro=1
                               then r \leftarrow bfp_ROUND_ODD(53, x)
       ux_flag \leftarrow xx_flag
       return(r)
   end
   el se do
       x. exponent \leftarrow x. exponent + 1536
       ux_flag \leftarrow 1
   end
end
if ro=0 & rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(53, x)
if ro=0 & rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(53, x)
if ro=0 & rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(53, x)
if ro=0 & rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(53, x)
if ro=1
                        then r \leftarrow bfp_ROUND_ODD(53, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFP64 then do
   if FPSCR. OE=O then do
       if ro=0 & rmode=0b00 then r \leftarrow x.sign ? bfp_INFINITY : bfp_INFINITY
       if ro=0 & rmode=0b01 then r \leftarrow x. sign ? bfp_NMAX_BFP64 : bfp_NMAX_BFP64
       if ro=0 & rmode=0b10 then r \leftarrow x. sign ? bfp NMAX BFP64 : bfp INFINITY
       if ro=0 & rmode=0b11 then r \leftarrow x. sign ? bfp_INFINITY : bfp_NMAX_BFP64
       if ro=1
                                then r \leftarrow x. sign ? bfp_NMAX_BFP64 : bfp_NMAX_BFP64
       r. sign \leftarrow x. sign
       ox_flag \leftarrow 0b1
       xx_flag \leftarrow 0b1
       inc_flag ← ObU
       return(r)
```

```
end
   el se do
      r. exponent \leftarrow r. exponent - 1536
       ox_flaq \leftarrow 1
   end
end
return r (binary floating-point working format)
```

bfp_ROUND_TO_BFP64_DEFAULT(rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

rmode is a 2-bit integer value specifying one of four rounding modes.

```
rmode=0b00 Round to Nearest Even
rmode=0b01 Round towards Zero
rmode=0b10 Round towards +Infinity
rmode=0b11 Round towards - Infinity
```

If x is a QNaN, Infinity, or Zero, return x. Otherwise, if x is an SNaN, set vxsnan_fl ag to 1 and return the corresponding QNaN representation of x. Otherwise, return the value x rounded to single-precision format's exponent range and significand precision represented in the floating-point working format using the rounding mode specified by rmode.

The result is that which would be produced if OE and UE were set to 0 (the "default" value).

```
if x. class. SNaN then do
    vxsnan_fl ag \leftarrow 1
    return bfp_QUIET(x)
end
if x.class.QNaN then return x
if x. class. Infinity then return x
if x.class.Zero then return x
if bfp_ABSOLUTE(x)<bfp_NMIN_BFP64 then do
   x = bfp_DENORM(-1022, x)
   if rmode=0b00 then r = bfp_ROUND_NEAR_EVEN(53, x)
  if rmode=0b01 then r = bfp_ROUND_TRUNC(53, x)
  if rmode=0b10 then r = bfp_ROUND_CEIL(53, x)
  if rmode=0b11 then r = bfp_ROUND_FLOOR(53, x)
  if FPSCR.UE=0 then do
    ux_flag \leftarrow xx_flag
  el se do
    ux_fl ag ← 0b1
    return r
end
if rmode=0b00 then r = bfp_ROUND_NEAR_EVEN(53, x)
if rmode=0b01 then r = bfp_ROUND_TRUNC(53, x)
if rmode=0b10 then r = bfp_ROUND_CEIL(53, x)
if rmode=0b11 then r = bfp_ROUND_FLOOR(53, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFP32 then do
   if rmode=0b00 then r = x.sign ? bfp_INFINITY : bfp_INFINITY
   if r = x. sign ? bfp_NMAX_BFP64 : bfp_NMAX_BFP64
   if r = x. sign ? bfp_NMAX_BFP64 : bfp_INFINITY
   if rmode=0b11 then r = x. sign ? bfp_INFINITY : bfp_NMAX_BFP64
```

```
r. sign = x. sign
  if FPSCR. OE=O then do
     ox_flag \leftarrow 0b1
     xx_flag \leftarrow 0b1
     inc_flag ← ObU
  el se do
     ox_flag \leftarrow 0b1
end
return r
```

bfp_ROUND_TO_BFP80(rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

rmode is a 2-bit unsigned integer, together specifying one of four rounding modes to be used in rounding x.

```
rmode=0b00
                   Round to Nearest Even
rmode=0b01
                   Round towards Zero
rmode=0b10
                   Round towards +Infinity
rmode=0b11
                   Round towards -Infinity
```

Return the value x rounded to double-extended-precision under control of the specified rounding mode.

```
if x. class. QNaN
                       then return x
if x. class. Infinity then return x
if x. class. Zero
                       then return x
if bfp\_ABSOLUTE(x) < bfp\_NMIN\_BFP80 then do
   if FPSCR. UE=0 then do
       x \leftarrow bfp DENORM(-16382, x)
       if rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(64, x)
       if rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(64, x)
       if rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(64, x)
       if rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(64, x)
       ux_flag \leftarrow xx_flag
       return(r)
   end
   el se do
       x. exponent \leftarrow x. exponent + 24576
       ux_flaq \leftarrow 1
   end
if rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(64, x)
if rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(64, x)
if rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(64, x)
if rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(64, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFP80 then do
   if FPSCR. OE=O then do
       if rmode=0b00 then r \leftarrow x. sign ? bfp_INFINITY : bfp_INFINITY
       if rmode=0b01 then r \leftarrow x.sign ? bfp_NMAX_BFP80 : bfp_NMAX_BFP80
       if rmode=0b10 then r \leftarrow x. sign ? bfp_NMAX_BFP80 : bfp_INFINITY
       if rmode=0b11 then r \leftarrow x. sign ? bfp_INFINITY : bfp_NMAX_BFP80
       r. sign \leftarrow x. sign
       ox flag \leftarrow 0b1
       xx_flaq \leftarrow 0b1
       inc_flag ← 0bU
       return(r)
   end
   el se do
```

```
r. exponent ← r. exponent - 24576
      ox_flag \leftarrow 1
   end
end
return r (binary floating-point working format)
```

bfp_ROUND_TO_BFP128(ro, rmode, x)

x is a normalized binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

ro is a 1-bit unsigned integer and rmode is a 2-bit unsigned integer, together specifying one of five rounding modes to be used in rounding z.

```
ro=0 rmode=0b00
                  Round to Nearest Even
                  Round towards Zero
ro=0 rmode=0b01
                  Round towards +Infinity
ro=0 rmode=0b10
ro=0 rmode=0b11
                  Round towards - Infinity
                  Round to Odd
ro=1
```

Return the value x rounded to quad-precision under control of the specified rounding mode.

```
if x. class. QNaN
                       then return x
if x. class. Infinity then return x
if x. class. Zero
                       then return x
if bfp_ABSOLUTE(x) < bfp_NMI N_BFP128 then do
   if FPSCR. UE=0 then do
       x \leftarrow bfp_DENORM(-16382, x)
       if ro=0 & rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(113, x)
      if ro=0 & rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(113, x)
      if ro=0 & rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(113, x)
      if ro=0 & rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(113, x)
                               then r \leftarrow bfp_ROUND_ODD(113, x)
      if ro=1
       ux_flag \leftarrow xx_flag
       return(r)
   end
   el se do
       x. exponent ← x. exponent + 24576
       ux_flag \leftarrow 1
   end
if ro=0 & rmode=0b00 then r \leftarrow bfp_ROUND_NEAR_EVEN(113, x)
if ro=0 & rmode=0b01 then r \leftarrow bfp_ROUND_TRUNC(113, x)
if ro=0 & rmode=0b10 then r \leftarrow bfp_ROUND_CEIL(113, x)
if ro=0 & rmode=0b11 then r \leftarrow bfp_ROUND_FLOOR(113, x)
if ro=1
                        then r \leftarrow bfp_ROUND_ODD(113, x)
if bfp_ABSOLUTE(r)>bfp_NMAX_BFP128 then do
   if FPSCR. OE=O then do
       if ro=0 & rmode=0b00 then r \leftarrow x. sign ? bfp_INFINITY : bfp_INFINITY
      if ro=0 & rmode=0b01 then r \leftarrow x. sign ? bfp_NMAX_BFP128 : bfp_NMAX_BFP128
      if ro=0 & rmode=0b10 then r \leftarrow x.sign ? bfp_NMAX_BFP128 : bfp_INFINITY
      if ro=0 & rmode=0b11 then r \leftarrow x. sign ? bfp_INFINITY
                                                                      : bfp_NMAX_BFP128
      if ro=1
                               then r \leftarrow x. sign ? bfp_NMAX_BFP128 : bfp_NMAX_BFP128
      r. sign \leftarrow x. sign
      ox_flag \leftarrow 0b1
       xx_flag \leftarrow 0b1
       inc_flag ← 0bU
       return(r)
   end
   el se do
```

```
r.exponent ← r.exponent - 24576
ox_flag ← 1
end
end
return r (binary floating-point working format)
```

bfp_ROUND_TO_I NTEGER(rmode, x)

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

If x is an SNaN, vxsnan_fl ag is set to 1.

If x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if x is an Infinity, return x.

Otherwise, do the following.

If rmode=0b000 (Round to Nearest Even),

return the double-precision floating-point integer value that is nearest in value to x (in case of a tie, the double-precision floating-point integer value with the least-significant bit equal to 0 is used).

If rmode=0b001 (Round towards Zero),

return the largest double-precision floating-point integer value that is lesser or equal in value to x if x>0, or the smallest double-precision floating-point integer value that is greater or equal in value to x if x<0.

If rmode=0b010 (Round towards +Infinity),

return the smallest double-precision floating-point integer value that is greater or equal in value to x.

If rmode=0b011 (Round towards -Infinity),

return the largest double-precision floating-point integer value that is lesser or equal in value to x.

If rmode=0b100 (Round to Nearest Away),

return the double-precision floating-point integer value that is nearest in value to x (in case of a tie, the double-precision floating-point integer value that is furthest away from 0 is used).

i nc_fl ag is set to 1 if the magnitude of the value returned is greater than x.

xx_fl ag is set to 1 if the value returned is not equal to x.

bfp_ROUND_ODD(p, x)

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision. x must be rounded as presented, without prenormalization.

p is an integer value specifying the precision (i.e., number of bits) the significand is rounded to.

Return x with bit p-1 of the significand set to 1 if any of the bits to the right of bit p-1 of the significand of x are equal to 1, and all bits to the right of bit p-1 of the significand of the value returned are set to 0. Otherwise return x with all bits to the right of bit p-1 of the significand set to 0.

i nc_fl ag is set to 1 if the magnitude of the value returned is greater than x.

xx_fl ag is set to 1 if the value returned is not equal to x.

bfp_ROUND_NEAR_EVEN(p, x)

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision. x must be rounded as presented, without prenormalization.

p is an integer value specifying the precision (i.e., number of bits) the significand is rounded to.

Return the floating-point number having unbounded exponent range and a significand with a width of p bits that is nearest in value to x (in case of a tie, the floating-point number having unbounded exponent range and a p-bit significand with the least-significant bit equal to 0 is used).

i nc_fl ag is set to 1 if the magnitude of the value returned is greater than x. xx_fl ag is set to 1 if the value returned is not equal to x.

$bfp_ROUND_TRUNC(p, x)$

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision. x must be rounded as presented, without prenormalization.

p is an integer value specifying the precision (i.e., number of bits) the significand is rounded to.

Return the largest floating-point number having unbounded exponent range and a significand with a width of p bits that is lesser or equal in value to x if x>0, or the smallest floating-point number having unbounded exponent range but double-precision significand precision that is greater or equal in value to x if x<0.

i nc_fl ag is set to 1 if the magnitude of the value returned is greater than x. xx_fl ag is set to 1 if the value returned is not equal to x.

bfp_SQUARE_ROOT(x)

x is a binary floating-point value that is represented in the binary floating-point working format and has unbounded exponent range and significand precision.

If x is an SNaN, vxsnan_fl ag is set to 1.

Otherwise, if x is negative and non-zero, vxsqrt_fl ag is set to 1.

If x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if x is -Zero, return -Zero.

Otherwise, if x is negative, return the standard QNaN.

Otherwise, return the normalized square root of x, represented in the binary floating-point working format, having unbounded range and precision.

bfp16_CONVERT_FROM_BFP(x)

x is a floating-point value represented in the binary floating-point working format.

If x. cl ass. QNaN=1, do the following.

Bit 0 of result is set to the value of x. si qn.

Bits 1:5 of result are set to the value 0b11111.

Bits 6:15 of result are set to the value of bits 1:10 of x. si gni fi cand.

Otherwise, if x. cl ass. I nfi ni ty=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:5 of result are set to the value 0b11111.

Bits 6:15 of result are set to 0.

Otherwise, if x. cl ass. Zero=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:15 of result are set to 0.

Otherwise, if x. exponent is less than -14 and UE=0, do the following.

Bit 0 of result is set to the value of x. si gn.

sh_cnt is set to the difference, -14 - x. exponent.

Bits 1:5 of result are set to 0b00000.

Bits 6:15 of result are set to bits 1:10 of x. si gni fi cand shifted right by sh_cnt bits.

```
Otherwise, if x. exponent is less than -14 and UE=1, result is undefined. Otherwise, if x. exponent is greater than 15 and 0E=1, result is undefined.
```

Otherwise, do the following.

```
Bit 0 of result is set to the value of x. si gn.
```

Bits 1:5 of result are set to the sum, x. exponent + 15.

Bits 6:15 of result are set to bits 1:10 of x. si gni fi cand.

Return result.

bfp32_ABSOLUTE(x)

x is a floating-point value represented in single-precision format.

Return x with its sign set to 0.

bfp32_CONVERT_FROM_BFP(x)

x is a floating-point value represented in the binary floating-point working format.

```
If x, cl ass, QNaN=1, do the following.
```

Bit 0 of result is set to the value of x. si gn.

Bits 1:8 of result are set to the value 0b1111_1111.

Bits 9:31 of result are set to the value of bits 1:23 of x. si gni fi cand.

Otherwise, if x. cl ass. Infi ni ty=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:9 of result are set to the value 0b1111 1111.

Bits 9:31 of result are set to 0.

Otherwise, if x. cl ass. Zero=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:31 of result are set to 0.

Otherwise, if x. exponent is less than -126 and UE=0, do the following.

Bit 0 of result is set to the value of x. si gn.

sh_cnt is set to the difference, -126 - x. exponent.

Bits 1:8 of result are set to 0b0000_0000.

Bits 9:31 of result are set to bits 1:23 of x. si gni fi cand shifted right by sh_cnt bits.

Otherwise, if x. exponent is less than -126 and UE=1, result is undefined.

Otherwise, if x. exponent is greater than 127 and 0E=1, result is undefined.

Otherwise, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:8 of result are set to the sum, x. exponent + 127.

Bits 9:31 of result are set to bits 1:23 of x. si gni fi cand.

Return result.

bfp32_CONVERT_FROM_BFP64(x)

x is a single-precision floating-point value in double-precision format.

Returns the value x in single-precision format. x must be representable in single-precision, or else result returned is undefined. x may require denormalization. No rounding is performed. If x is a SNaN, it is converted to a single-precision SNaN having the same payload as x.

```
else if (exp = -1023) & (frac != 0)
                                                    then return(0xUUUU_UUUU) // DP denorm
else if (exp < -126) then do // denormalization required
   msb = 1
   do while (exp < -126)
                               // denormalize operand until exp=Emin
      frac. bit[1:51] \leftarrow frac. bit[0:50]
      frac. bit[0] \leftarrow msb
                       \leftarrow 0
      msh
      exp
                       \leftarrow exp + 1
   end
   if (frac = 0) then return(0xUUUU_UUUU) // value not representable in SP format
   else do // return denormal SP
      result.bit[0]
                      ← si qn
      result.bit[1:8] \leftarrow 0
      result. bit[9:31] \leftarrow frac. bit[0:22]
      return(result)
   end
else if (exp = +1024) \& (frac = 0) \& (sign=0) then return(0x7F80_0000) // +Infinity
else if (exp = +1024) & (frac = 0) & (sign=1) then return(0xFF80_0000) // -Infinity
else if (exp = +1024) & (frac != 0) then do // QNaN or SNaN
   result.bit[0] \leftarrow sign
   result.bit[1:8] \leftarrow 255
   result. bit[9: 31] \leftarrow frac. bit[0: 22]
   return(result)
else if (exp < +1024) & (exp > +126) then return(0xUUUU_UUUU) // overflow
else do // normal value
   resul t. bi t[0]

← si qn

   result. bit[1:8] \leftarrow exp. bit[4:11] + 127
   result. bit[9: 31] \leftarrow frac. bit[0: 22]
   return(result)
end
```

$bfp32_MAXIMUM(x, y)$

x is a binary floating-point value that is represented in single-precision format. y is a binary floating-point value that is represented in single-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

```
If x is a QNaN and y is not a NaN, return y.
```

Otherwise, if x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if y is a QNaN, return x.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, return the greater of x and y, where +0 is considered greater than -0.

bfp32_MI NI MUM(x, y)

x is a binary floating-point value that is represented in single-precision format. y is a binary floating-point value that is represented in single-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

```
If x is a QNaN and y is not a NaN, return y.
```

Otherwise, if x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if y is a QNaN, return x.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, return the lesser of x and y, where -0 is considered less than +0.

bfp32_NEGATE(x)

x is a floating-point value represented in single-precision format.

Return x with its sign complemented.

bfp32_NEGATI VE_ABSOLUTE(x)

x is a floating-point value represented in single-precision format.

Return x with its sign set to 1.

bfp64_ABS0LUTE(x)

x is a floating-point value represented in double-precision format.

Return x with its sign set to 0.

bfp64_CONVERT_FROM_BFP(x)

x is a floating-point value represented in the binary floating-point working format.

If x, cl ass, QNaN=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:11 of result are set to the value 0b111_1111_1111.

Bits 12:63 of result are set to the value of bits 1:52 of x. si gni fi cand.

Otherwise, if x. cl ass. Infi ni ty=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:11 of result are set to the value 0b111 1111 1111.

Bits 12:63 of result are set to 0.

Otherwise, if x. cl ass. Zero=1, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:63 of result are set to 0.

Otherwise, if x. exponent is less than -1022 and UE=0, do the following.

Bit 0 of result is set to the value of x. si gn.

sh_cnt is set to the difference, -1022 - x. exponent.

Bits 1:11 of result are set to 0b000_0000_0000.

Bits 12:63 of result are set to bits 1:52 of x. si gni fi cand shifted right by sh_cnt bits.

Otherwise, if x. exponent is less than -1022 and UE=1, result is undefined.

Otherwise, if x. exponent is greater than 1023 and 0E=1, result is undefined.

Otherwise, do the following.

Bit 0 of result is set to the value of x. si gn.

Bits 1:11 of result are set to the sum, x. exponent + 1023.

Bits 12:63 of result are set to bits 1:52 of x. si gni fi cand.

Return result.

bfp64_NEGATE(x)

x is a floating-point value represented in double-precision format.

Return x with its sign complemented.

bfp64_NEGATI VE_ABSOLUTE(x)

x is a floating-point value represented in double-precision format.

Return x with its sign set to 1.

bfp64_MAXI MUM(x, y)

x is a binary floating-point value that is represented in double-precision format.

y is a binary floating-point value that is represented in double-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is a QNaN and y is not a NaN, return y.

Otherwise, if x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if y is a QNaN, return x.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, return the greater of x and y, where +0 is considered greater than -0.

bfp64_MAXI MUM_TYPE_C(x, y)

x is a binary floating-point value that is represented in double-precision format. y is a binary floating-point value that is represented in double-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x or y is a NaN, return y.

Otherwise, if x is greater than y, return x.

Otherwise, return y.

bfp64_MAXI MUM_TYPE_J(x, y)

x is a binary floating-point value that is represented in double-precision format. y is a binary floating-point value that is represented in double-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is a NaN, return x.

Otherwise, if y is a NaN, return y.

Otherwise, if both x and y are Zero and either x or y is a +Zero, return +Zero.

Otherwise, if both x and y are Zero and both x and y are -Zero, return -Zero.

Otherwise, if x is greater than y, return x.

Otherwise, return y.

bfp64_MI NI MUM(x, y)

x is a binary floating-point value that is represented in double-precision format. y is a binary floating-point value that is represented in double-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is a QNaN and y is not a NaN, return y.

Otherwise, if x is a QNaN, return x.

Otherwise, if x is an SNaN, return x represented as a QNaN.

Otherwise, if y is a QNaN, return x.

Otherwise, if y is an SNaN, return y represented as a QNaN.

Otherwise, return the lesser of x and y, where -0 is considered less than +0.

bfp64_MI NI MUM_TYPE_C(x, y)

x is a binary floating-point value that is represented in double-precision format. y is a binary floating-point value that is represented in double-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x or y is a NaN, return y.

Otherwise, if x is less than y, return x.

Otherwise, return y.

bfp64_MI NI MUM_TYPE_J(x, y)

x is a binary floating-point value that is represented in double-precision format. y is a binary floating-point value that is represented in double-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is a NaN, return x.

Otherwise, if y is a NaN, return y.

Otherwise, if both x and y are Zero and either x or y is a -Zero, return -Zero.

Otherwise, if both x and y are Zero and both x and y are +Zero, return +Zero.

Otherwise, if x is less than y, return x.

Otherwise, return y.

bfp128_ABSOLUTE(x)

x is a floating-point value represented in quad-precision format.

Return x with its sign set to 0.

bfp128_CONVERT_FROM_BFP(x)

x is a quad-precision floating-point value that is represented in the binary floating-point working format.

If x is a QNaN,

the contents of bit 0 of result are set to the value of x. si gn,

the contents of bits 1:15 of result are set to the value 0b111_1111_1111, and

the contents of bits 16:127 of result are set to the value of bits 1:112 of x. si gni fi cand.

Otherwise, if x is a Zero,

the contents of bit 0 of result are set to the value of x. si gn, and

the contents of bits 1:15 of result are set to the value 0b000_0000_0000_0000, and

the contents of bits 16:127 of result are set to the value 0x0000_0000_0000_0000_0000_0000.

Otherwise, if x is an Infinity,

the contents of bit 0 of result are set to the value of x. si gn,

the contents of bits 1:15 of result are set to the value 0b111_1111_1111, and

the contents of bits 16:127 of result are set to the value 0x0000_0000_0000_0000_0000_0000_0000.

Otherwise, do the following.

If the exponent of x is less than -16382,

the contents of bit 0 of result are set to the value of x. si gn,

the contents of bits 1:15 of result are set to the value 0b000_0000_0000_0000, and

the contents of bits 16:127 of result are set to the value of bits 1:112 of the significand of x shifted right by N bits, where N is the value -16382 subtracted by the value of the exponent of x.

Otherwise,

the contents of bit 0 of result are set to the value of x. si gn,

the contents of bits 1:15 of result are set to the sum of the exponent of x and 16383, and

the contents of bits 16:127 of result are set to the value of bits 1:112 of the significand of x.

Return result (i.e., x in quad-precision format).

bfp128_NEGATE(x)

x is a floating-point value represented in quad-precision format.

Return x with its sign complemented.

bfp128_NEGATI VE_ABSOLUTE(x)

x is a floating-point value represented in quad-precision format.

Return x with its sign set to 1.

si 64_CONVERT_FROM_BFP(x)

x is an integer value represented in the binary floating-point working format.

Return the value x in signed doubleword integer format.

ui 64_CONVERT_FROM_BFP(x)

x is an integer value represented in the binary floating-point working format.

Return the value x in 64-bit unsigned integer format.

bfp128_MAXI MUM_TYPE_C(x, y)

x is a binary floating-point value that is represented in quad-precision format. y is a binary floating-point value that is represented in quad-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x or y is a NaN, return y. Otherwise, if x is greater than y, return x. Otherwise, return y.

bfp128_MAXI MUM_TYPE_J(x, y)

x is a binary floating-point value that is represented in quad-precision format. y is a binary floating-point value that is represented in quad-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is a NaN, return x.

Otherwise, if y is a NaN, return y.

Otherwise, if both x and y are Zero and either x or y is a +Zero, return +Zero.

Otherwise, if both x and y are Zero and both x and y are -Zero, return -Zero.

Otherwise, if x is greater than y, return x.

Otherwise, return y.

bfp128_MI NI MUM_TYPE_C(x, y)

x is a binary floating-point value that is represented in quad-precision format. y is a binary floating-point value that is represented in quad-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x or y is a NaN, return y. Otherwise, if x is less than y, return x. Otherwise, return y.

bfp128_MI NI MUM_TYPE_J(x, y)

x is a binary floating-point value that is represented in quad-precision format. y is a binary floating-point value that is represented in quad-precision format.

If x or y is an SNaN, vxsnan_fl ag is set to 1.

If x is a NaN, return x.

Otherwise, if y is a NaN, return y.

Otherwise, if both x and y are Zero and either x or y is a -Zero, return -Zero.

Otherwise, if both x and y are Zero and both x and y are +Zero, return +Zero.

Otherwise, if x is less than y, return x.

Otherwise, return y.

EXTZ32(x)

Result of extending the b-bit value x on the left with 32-b zeros, forming a 32-bit value.

```
b \leftarrow LENGTH(x)

resul t. bi t[0: 31-b] \leftarrow 0

resul t. bi t[32-b: 31] \leftarrow x
```

EXTZ64(x)

Result of extending the b-bit value x on the left with 64-b zeros, forming a 64-bit value.

```
b \leftarrow LENGTH(x)
result. bit[0:63-b] \leftarrow 0
result. bit[64-b:63] \leftarrow x
```

EXTZ128(x)

Result of extending the b-bit value x on the left with 128-b zeros, forming a 128-bit value.

```
b \leftarrow LENGTH(x)

result. bit[0: 127-b] \leftarrow 0

result. bit[128-b: 127] \leftarrow x
```

fprf_CLASS_BFP16(x)

x is a floating-point value represented in half-precision format.

Return the 5-bit code that specifies the sign and class of x.

```
Return 0b10001 if x is a Quiet NaN.
Return 0b01001 if x is a negative infinity.
Return 0b00101 if x is a positive infinity.
Return 0b10010 if x is a negative zero.
Return 0b00010 if x is a positive zero.
Return 0b10100 if x is a negative denormal value as represented in half-precision format.
Return 0b10100 if x is a positive denormal value as represented in half-precision format.
Return 0b01000 if x is a negative normal value as represented in half-precision format.
Return 0b01000 if x is a positive normal value as represented in half-precision format.
```

forf CLASS BFP32(x)

x is a floating-point value represented in single-precision format.

Return the 5-bit code that specifies the sign and class of x.

```
Return 0b10001 if x is a Quiet NaN.

Return 0b01001 if x is a negative infinity.

Return 0b00101 if x is a positive infinity.

Return 0b10010 if x is a negative zero.

Return 0b00010 if x is a positive zero.

Return 0b11000 if x is a negative denormal value as represented in single-precision format.

Return 0b10100 if x is a positive denormal value as represented in single-precision format.

Return 0b01000 if x is a negative normal value as represented in single-precision format.

Return 0b00100 if x is a positive normal value as represented in single-precision format.
```

fprf_CLASS_BFP64(x)

x is a floating-point value represented in double-precision format.

Return the 5-bit code that specifies the sign and class of \boldsymbol{x} .

```
Return 0b10001 if x is a Quiet NaN.

Return 0b01001 if x is a negative infinity.

Return 0b00101 if x is a positive infinity.

Return 0b10010 if x is a negative zero.

Return 0b00010 if x is a positive zero.

Return 0b11000 if x is a negative denormal value as represented in double-precision format.

Return 0b10100 if x is a positive denormal value as represented in double-precision format.

Return 0b01000 if x is a negative normal value as represented in double-precision format.

Return 0b00100 if x is a positive normal value as represented in double-precision format.
```

fprf_CLASS_BFP128(x)

x is binary floating-point value that is represented in quad-precision format.

Return the 5-bit characterization of the sign and class of x.

```
Return 0b10001 if x is a Quiet NaN.
         Return 0b01001 if x is negative and an infinity.
         Return 0b01000 if x is negative and a normal number.
         Return 0b11000 if x is negative and a denormal number.
         Return 0b10010 if x is negative and a zero.
         Return 0b00010 if x is positive and a zero.
         Return 0b10100 if x is positive and a denormal number.
         Return 0b00100 if x is positive and a normal number.
         Return 0b00101 if x is positive and an infinity.
IsInf(x)
    Return 1 if x is an Infinity, otherwise return 0.
IsNaN(x)
    Return 1 if x is either an SNaN or a QNaN, otherwise return 0.
    Return 1 if x is a negative, nonzero value, otherwise return 0.
IsSNaN(x)
    Return 1 if x is an SNaN, otherwise return 0.
IsZero(x)
    Return 1 if x is a Zero, otherwise return 0.
reset_xfl ags()
    vxsnan_fl ag is set to 0.
    vxi mz_fl ag is set to 0.
    vxi di _fl ag is set to 0.
    vxi si _fl ag is set to 0.
    vxzdz_fl ag is set to 0.
    vxsqrt_fl ag is set to 0.
    vxcvi_fl ag is set to 0.
    vxvc_fl ag is set to 0.
    ox_fl ag is set to 0.
    ux_fl ag is set to 0.
    xx_fl ag is set to 0.
    zx_fl ag is set to 0.
SetFX(x)
    x is one of the exception flags in the FPSCR.
    If the contents of x is 0, FX and x are set to 1.
si 128_CONVERT_FROM_BFP(x)
    x is an integer value represented in the binary floating-point working format.
    If x is a NaN,
         vxcvi_fl ag is set to 1,
         vxsnan_fl ag is set to 1 if x is an SNaN, and
         return 0x8000_0000_0000_0000_0000_0000_0000,
    Otherwise, do the following.
         Let rnd be the value x truncated to an integral value.
         Let exponent be the unbiased exponent of rnd.
         Let si gni fi cand be the significand of rnd.
         If rnd is greater than 2127-1,
```

vxcvi_fl ag is set to 1, and

```
return 0x7FFF_FFFF_FFFF_FFFF_FFFF_FFFF.
         Otherwise, if rnd is less than -2<sup>127</sup>,
              vxcvi flag is set to 1, and
              return 0x8000_0000_0000_0000_0000_0000_0000.
         Otherwise,
              xx_fl ag is set to 1 if rnd is inexact,
              inc_fl ag is set to 0,
              si gni fi cand is shifted right by the difference 127-exponent with 0s shifted in,
              if rnd is negative, si gni fi cand is negated, and
              return bits 0:127 of significand.
si 32_CHOP(x)
    x is a signed integer value.
    Return the rightmost 32 bits of x in 32-bit signed integer format.
si 32_CLAMP(x)
    x is a signed integer value.
    If x is greater than 2^{31}-1, result is the value 2^{31}-1, and SAT is set to 1.
    Otherwise, if x is less than -2^{31}, result is the value -2^{31}, and SAT is set to 1.
    Otherwise, result is x.
    Return x in 32-bit signed integer format.
ui 128_CONVERT_FROM_BFP(x)
    x is an integer value represented in the binary floating-point working format.
    If x is a NaN,
         vxcvi_fl ag is set to 1,
         vxsnan_fl ag is set to 1 if x is an SNaN, and
         return 0x0000_0000_0000_0000_0000_0000_0000,
    Otherwise, do the following.
         Let rnd be the value x truncated to an integral value.
         Let exponent be the unbiased exponent of rnd.
         Let si gni fi cand be the significand of rnd.
         If rnd is greater than 2<sup>128</sup>-1,
              vxcvi flag is set to 1, and
              return 0xFFFF_FFFF_FFFF_FFFF_FFFF.
         Otherwise, if rnd is less than 0,
              vxcvi_fl ag is set to 1, and
              return 0x0000_0000_0000_0000_0000_0000_0000.
         Otherwise,
              xx_fl ag is set to 1 if rnd is inexact,
              inc_fl ag is set to 0,
              si gni fi cand is shifted right by the difference 127-exponent with 0s shifted in, and
              return bits 0:127 of significand.
```

7.6.3 VSX Instruction Descriptions

Load VSX Scalar Doubleword DS-form

Prefixed Load VSX Scalar Doubleword 8LS:D-form

if MSR. VSX=0 then VSX_Unavailable()

if "Ixsd" then
 EA ← (RA|0) + EXTS64(DS||0b00)
if "pIxsd" & R=0 then
 EA ← (RA|0) + EXTS64(d0||d1)
if "pIxsd" & R=1 then
 EA ← CIA + EXTS64(d0||d1)
VSR[VRT+32]. dword[0] ← MEM(EA, 8)
VSR[VRT+32]. dword[1] ← 0x0000_0000_0000_0000

Let XT be the value VRT + 32.

For *Ixsd*, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value DS||0b00, sign-extended to 64 bits.

For **plxsd** with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **plxsd** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

When Big-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of load_data, and so forth until
- the contents of the byte in storage at address EA+7
 are placed into byte 7 of load_data.When
 Little-Endian byte ordering is employed, let
 load_data be the contents of the doubleword in
 storage at address EA such that;
- the contents of the byte in storage at address EA are placed into byte 7 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 6 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte 0 of I oad_data.

load_data is placed into doubleword element 0 of VSR[VRT+32].

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

For **plxsd**, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:


None

Extended Mnemonics:

Extended mnemonics for *Prefixed Load VSX Scalar Doubleword*:

Extended mnemonic: Equivalent to:

VSR Data Layout for [p]Ixsd



Load VSX Scalar Doubleword Indexed X-form

lxsdx XT.RA.RB

31	Т	RA	RB	588	TΧ
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32\times TX+T]$. dword[0] \leftarrow MEM(EA, 8) $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of load_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte 7 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 7 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 6 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte 0 of I oad_data.

load_data is placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for Ixsdx



Load VSX Scalar as Integer Byte & Zero Indexed X-form

lxsibzx XT,RA,RB Т RARΒ 781 31

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR. VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32\times TX+T]$. dword[0] $\leftarrow EXTZ64(MEM(EA, 1))$ $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value $32 \times TX + T$.

Let the effective address (EA) be sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

The unsigned integer in the byte in storage addressed by EA is placed in doubleword element 0 of VSR[XT]. The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered:

None

Load VSX Scalar as Integer Halfword & Zero Indexed X-form

Ixsihzx XT,RA,RB Т RA RB813 31

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR. VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32 \times TX + T]. dword[0] \leftarrow EXTZ64(MEM(EA, 2))$ $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T.

Let the effective address (EA) be sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

The unsigned integer in the halfword in storage addressed by EA is placed in doubleword element 0 of VSR[XT]. The contents of doubleword element 1 of VSR[XT] are set to 0.


Special Registers Altered:

None

VSR Data Layout for Ixsibzx



VSR Data Layout for Ixsihzx



Load VSX Scalar as Integer Word Algebraic Indexed X-form

XT,RA,RB **Ixsiwax** Т RA RB 76 31 16

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32\times TX+T]$. dword[0] \leftarrow EXTS64(MEM(EA, 4)) $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 2 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 3 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 3 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 2 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 1 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 0 of I oad_data.

load_data is sign-extended to a doubleword and placed in doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for Ixsiwax

tgt	VSR[XT].dword[0]	0x0000_0000_0000
	Λ	64

Load VSX Scalar as Integer Word & Zero Indexed X-form

XT,RA,RB **Ixsiwzx** Т RΑ RB 31 12

if MSR. VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32\times TX+T]$. dword[0] \leftarrow ExtendZero(MEM(EA, 4)) $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 2 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 3 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 3 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 2 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 1 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 0 of I oad_data.

load_data is zero-extended and placed in doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for Ixsiwzx

tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

Load VSX Scalar Single-Precision DS-form

VDT DC/DAY

ıxəsp	\	/K1,D3(K/	A)	
57	VRT	RA	DS	3
0	6	11	16	30 31

Prefixed Load VSX Scalar Single-Precision 8LS:D-form

0	6 8 9	11 12 14		31
1	0 0 //	R //	d0	
Prefix:				
plxssp	'	/RT,D(RA)	,K	

if MSR. VEC=0 then Vector_Unavailable()

```
if "lxssp" then
   EA \leftarrow (RA|0) + EXTS64(DS||0b00)
if "plxssp" & R=O then
   EA \leftarrow (RA|0) + EXTS64(d0||d1)
if "plxssp" & R=1 then
   EA \leftarrow CIA + EXTS64(d0||d1)
```

 $load_data \leftarrow MEM(EA, 4)$ result \leftarrow bfp_CONVERT_FROM_BFP32(MEM(EA, 4)) VSR[VRT+32]. dword[0] \leftarrow bfp64_CONVERT_FROM_BFP(result) $VSR[VRT+32].dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value VRT + 32.

For Ixssp, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value DS||0b00, sign-extended to 64 bits.

For plxssp with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For plxssp with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

When Big-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 2 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 3 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 3 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 2 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 1 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 0 of I oad_data.

I oad data, interpreted as a single-precision floating-point value, is placed into doubleword element 0 of VSR[VRT+32] in double-precision format.

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

For plxssp, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Prefixed Load VSX Scalar Single:

Extende	ed mnemonic:	Equival	ent to:
pl xssp	Vx, val ue(Ry)	pl xssp	Vx, val ue(Ry), 0
pl xssp	Vx, val ue	pl xssp	Vx, val ue(0), 1

Load VSX Scalar Single-Precision Indexed X-form

XT,RA,RB **Ixsspx** RΑ RB 31 Т 524

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $load_data \leftarrow MEM(EA, 4)$ result ← bfp_CONVERT_FROM_BFP32(MEM(EA, 4)) VSR[VRT+32].dword[0] ← bfp64_CONVERT_FROM_BFP(result) $VSR[VRT+32]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 2 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 3 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 3 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 2 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 1 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 0 of I oad_data.

I oad data, interpreted as а single-precision floating-point value, is placed in doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for [p]lxssp

tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSR Data Layout for Ixsspx



Load VSX Vector DQ-form

Prefixed Load VSX Vector 8LS:D-form

 $VSR[32\times TX+T] \leftarrow MEM(EA, 16)$

if "plxv" & R=1 then $EA \leftarrow CIA + EXTS64(d0||d1)$

Let XT be the value $32 \times TX + T$.

 $EA \leftarrow (RA|0) + EXTS64(d0||d1)$

For Ixv, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value D0||0b0000, sign-extended to 64 bits.

For plxv with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *plxv* with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

When Big-Endian byte ordering is employed, the contents of the quadword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 1 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+15 are placed into byte element 15 of load_data.

When Little-Endian byte ordering is employed, the contents of the quadword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 15 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 14 of I oad_data, and so forth until
- the contents of the byte in storage at address
 EA+15 are placed into byte element 0 of I oad_data.

I oad_data is placed into VSR[XT].

For **plxv**, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonics for Prefixed Load VSX Vector.

Extend	ea mnemonic:	⊑quiva	ient to:
pl xv	Vx, val ue(Ry)	pl xv	Vx, val ue(Ry), 0
pl xv	Vx, val ue	pl xv	Vx, val ue(0), 1

VSR Data Layout for [p]lxv

tgt VSR[XT]

Load VSX Vector Byte*16 Indexed X-form

lxvb16x XT,RA,RB

31	Т	RA	RB	876	ТΧ
0	6	11	16	21	31

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR.VEC=0 then Vector_Unavailable()

$$\begin{split} \text{EA} &\leftarrow ((\text{RA=0}) ? 0 : \text{GPR[RA]}) + \text{GPR[RB]} \\ \text{do } i &= 0 \text{ to } 15 \\ &\text{VSR[}32\times\text{TX+T]}.\text{ byte[}i\text{]} \leftarrow \text{MEM(EA+i, 1)} \\ \text{end} \end{split}$$

Let XT be the value $32 \times TX + T$.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value from 0 to 15, do the following. The contents of the byte in storage at address EA+i are placed into byte element i of VSR[XT],

Special Registers Altered:

None

Programming Note

Ixvd2x, Ixvw4x, Ixvh8x, Ixvb16x, and Ixvx exhibit identical behavior in Big-Endian mode.

Example: Loading data using Load VSX Vector Byte*16 Indexed

```
char
          X[]
               = { 0xF0, 0xF1, 0xF2, 0xF3,
                    0xF4, 0xF5, 0xF6, 0xF7,
                    0xE0, 0xE1, 0xE2, 0xE3,
                    0xE4, 0xE5, 0xE6, 0xE7 };
```

Big-endian storage image of X



Little-endian storage image of X




Loading a vector of 16 byte elements from Big-Endian storage in VSR[XT] using lxvb16x, retaining left-to-right element ordering.

```
# Assumptions
   GPR[PX] = address of X
I xvb16x xX, r0, rPX
    VSR[W]:
```

Loading a vector of 16 byte elements from Little-Endian storage in VSR[XT] using lxvb16x, retaining left-to-right element ordering.

```
# Assumptions
   GPR[PX] = address of X
I xvb16x xX, r0, rPX
    VSR[X]:
                    F2|F3|F4|F5|F6|F7
```

VSR Data Layout for Ixvb16x



Load VSX Vector Doubleword*2 Indexed X-form

lxvd2x

XT,RA,RB

31	Т	RA	RB	844	ТХ
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32\times TX+T]$. $dword[0] \leftarrow MEM(EA, 8)$ $VSR[32\times TX+T]$. $dword[1] \leftarrow MEM(EA+8, 8)$

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value i from 0 to 1, do the following. When Big-Endian byte ordering is employed, the contents of the doubleword in storage at address EA+8×i are placed into Ioad_data in such an order that;

- the contents of the byte in storage at address EA+8×i are placed into byte element 0 of I oad_data,
- the contents of the byte in storage at address EA+8xi+1 are placed into byte element 1 of load_data, and so forth until
- the contents of the byte in storage at address EA+8×i+7 are placed into byte element 7 of load_data.

When Little-Endian byte ordering is employed, the contents of the doubleword in storage at address EA+8×i are placed into I oad_data in such an order that:

- the contents of the byte in storage at address EA+8xi are placed into byte element 7 of I oad_data,
- the contents of the byte in storage at address EA+8xi+1 are placed into byte element 6 of load_data, and so forth until
- the contents of the byte in storage at address EA+8xi+7 are placed into byte element 0 of load_data.

load_data is placed into doubleword element i of VSR[XT].


Special Registers Altered

None


Programming Note -

Ixvd2x, *Ixvw4x*, *Ixvh8x*, *Ixvb16x*, and *Ixvx* exhibit identical behavior in Big-Endian mode.

VSR Data Layout for Ixvd2x



Load VSX Vector Special Value Quadword X-form



if MSR. VSX=0 then VSX_Unavailable()

```
if UIM=0b00001 then VSR[32×TX+T] \leftarrow 0x3FFF_0000_0000_0000_0000_0000_0000 /* QP +1.0 */
if UIM=0b00010 then VSR[32\times TX+T] \leftarrow 0x4000\_0000\_0000\_0000\_0000\_0000\_0000 /* QP +2.0 */
if UIM=0b00011 then VSR[32×TX+T] ← 0x4000_8000_0000_0000_0000_0000_0000 /* QP +3.0 */
if UIM=0b00100 then VSR[32×TX+T] \leftarrow 0x4001_0000_0000_0000_0000_0000_0000 /* QP +4.0 */
if UIM=0b00110 then VSR[32\times TX+T] \leftarrow 0x4001_8000_0000_0000_0000_0000_0000_0000 /* QP +6.0 */
if UIM=0b00111 then VSR[32\times TX+T] \leftarrow 0x4001\_C000\_0000\_0000\_0000\_0000\_0000\_0000 /* QP +7.0 */
if UIM=0b01000 then VSR[32×TX+T] ← 0x7FFF_0000_0000_0000_0000_0000_0000 /* QP +Inf */
if UIM=0b01001 then VSR[32×TX+T] ← 0x7FFF_8000_0000_0000_0000_0000_0000 /* QP dQNaN */
if UIM=0b10000 then VSR[32×TX+T] \leftarrow 0x8000_0000_0000_0000_0000_0000_0000 /* QP -0.0 */
if UIM=0b10001 then VSR[32×TX+T] \leftarrow 0xBFFF_0000_0000_0000_0000_0000_0000 /* QP -1.0 */
if UIM=0b10101 then VSR[32\times TX+T] \leftarrow 0xC001_4000_0000_0000_0000_0000_0000_0000 /* QP -5.0 */
if UIM=0b10110 then VSR[32\times TX+T] \leftarrow 0xC001_8000_0000_0000_0000_0000_0000_0000 /* QP -6.0 */
```


Let XT be the value 32×TX + T.

UIM specifies one of a set of common values that is placed into VSR[XT]. Unspecified values of UIM are reserved.

Special Registers Altered:

None

VSR Data Layout for Ixvkg



Load VSX Vector with Length X-form

lxvl XT.RA.RB

31	Т	RA	RB	269	TX
0	6	11	16	21	31

if TX=0 & MSR. VSX=0 then VSX_Unavailable() if TX=1 & MSR.VEC=0 then Vector_Unavailable()

 $EA \leftarrow (RA=0) ? 0 : GPR[RA]$ $nb \leftarrow EXTZ(GPR[RB].bit[0:7])$ if nb>16 then nb \leftarrow 16

load_data ← 0x0000_0000_0000_0000_0000_0000_0000

if MSR.LE = 0 then $\ \ //\ Big$ -Endian byte-ordering $load_data.byte[0:nb-1] \leftarrow MEM(EA, nb)$ // Little-Endian byte-ordering load_data.byte[16-nb:15] \leftarrow MEM(EA, nb)

VSR[32×TX+T] ← Load_data

Let XT be the value 32×TX + T.

Let the effective address (EA) be the contents of GPR[RA], or 0 if RA is equal to 0.

Let nb be the unsigned integer value in bits 0:7 of GPR[RB].

If nb is equal to 0, the storage access is not performed and the contents of VSR[XT] are set to 0.

Otherwise. when Big-Endian byte-ordering is employed, do the following.

If nb less than 16, the contents of the nb bytes in storage starting at address EA are placed into the leftmost nb bytes of VSR[XT], and the contents of the rightmost 16-nb bytes of VSR[XT] are set to 0x00.

Otherwise, the contents of the quadword in storage at address EA are placed into VSR[XT].

Otherwise, when Little-Endian byte ordering is employed, do the following.

If nb less than 16, the contents of the nb bytes in storage starting at address EA are placed into the rightmost nb bytes of VSR[XT] in byte-reversed order, and the contents of the leftmost 16-nb bytes of VSR[XT] are set to 0x00.


Otherwise, the contents of the quadword in storage at address EA are placed into VSR[XT] in byte-reversed order.

If the contents of bits 8:63 of GPR[RB] are not equal to 0, the results are boundedly undefined.

Special Registers Altered:

None

VSR Data Layout for IxvI



Example: Loading less than 16-byte data into VSR using lxvl

Loading less than 16-byte data from Big-Endian storage in VSR[XT] using *lxvl*.

Big-endian storage image of S, X, & Z

			٠					•		٠						
addr(S)+0x0000:	" T "	"h"	"i"	"s"	""	"i"	"s"	""	"a"	# W	"T"	"E"	"S"	"T"	E0	E1
addr(S)+0x0010:	E2	E 3	E4	E 5	E6	E 7	E8	E9	ΕA	ЕВ	F0	F1	F2	F3	F4	F5
addr(S)+0x0020:	F6	F7	F8	F9	00	00	00	00	00	00	00	00	00	00	00	00
	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	٠.	_	_	_	_	ᄂ
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F

Assumptions
GPR[NS] = 14 (length of S in # of bytes)
GPR[NX] = 12 (length of X in # of bytes)
GPR[NZ] = 10 (length of Z in # of bytes)

GPR[PS] = address of S


add	rPX, rPS, rNS	# address of X
add	rPZ, rPX, rNX	# address of Z
sl di	rLS, rNS, 56	
sl di	rLX, rNX, 56	
sl di	rLZ, rNZ, 56	
l xvl	xS, rPS, rLS	
l xvl	xX, rPX, rLX	
LxvI	xZ.rPZ.rLZ	

VSR register image of S, X, & Z

VSR[S]:	" T "	"h"	"i"	"s"	""	"i"	"s"	u 11	"a"	u 11	" T "	"E"	"S"	" T "	00	00
VSR[X]:	E0	E1	E2	E 3	E4	E 5	E6	E 7	E8	E9	EΑ	ЕВ	00	00	00	00
VSR[Z]:	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9	00	00	00	00	00	00
	Λ	1	2	3	Δ	5	6	7	ρ	q	Δ	R	С	n	F	F

Loading less than 16-byte data from Little-Endian storage in VSR[XT] using *lxvl*.

Little-endian storage image of S, X, & Z



Assumptions

```
# GPR[NS] = 14 (length of S in # of bytes)
# GPR[NX] = 12 (length of X in # of bytes)
# GPR[NZ] = 10 (length of Z in # of bytes)
```

GPR[PS] = address of S

add	rPX, rPS, rNS	#	address	of	Χ
add	rPZ, rPX, rNX	#	address	of	Z
sl di	rLS, rNS, 56				
sl di	rLX, rNX, 56				
sl di	rLZ, rNZ, 56				
l xvl	xS, rPS, rLS				
l xvl	xX, rPX, rLX				
l xvl	xZ, rPZ, rLZ				

VSR register image of S, X, & Z

			-			-										
VSR[S]:	00	00	"T"	"S"	"E"	" T "	u 11	"a"	""	" s"	"ï"	""	"s"	"i"	"h"	"T"
VSR[X]:	00	00	00	00	EΑ	ЕВ	E8	E 9	E 6	E 7	E4	E 5	E2	E3	E0	E1
VSR[Z]:	00	00	00	00	00	00	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F

Load VSX Vector with Length Left-justified X-form

lxvII XT,RA,RB 31 Т RA RΒ 301

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR. VEC=0 then Vector_Unavailable() $EA \leftarrow (RA=0) ? 0 : GPR[RA]$ $nb \leftarrow EXTZ(GPR[RB]. bi t[0:7])$ if nb>16 then nb \leftarrow 16 if nb>0 then do i = 0 to nb-1 $VSR[32\times TX+T]$. byte[i] \leftarrow MEM(EA+i, 1) if nb<16 then do i = nb to 15 $VSR[32\times TX+T]$. byte[i] \leftarrow 0x00

Let XT be the value 32×TX + T.

end

Let the effective address (EA) be the contents of GPR[RA], or 0 if RA is equal to 0.

Let nb be the unsigned integer value in bits 0:7 of GPR[RB].

If nb is equal to 0, the storage access is not performed and the contents of VSR[XT] are set to 0.

Otherwise, do the following.

If nb less than 16, the contents of the nb bytes in storage starting at address EA are placed into the lefttmost nb bytes of VSR[XT], and the contents of the rightmost 16-nb bytes of VSR[XT] are set to 0x00.

Otherwise, the contents of the quadword in storage at address EA are placed into VSR[XT].

Data is loaded from storage into VSR[XT] in Big-Endian byte ordering (i.e., the byte in storage at address EA is placed into byte element 0 of VSR[XT], the byte in storage at address EA+1 is placed in byte element 1 of VSR[XT], and so forth).

If the contents of bits 8:63 of GPR[RB] are not equal to 0, the results are boundedly undefined.

Special Registers Altered:

None

VSR Data Layout for IxvII

tgt	.byte[0]	. byte[1]	. byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	Λ .	0	16	24	22	4 0	/Ω	56	61	72	QΛ	QQ	06	104	112	120 127

Example: Loading less than 16-byte left-justified data


```
decimal X = +1234567890123456789;
deci mal
        Y = -123456;
decimal Z = +1004966723510220;
```

Loading less than 16-byte data from storage in VSR[XT], left-justified, using lxvll.

Initial state of VSRs X, Y, & Z



Big-endian & Little-Endian storage image of X, Y, & Z



```
# Assumptions
   GPR[NX] = 10 (length of X)
   GPR[NY] = 4 (length of Y)
   GPR[NZ] = 9 (length of Z)
   GPR[PX] = address of X
   GPR[PY] = address of Y = address of X + 10
   GPR[PZ] = address of Z = address of X + 10 + 4
IxvII xX, rPX, rNX
IxvII xY, rPY, rNY
I xvI I xZ, rPZ, rNZ
```

Final state of VSRs X, Y, & Z

VSR[X]:	01	34	67	78	90	12	34	56	78	9C	00	00	00	00	00	00
VSR[Y]:	01	23	45	6D	00	00	00	00	00	00	00	00	00	00	00	00
VSR[Z]:	01	00	49	66	72	35	10	22	0C	00	00	00	00	00	00	00
l.	_	<u> </u>	_	_	-	_	_	_	Ω	_	-	_	_	ᆫ	_	_

31

Load VSX Vector Paired DQ-form

Prefixed Load VSX Vector Paired 8LS:D-form

Prefix:

1 0 0 // R // d0
0 6 8 9 11 12 14 31

XTp,D(RA),R

if MSR. VSX=0 then VSX_Unavailable()

plxvp

$$\begin{split} \text{EAbase} &\leftarrow (\text{RA=0}) ? \ 0 : \ \text{GPR[RA]} \\ \text{if "I xvp" then} \\ &\quad \text{EAdi sp} &\leftarrow \text{EXTS64(DQ } \parallel \text{ Ob0000}) \\ \text{if "pl xvp" then} \\ &\quad \text{EAdi sp} &\leftarrow \text{EXTS64(dO } \parallel \text{d1}) \\ \\ \text{if "I xvp"} &\qquad \text{then EA} &\leftarrow \text{EAbase} + \text{EAdi sp} \end{split}$$

if "plxvp" & R=0 then EA \leftarrow EAbase + EAdisp if "plxvp" & R=1 then EA \leftarrow ClA + EAdisp

 $load_data \leftarrow MEM(EA, 32)$

 $\begin{array}{ll} VSR[32\times TX + 2\times Tp] & \leftarrow I \ oad_data. \ bit[\ 0:127] \\ VSR[32\times TX + 2\times Tp + 1] & \leftarrow I \ oad_data. \ bit[128:255] \\ \end{array}$

Let XTp be the value $32 \times TX + 2 \times Tp$ (i.e., only even values of XTp can be encoded in the instruction).

Let EAbase be the contents of GPR[RA], or 0 if RA=0.

For lxvp, let the effective address (EA) be the sum of the integer value in GPR[RA], or 0 if RA=0, and the value DQ||0b0000, sign-extended to 64 bits.

For plxvp, if R=0, let the effective address (EA) be the sum of the integer value in GPR[RA], or 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For plxvp, if R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

When Big-Endian byte ordering is employed, the contents of the octword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+31 are placed into byte 31 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the octword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 31 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 30 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+31 are placed into byte 0 of I oad_data.

Bits 0-127 of I oad_data are placed into VSR[XTp]. Bits 128-255 of I oad_data is placed into VSR[XTp+1].

For *plxvp*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonics for Load VSX Vector Paired Prefixed:

Extended mnemonic: Equivalent to:

 pl xvp
 Rx, val ue(Ry)
 pl xvp
 Rx, val ue(Ry), 0

 pl xvp
 Rx, val ue
 pl xvp
 Rx, val ue(0), 1

Programming Note

For best performance, LA should be word-aligned.

VSR Data Layout for [p]Ixvp

VSR[XTp]

VSR[XTp+1]

0

Load VSX Vector Paired Indexed X-form

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

| load_data ← MEM(EA, 32) | VSR[32×TX+2×Tp] ← load_data.bit[0:127] | VSR[32×TX+2×Tp+1] ← load_data.bit[128:255]

Let XTp be the value $32 \times TX + 2 \times Tp$ (i.e., only even values of XTp can be encoded in the instruction).

Let the effective address (EA) be the sum of the integer value in GPR[RA], or 0 if RA=0, and the integer value in GPR[RB].

When Big-Endian byte ordering is employed, the contents of the octword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+31 are placed into byte 31 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the octword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 31 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 30 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+31 are placed into byte 0 of I oad_data.

Bits 0-127 of I oad_data are placed into VSR[XTp]. Bits 128-255 of I oad_data is placed into VSR[XTp+1].


Special Registers Altered:

None

Programming Note


For best performance, LA should be word-aligned.

VSR Data Layout for Ixvpx



Load VSX Vector Rightmost Byte Indexed X-form

lxvrbx XT,RA,RB



if MSR.VSX=0 then VSX_Unavailable()

$$\begin{split} \mathsf{EA} &= ((\mathsf{RA} = \mathsf{0}) ? 0 : \mathsf{GPR}[\mathsf{RA}]) + \mathsf{GPR}[\mathsf{RB}] \\ \mathsf{VSR}[32 \times \mathsf{TX} + \mathsf{T}] &= \mathsf{EXTZ} 128(\mathsf{MEM}(\mathsf{EA}, \mathsf{1})) \end{split}$$

Let XT be the value of $32 \times TX + T$.


Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

Load the contents of the byte in storage at address EA into byte element 15 of VSR[XT]. The contents of byte elements 0-14 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for Ixvrbx



Load VSX Vector Rightmost Doubleword Indexed X-form

Ixvrdx XT.RA.RB

31	Т	RA	RB	109	TX
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB] $VSR[32\times TX+T] = EXTZ128(MEM(EA, 8))$

Let XT be the value of $32 \times TX + T$.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

Load the contents of the doubleword in storage at address EA into doubleword element 1 of VSR[XT]. The contents of doubleword element 0 of VSR[XT] are set to

When Big-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte 7 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;


- the contents of the byte in storage at address EA are placed into byte 7 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 6 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte 0 of I oad_data.

load_data is placed into doubleword element 1 of VSR[XT]. The contents of doubleword element 0 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for Ixvrdx



Load VSX Vector Rightmost Halfword Indexed X-form

XT.RA.RB lxvrhx

31	Т	RA	RB	45	ΤX
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB] $VSR[32\times TX+T] = EXTZ128(MEM(EA, 2))$

Let XT be the value of $32 \times TX + T$.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

When Big-Endian byte ordering is employed, the contents of the halfword in storage at address EA are placed into load_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data, and
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the halfword in storage at address EA are placed into load_data in such an order that;


- the contents of the byte in storage at address EA are placed into byte 1 of I oad_data, and
- the contents of the byte in storage at address EA+1 are placed into byte 0 of I oad_data.

I oad_data is placed into halfword element 7 of VSR[XT]. The contents of halfword elements 0-6 of VSR[XT] are set to 0.

Special Registers Altered

None

VSR Data Layout for Ixvrhx



Load VSX Vector Rightmost Word Indexed X-form

lxvrwx XT.RA.RB

31	Т	RA	RB	77	ΤX
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB] $VSR[32\times TX+T] = EXTZ128(MEM(EA, 4))$

Let XT be the value of $32 \times TX + T$.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

When Big-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 1 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 2 of I oad_data,
- the contents of the byte in storage at address EA+3 are placed into byte 3 of I oad_data, and
- the contents of the byte in storage at address EA+4 are placed into byte 4 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;


- the contents of the byte in storage at address EA are placed into byte 3 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte 2 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte 1 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte 0 of I oad_data.

load_data is placed into word element 3 of VSR[XT]. The contents of word elements 0-2 of VSR[XT] are set

Special Registers Altered

None

VSR Data Layout for Ixvrwx



Load VSX Vector Indexed X-form

lxvx XT.RA.RB

31	Т	RA	RB	4	/ 12	TX
0	6	11	16	21	25 26	31

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR. VEC=0 then Vector_Unavailable()

 $\mathsf{EA} \,\leftarrow\, ((\mathsf{RA=0}) \,\,? \,\, \mathsf{O} \,\,:\,\, \mathsf{GPR[RA]}) \,\,+\,\, \mathsf{GPR[RB]}$

 $VSR[32\times TX+T] \leftarrow MEM(EA, 16)$

Let XT be the value 32×TX + T.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the quadword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 1 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+15 are placed into byte element 15 of I oad data.


When Little-Endian byte ordering is employed, the contents of the quadword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 15 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 14 of load_data, and so forth until
- the contents of the byte in storage at address EA+15 are placed into byte element 0 of I oad_data.

I oad_data is placed into VSR[XT].

Special Registers Altered:

None



Example: Loading data using Load VSX Vector Indexed

```
char
     X[8] = \{ OxFOF1, OxF2F3, OxF4F5, OxF6F7, OxE0E1, OxE2E3, OxE4E5, OxE6E7 \};
short
    Y[4] = { 0xF0F1_F2F3, 0xF4F5_F6F7, 0xE0E1_E2E3, 0xE4E5_E6E7 };
float
double Z[2] = { 0xF0F1_F2F3_F4F5_F6F7, 0xE0E1_E2E3_E4E5_E6E7 };
```

Loading 16 bytes of data from Big-Endian storage in VSR[XT] using lxvx.

Big-endian storage image of W, X, Y, & Z



Assumptions

GPR[PW] = address of W

GPR[PX] = address of X = GPR[PW] + 16GPR[PY] = address of Y = GPR[PW] + 32GPR[PZ] = address of Z = GPR[PW] + 48

xW, r0, rPW Lxvx

l xvx xX, r0, rPX xY, r0, rPY Lxvx

Lxvx


xZ, r0, rPZ

Final state of VSRs W, X, Y, & Z

VSR[W]:	F0	F1	F2	F3	F4	F5	F6	F7	E0	E1	E2	E 3	E4	E 5	E 6	E 7
VSR[X]:	F0	F1	F2	F3	F4	F5	F6	F7	E0	E1	E2	E 3	E4	E 5	E 6	E 7
VSR[Y]:	F0	F1	F2	F3	F4	F5	F6	F7	E0	E1	E2	E 3	E4	E 5	E 6	E 7
VSR[Z]:	F0	F1	F2	F3	F4	F5	F6	F7	E0	E1	E2	E 3	E4	E 5	E 6	E 7
	0	1	2	3	4	5	6	7	8	9	Α	R	C	D	F	F

Loading 16 bytes of data from Little-Endian storage in VSR[XT] using lxvx.

Little-endian storage image of W, X, Y, & Z



Assumptions

GPR[PW] = address of W

GPR[PX] = address of X = GPR[PW] + 16

GPR[PY] = address of Y = GPR[PW] + 32GPR[PZ] = address of Z = GPR[PW] + 48

xW, r0, rPW l xvx

l xvx xX, r0, rPX xY, r0, rPY Lxvx

xZ, r0, rPZ Lxvx

Final state of VSRs W, X, Y, & Z

VSR[W]:	E 7	E6	E 5	E4	E 3	E2	E1	E0	F7	F6	F5	F4	F3	F2	F1	F0
VSR[X]:	E6	E 7	E4	E5	E2	E 3	E0	E1	F6	F7	F4	F5	F2	F3	F0	F1
VSR[Y]:	E4	E 5	E6	E 7	E0	E1	E2	E 3	F4	F5	F6	F7	F0	F1	F2	F3
VSR[Z]:	E0	E1	E2	E3	E 4	E 5	E6	E 7	F0	F1	F2	F3	F4	F5	F6	F7
ļ	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F

Load VSX Vector Doubleword & Splat Indexed X-form

lxvdsx

XT,RA,RB

31	Т	RA	RB	332	ΤX
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

$$EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$$

load_data ← MEM(EA, 8)

 $VSR[32 \times TX + T]. \ dword[0] \ \leftarrow \ Ioad_data$ $VSR[32\times TX+T]$. dword[1] \leftarrow I oad_data

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 1 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte element 7 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the doubleword in storage at address EA are placed into I oad_data in such an order that;


- the contents of the byte in storage at address EA are placed into byte element 7 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 6 of I oad_data, and so forth until
- the contents of the byte in storage at address EA+7 are placed into byte element 0 of I oad_data.

load_data is copied into each doubleword element of VSR[XT].

Special Registers Altered

None

VSR Data Layout for Ixvdsx



Load VSX Vector Halfword*8 Indexed X-form

lxvh8x XT.RA.RB

31	Т	RA	RB	812	T)
0	6	11	16	21	31

if TX=0 & MSR.VSX=0 then VSX_Unavailable() if TX=1 & MSR. VEC=0 then Vector_Unavailable() $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$ do i = 0 to 7

 $VSR[32\times TX+T]$. hword[i] \leftarrow MEM(EA+2×i, 2)

Let XT be the value 32×TX + T.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value from 0 to 7, do the following. When Big-Endian byte ordering is employed, the contents of the halfword in storage at address EA+2×i are placed into I oad data in such an order that:

- the contents of the byte in storage at address EA+2xi are placed into byte element 0 of I oad_data,
- the contents of the byte in storage at address EA+2×i+1 are placed into byte element 1 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the quadword in storage at address EA are placed into VSR[XT] in such an order that;

- the contents of the byte in storage at address EA+2xi are placed into byte element 1 of I oad_data,
- the contents of the byte in storage at address EA+2×i+1 are placed into byte element 0 of I oad_data.

load_data is placed into halfword element i of VSR[XT].

Special Registers Altered:

None


Programming Note

Ixvd2x, Ixvw4x, Ixvh8x, Ixvb16x, and Ixvx exhibit identical behavior in Big-Endian mode.


Example: Loading data using Load VSX Vector Halfword*8 Indexed

 $X[] = \{ 0x0001, 0x1011, 0x2021, 0x3031,$ short 0x4041, 0x5051, 0x6061, 0x7071 };

Big-endian storage image of X




Little-endian storage image of X



Loading a vector of 8 halfword elements from Big-Endian storage in VSR[XT] using lxvh8x, retaining left-to-right element ordering.

```
# Assumptions
# GPR[PX] = address of X
```


I xvh8x xX, r0, rPX



Loading a vector of 8 halfword elements from Little-Endian storage in VSR[XT] using lxvh8x, retaining left-to-right element ordering.

```
# Assumptions
# GPR[PX] = address of X
```

I xvh8x xX, r0, rPX



VSR Data Layout for Ixvh8x



Load VSX Vector Word*4 Indexed X-form

lxvw4x XT.RA.RB

	31	Т	RA	RB	780	ТΧ
0		6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $VSR[32\times TX+T]. word[0] \leftarrow MEM(EA, 4)$ $VSR[32\times TX+T]$. $word[1] \leftarrow MEM(EA+4, 4)$ $VSR[32\times TX+T]. word[2] \leftarrow MEM(EA+8, 4)$

 $VSR[32\times TX+T]$. word[3] \leftarrow MEM(EA+12, 4)

Let XT be the value 32×TX + T.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value i from 0 to 3, do the following. When Big-Endian byte ordering is employed, the contents of the word in storage at address EA+4×i are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA+4xi are placed into byte element 0 of I oad data,
- the contents of the byte in storage at address EA+4xi+1 are placed into byte element 1 of I oad_data,
- the contents of the byte in storage at address EA+4×i+2 are placed into byte element 2 of load_data, and
- the contents of the byte in storage at address EA+4×i+3 are placed into byte element 3 of I oad data.

When Little-Endian byte ordering is employed, the contents of the word in storage at address EA+4×i are placed into word element i of VSR[XT] in such an order that;

- the contents of the byte in storage at address EA+4xi are placed into byte element 3 of I oad_data,
- the contents of the byte in storage at address EA+4×i+1 are placed into byte element 2 of I oad data,
- the contents of the byte in storage at address EA+4×i+2 are placed into byte element 1 of I oad_data, and
- the contents of the byte in storage at address EA+4×i+3 are placed into byte element 0 of I oad_data.

load_data is placed into word element i of VSR[XT].

Special Registers Altered

None

Programming Note -

Ixvd2x, Ixvw4x, Ixvh8x, Ixvb16x, and Ixvx exhibit identical behavior in Big-Endian mode.

VSR Data Layout for Ixvw4x

tgt	VSX[XT].word[0]	VSX[XT].word[1]	VSX[XT].word[2]	VSX[XT].word[3]	
	0	32	64	96	127

Load VSX Vector Word & Splat Indexed X-form

if TX=0 & MSR.VSX=0 then VSX_Unavailable()
if TX=1 & MSR.VEC=0 then Vector_Unavailable()
EA ← ((RA=0) ? 0 : GPR[RA]) + GPR[RB]
load_data ← MEM(EA, 4)
do i = 0 to 3
 VSR[32×TX+T].word[i] ← load_data

Let XT be the value 32×TX + T.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, the contents of the word in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 0 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 1 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte element 2 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte element 3 of I oad_data.

When Little-Endian byte ordering is employed, the contents of the quadword in storage at address EA are placed into I oad_data in such an order that;

- the contents of the byte in storage at address EA are placed into byte element 3 of I oad_data,
- the contents of the byte in storage at address EA+1 are placed into byte element 2 of I oad_data,
- the contents of the byte in storage at address EA+2 are placed into byte element 1 of I oad_data, and
- the contents of the byte in storage at address EA+3 are placed into byte element 0 of I oad_data.

I oad_data is copied into each word element of VSR[XT].


Special Registers Altered:


None

Example: Loading data using Load VSX Vector Word & Splat Indexed

int $X = 0xF0F1_F2F3$;

Big-endian storage image of X





Loading scalar word data from Big-Endian storage in VSR[XT] using *lxvwsx*.

```
# Assumptions
# GPR[PX] = address of X
I xvwsx xX, r0, rPX
```

Final state of VSR X



Loading scalar word data from Little-Endian storage in VSR[XT] using *lxvwsx*.

```
# Assumptions
# GPR[PX] = address of X

I xvwsx xX, r0, rPX
```

Final state of VSR X



VSR Data Layout for Ixvwsx										
tgt	VSX[XT].word[0]	VSX[XT].word[1]	VSX[XT].word[2]	VSX[XT].word[3]						
	0	32	64	96						

127

31

Store VSX Scalar Doubleword DS-form

stxsd VRS,DS(RA)

61 VRS RA DS 2
30 31

Prefixed Store VSX Scalar Doubleword 8LS:D-form

VRS,D(RA),R

if MSR. VEC=0 then Vector_Unavailable()

pstxsd

if "stxsd" then
 EA ← (RA|0) + EXTS64(DS||0b00)
if "pstxsd" & R=0 then
 EA ← (RA|0) + EXTS64(d0||d1)
if "pstxsd" & R=1 then
 EA ← CIA + EXTS64(d0||d1)
MEM(EA, 8) ← VSR[VRS+32]. dword[0]

Let XS be the value VRS + 32.

For **stxsd**, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value DS||0b00, sign-extended to 64 bits.

For *pstxsd* with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *pstxsd* with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

Let store_data be the contents of doubleword element 0 of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed in the doubleword in storage at address EA in such order that:

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 7 of store_data is placed into the byte in storage at address EA+7.

When Little-Endian byte ordering is employed, store_data is placed in the doubleword in storage at address EA in such order that:

- the contents of byte 7 of doubleword element 0 of VSR[VRS+32] are placed into the byte in storage at address EA,
- the contents of byte 6 of doubleword element 0 of VSR[VRS+32] are placed into the byte in storage at address EA+1, and so forth until
- the contents of byte 0 of doubleword element 0 of VSR[VRS+32] are placed into the byte in storage at address EA+7.

For *pstxsd*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for *Prefixed Store VSX Scalar Doubleword*:

Extended mnemonic: Equivalent to:

 $\begin{array}{cccc} pstxsd & Vx, val\,ue(Ry) & pstxsd & Vx, val\,ue(Ry), 0 \\ pstxsd & Vx, val\,ue & pstxsd & Vx, val\,ue(0), 1 \end{array}$

VSR Data Layout for [p]stxsd

 STC
 VSX[XS]. dword[0]
 unused

 64
 127

Store VSX Scalar Doubleword Indexed X-form

stxsdx XS,RA,RB

31	S	RA	RB	716				
0	6	11	16	21	31			

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

MEM(EA, 8) ← VSR[XS]. dword[0]

Let XS be the value 32×SX + S.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

Let store_data be the contents of doubleword element 0 of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed in the doubleword in storage at address EA in such order that:

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 7 of store_data is placed into the byte in storage at address EA+7.


When Little-Endian byte ordering is employed, store_data is placed in the doubleword in storage at address EA in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA+7,
- byte 1 of store_data is placed into the byte in storage at address EA+6, and so forth until
- byte 7 of store_data is placed into the byte in storage at address EA.

Special Registers Altered

None

VSR Data Layout for stxsdx



Store VSX Scalar as Integer Byte Indexed X-form

stxsibx XS,RA,RB S RARΒ 909 31

if SX=0 & MSR.VSX=0 then VSX_Unavailable() if SX=1 & MSR. VEC=0 then Vector_Unavailable()

 $\mathsf{EA} \; \leftarrow \; ((\mathsf{RA=0}) \; ? \; \mathsf{0} \; : \; \mathsf{GPR}[\mathsf{RA}]) \; + \; \mathsf{GPR}[\mathsf{RB}]$

 $MEM(EA, 1) \leftarrow VSR[32 \times SX + S]. byte[7]$

Let XS be the value 32×SX + S.

Let the effective address (EA) be sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

The contents of byte element 7 of VSR[XS] are placed into the byte in storage addressed by EA.

Special Registers Altered:

None

Store VSX Scalar as Integer Halfword Indexed X-form

stxsihx XS,RA,RB S RA RΒ 941 31

if SX=0 & MSR.VSX=0 then VSX_Unavailable() if SX=1 & MSR. VEC=0 then Vector_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $MEM(EA, 2) \leftarrow VSR[32 \times SX + S]. hword[3]$

Let XS be the value 32×SX + S.


Let the effective address (EA) be sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

The contents of halfword element 3 of VSR[XS] are placed into the halfword in storage addressed by EA.


Special Registers Altered:

None

VSR Data Layout for stxsibx



VSR Data Layout for stxsihx



Store VSX Scalar as Integer Word Indexed X-form

XS,RA,RB stxsiwx S RA RB 140 31

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0)?0:GPR[RA])+GPR[RB]$

 $MEM(EA, 4) \leftarrow VSR[32 \times SX + S]. word[1]$

Let XS be the value 32×SX + S.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

Let store_data be the contents of word element 1 of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed in the word in storage at address EA in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1,
- byte 2 of store_data is placed into the byte in storage at address EA+2, and
- byte 3 of store_data is placed into the byte in storage at address EA+3.

When Little-Endian byte ordering is employed, store_data is placed in the word in storage at address EA in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA+3,
- byte 1 of store_data is placed into the byte in storage at address EA+2,
- byte 2 of store_data is placed into the byte in storage at address EA+1, and
- byte 3 of store_data is placed into the byte in storage at address EA.

Special Registers Altered

None

VSR Data Layout for stxsiwx

src	unused	VSR[XS].word[1]	unused
	0	22	64

Store VSX Scalar Single-Precision DS-form

stxssp VRS,DS(RA)

61 VRS RA DS 3
3031

Prefixed Store VSX Scalar Single-Precision 8LS:D-form

pstxssp VRS,D(RA),R

Prefix:

1 0 0 // R // d0
0 6 8 9 11 12 14 31

Suffix:

47	VRS	RA	d1	
0	6	11	16	31

if MSR. VEC=0 then Vector_Unavailable()

 $\label{eq:continuous_continuous$

 $\texttt{MEM}(\mathsf{EA}, \mathsf{4}) \leftarrow \mathsf{bfp32_CONVERT_FROM_BFP64}(\mathsf{VSR}[\mathsf{VRS} + \mathsf{32}].\,\mathsf{dword}[\mathsf{0}])$

Let XS be the value VRS + 32.

For **stxssp**, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value DS||0b00, sign-extended to 64 bits.

For *pstxssp* with R=0, let the effective address (EA) be the sum of the contents of register RA, or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For **pstxssp** with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

Let $store_data$ be the double-precision floating-point value in doubleword element 0 of VSR[XS] converted to single-precision format

When Big-Endian byte ordering is employed, store_data is placed in the word in storage at address EA in such order that:

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1,
- byte 2 of store_data is placed into the byte in storage at address EA+2, and
- byte 3 of store_data is placed into the byte in storage at address EA+3.

When Little-Endian byte ordering is employed, store_data is placed in the word in storage at address EA in such order that:

- byte 0 of store_data is placed into the byte in storage at address EA+3,
- byte 1 of store_data is placed into the byte in storage at address EA+2,
- byte 2 of store_data is placed into the byte in storage at address EA+1, and
- byte 3 of store_data is placed into the byte in storage at address EA.

For *pstxssp*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered:

None


Extended Mnemonics:

Extended mnemonics for *Prefixed Store VSX Scalar Single-Precision*:

Extended mnemonic: Equivalent to:

pstxssp Vx, val ue(Ry) pstxssp Vx, val ue(Ry), 0 pstxssp Vx, val ue pstxssp Vx, val ue(0), 1

VSR Data Layout for [p]stxssp



Store VSX Scalar Single-Precision Indexed X-form

XS,RA,RB stxsspx S RARB 652 31

if MSR.VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 $MEM(EA, 4) \leftarrow bfp32_CONVERT_FROM_BFP64(VSR[32\timesSX+S].dword[0])$

Let XS be the value 32×SX + S.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

Let store_data be the double-precision floating-point value in doubleword element 0 of VSR[XS] converted to single-precision format

Big-Endian byte ordering is employed, store_data is placed in the word in storage at address EA in such order that:

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1,
- byte 2 of store_data is placed into the byte in storage at address EA+2, and
- byte 3 of store_data is placed into the byte in storage at address EA+3.

When Little-Endian byte ordering is employed, store_data is placed in the word in storage at address EA in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA+3,
- byte 1 of store_data is placed into the byte in storage at address EA+2,
- byte 2 of store_data is placed into the byte in storage at address EA+1, and
- byte 3 of store_data is placed into the byte in storage at address EA.

Special Registers Altered

None

VSR Data Layout for stxsspx

src	VSR[XS].dword[0]	unused
		64

Store VSX Vector DQ-form

stxv XS,DQ(RA)

61 S RA DQ SX 5
0 6 111 16 28 29 31

Prefixed Store VSX Vector 8LS:D-form

if stxv" & SX=0 & MSR.VSX=0 then VSX_Unavailable()
if stxv" & SX=1 & MSR.VEC=0 then Vector_Unavailable()
if "pstxv" & MSR.VSX=0 then VSX_Unavailable()

$$\label{eq:continuous_continuous_continuous} \begin{split} &\text{if "stxv" then} \\ &\text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64}(\text{DQ}||0\text{b0000}) \\ &\text{if "pstxv" & R=0 then} \\ &\text{EA} \leftarrow (\text{RA}|0) + \text{EXTS64}(\text{d0}||\text{d1}) \\ &\text{if "pstxv" & R=1 then} \\ &\text{EA} \leftarrow \text{CIA} + \text{EXTS64}(\text{d0}||\text{d1}) \end{split}$$

 $MEM(EA, 16) \leftarrow VSR[32 \times SX + S]$

Let XS be the value 32×SX + S.

For **stxv**, let the effective address (EA) be the sum of the contents of GPR[RA], or the value 0 if RA=0, and the value D0||0b0000, sign-extended to 64 bits.

For *pstxv* with R=0, let the effective address (EA) be the sum of the contents of GPR[RA], or the value 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For pstxv with R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

Let store_data be the contents of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed into the quadword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA.
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 15 of store_data is placed into the byte in storage at address EA+15.

When Little-Endian byte ordering is employed, store_data is placed into the quadword in storage at address EA in such an order that;

- byte 15 of store_data is placed into the byte in storage at address EA,
- byte 14 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 0 of store_data is placed into the byte in storage at address EA+15.

For *pstxv*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonics for Prefixed Store VSX Vector.

 Extended mnemonic:
 Equivalent to:

 pstxv
 Vx, val ue(Ry)
 pstxv
 Vx, val ue(Ry), 0

 pstxv
 Vx, val ue
 pstxv
 Vx, val ue(0), 1

VSR Data Layout for [p]stxv

src VSR[XS]

Store VSX Vector Byte*16 Indexed X-form

XS,RA,RB

stxvb16x

31	S	RA	RB	1004	SX
0	6	11	16	21	31

if SX=0 & MSR. VSX=0 then VSX_Unavailable() if SX=1 & MSR.VEC=0 then Vector_Unavailable()

$$\begin{split} \mathsf{EA} &\leftarrow ((\mathsf{RA=0})\ ?\ 0:\ \mathsf{GPR[RA]})\ +\ \mathsf{GPR[RB]} \\ \mathsf{do}\ i &=\ 0\ \mathsf{to}\ 15 \\ &\quad \mathsf{MEM}(\mathsf{EA+i}\ ,1)\ \leftarrow\ \mathsf{VSR[32\times SX+S]}.\ \mathsf{byte[i]} \end{split}$$

Let XS be the value 32×SX + S.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value from 0 to 15, do the following. The contents of byte element i of VSR[XS] are placed into the byte in storage at address EA+i.

Special Registers Altered:

None

- Programming Note

stxvd2x, stxvw4x, stxvh8x, stxvb16x, and stxvx exhibit identical behavior in Big-Endian mode.

Example: Storing data using Store VSX Vector Byte*16 Indexed

char X[16];



Storing a vector of 16 byte elements from VSR[XS] into Big-Endian storage using sxvb16x, retaining left-to-right element ordering.

```
# Assumptions
   GPR[PX] = address of X
stxvb16x xX, r0, rPX
```

Big-endian storage image of X




Loading a vector of 16 byte elements from Little-Endian storage in VSR[XT] using lxvb16x, retaining left-to-right element ordering.

```
# Assumptions
   GPR[PX] = address of X
stxvb16x
         xX, r0, rPX
```

Little-endian storage image of X



VSR Data Layout for stxvb16x



Store VSX Vector Doubleword*2 Indexed X-form

stxvd2x XS,RA,RB 31 S RA RB 972

if MSR. VSX=0 then VSX_Unavailable()

 $EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$

 \leftarrow VSR[32 \times SX+S]. dword[0] MEM(EA, 8) MEM(EA+8, 8) $\leftarrow VSR[32\times SX+S]. dword[1]$

Let XS be the value 32×SX + S.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value i from 0 to 1, do the following. Let store_data be the contents of doubleword element i of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed in the doubleword in storage at address EA+8×i in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA+8×i,
- byte 1 of store_data is placed into the byte in storage at address EA+8×i +1, and so forth until
- byte 7 of store_data is placed into the byte in storage at address EA+8×i +7.

When Little-Endian byte ordering is employed, store_data is placed in the doubleword in storage at address EA+8×i in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA+8×i +7,
- byte 1 of store_data is placed into the byte in storage at address EA+8×i +6, and so forth until
- byte 7 of store_data is placed into the byte in storage at address EA+8×i.


Special Registers Altered

None

Programming Note

stxvd2x, stxvw4x, stxvh8x, stxvb16x, and stxvx exhibit identical behavior in Big-Endian mode.

VSR Data Layout for stxvd2x



Store VSX Vector Halfword*8 Indexed X-form

stxvh8x XS,RA,RB

31	S	RA	RB	940	SX
0	6	11	16	21	31

if SX=0 & MSR.VSX=0 then VSX_Unavailable()
if SX=1 & MSR.VEC=0 then Vector_Unavailable()

Let XS be the value 32×SX + S.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value from 0 to 7, do the following. The contents of byte element i of VSR[XS] are placed into the byte in storage at address EA+i.

For each integer value from 0 to 7, do the following. When Big-Endian byte ordering is employed, the contents of halfword element i of VSR[XS] are placed into the halfword in storage at address EA+2×i in such an order that;

- the contents of byte sub-element 0 of halfword element i of VSR[XS] are placed into the byte in storage at address EA+2×i, and
- the contents of byte sub-element 1 of halfword element i of VSR[XS] are placed into the byte in storage at address EA+2×i+1.

When Little-Endian byte ordering is employed, the contents of halfword element i of VSR[XS] are placed into the halfword in storage at address $EA+2\times i$ in such an order that;


- the contents of byte sub-element 1 of halfword element i of VSR[XS] are placed into the byte in storage at address EA+2×i, and
- the contents of byte sub-element 0 of halfword element i of VSR[XS] are placed into the byte in storage at address EA+2×i +1.

Special Registers Altered:

None

Example: Storing data using Store VSX Vector Halfword*8 Indexed


short X[8];



Storing a vector of 8 halfword elements from VSR[X] into Big-Endian storage using *stxvh8x*, retaining left-to-right element ordering.

```
# Assumptions
# GPR[PX] = address of X
stxvh8x xX, r0, rPX
```


Big-endian storage image of X



Storing a vector of 8 halfword elements from VSR[X] into Little-Endian storage using *stxvh8x*, retaining left-to-right element ordering.

```
# Assumptions
# GPR[PX] = address of X
stxvh8x xX, r0, rPX
```

Little-endian storage image of X



Programming Note

stxvd2x, stxvw4x, stxvh8x, stxvb16x, and stxvx exhibit identical behavior in Big-Endian mode.

VSR Data Layout for stxvh8x



Store VSX Vector with Length X-form

stxvl XS,RA,RB

31	S	RA	RB	397	SX
0	6	11	16	21	31

if SX=0 & MSR.VSX=0 then VSX_Unavailable()
if SX=1 & MSR.VEC=0 then Vector_Unavailable()

 $EA \leftarrow (RA=0) ? 0 : GPR[RA]$

 $nb \leftarrow EXTZ(GPR[RB].bit[0:7])$ if nb>16 then $nb \leftarrow 16$

MEM(EA, nb) ← store_data

Let XS be the value 32×SX + S.

Let the effective address (EA) be the contents of GPR[RA], or 0 if RA is equal to 0.

Let nb be the unsigned integer value in bits 0:7 of GPR[RB].

If nb is equal to 0, the storage access is not performed.

Otherwise, when Big-Endian byte-ordering is employed, do the following.

If nb less than 16, the contents of the leftmost nb bytes of VSR[XS] are placed in storage starting at address EA.

Otherwise, the contents of VSR[XS] are placed into the quadword in storage at address EA.

Otherwise, when Little-Endian byte ordering is employed, do the following.

If nb less than 16, the contents of the rightmost nb bytes of VSR[XS] are placed in storage starting at address EA in byte-reversed order.


Otherwise, the contents of VSR[XS] are placed into the quadword in storage at address EA in byte-reversed order.

If the contents of bits 8:63 of GPR[RB] are not equal to 0, the results are boundedly undefined.

Special Registers Altered:

None

VSR Data Layout for stxvl




Example: Storing less than 16-byte data from VSR using stxvl

```
char
            S[14] = "This is a TEST";
            X[6] = { 0xE0E1, 0xE2E3, 0xE4E5, 0xE6E7, 0xE8E9, 0xEAEB };
short
                 = 0xF0F1F2F3F4F5F6F7F8F9
bi nary80
```

Storing less than 16-byte data in VSR[XS] into Big-Endian storage using stxvl.

```
# Assumptions
   GPR[NS] = 14 (length of S in # of bytes)
   GPR[NX] = 12 (length of X in # of bytes)
   GPR[NZ] = 10 (length of Z in # of bytes)
   GPR[PS] = address of S
```

VSR register image of S, X, & Z




```
rPX, rPS, rNS
add
                           # address of X
       rPZ, rPX, rNX
                           # address of Z
add
sl di
       rLS, rNS, 56
sl di
       rLX, rNX, 56
sl di
       rLZ, rNZ, 56
       xS, rPS, rLS
stxvl
       xX, rPX, rLX
stxvl
stxvl
       xZ, rPZ, rLZ
```


Final state of Big-Endian storage image of S, X, & Z



Storing less than 16-byte data in VSR[XS] into Little-Endian storage using stxvl.



Final state of Little-Endian storage image of S, X, & Z



Store VSX Vector with Length Left-justified X-form

stxvll XS,RA,RB RARB 429 31 S

if SX=0 & MSR. VSX=0 then VSX_Unavailable() if SX=1 & MSR. VEC=0 then Vector_Unavailable()

 $EA \leftarrow (RA=0) ? 0 : GPR[RA]$ $nb \leftarrow EXTZ(GPR[RB]. bi t[0:7])$ if nb>16 then nb \leftarrow 16 if nb>0 then do i = 0 to nb-1 $MEM(EA+i, 1) \leftarrow VSR[32\times SX+S]. byte[i]$

Let XS be the value 32×SX + S.

Let the effective address (EA) be the contents of GPR[RA], or 0 if RA is equal to 0.

Let nb be the unsigned integer value in bits 0:7 of GPR[RB].

If nb is equal to 0, the storage access is not performed.

Otherwise, do the following.

If nb less than 16, the contents of the leftmost nb bytes of VSR[XS] are placed in storage starting at address EA.

Otherwise, the contents of VSR[XS] are placed into the quadword in storage at address EA.

Data is stored from VSR[XS] into storage in Big-Endian byte ordering (i.e., the contents of byte element 0 of VSR[XS] are placed into the byte in storage at address EA, the contents of byte element 1 of VSR[XS] are placed into the byte in storage at address EA+1, and so forth).

If the contents of bits 8:63 of GPR[RB] are not equal to 0, the results are boundedly undefined.

Special Registers Altered:

None

Example: Storing less than 16-byte left-justified data

X = +1234567890123456789; deci mal decimal Y = -123456; decimal Z = +1004966723510220;


Storing less than 16-byte data, left-justified in VSR[XS], into storage using stxvll.

```
# Assumptions
    GPR[NX] = 10 (length of X)
   GPR[NY] = 4 (length of Y)
   GPR[NZ] = 9 (length of Z)
   GPR[PX] = address of X
   GPR[PY] = address of Y = address of X + 10
   GPR[PZ] = address of Z = address of X + 10 + 4
```

VSRs X, Y, & Z


VSR[X]:	01	34	67	78	90	12	34	56	78	9C	00	00	00	00	00	00
VSR[Y]:	01	23	45	6D	00	00	00	00	00	00	00	00	00	00	00	00
VSR[Z]:	01	00	49	66	72	35	10	22	0C	00	00	00	00	00	00	00
		ĺ	I	I	ĺ	I	ĺ	I	I		1 1	ĺ	I	ĺ	I	
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F

Initial state of Big-endian & Little-Endian storage image of X, Y, & Z




stxvII xX, rPX, rNX stxvII xY, rPY, rNY stxvII xZ, rPZ, rNZ

Final state of Big-endian & Little-Endian storage image of X, Y, & Z



VSR Data Layout for stxvII



Store VSX Vector Rightmost Byte Indexed X-form

 stxvrbx
 XS,RA,RB

 31
 S
 RA
 RB
 141
 SX

 0
 6
 11
 16
 21
 31

if MSR.VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB]; MEM(EA, 1) = VSR[32×SX+S]. byte[15];

Let XS be the value of 32×SX + S.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

The contents of byte element 15 of VSR[XS] are placed into storage at address EA.

Special Registers Altered

None

Store VSX Vector Rightmost Doubleword Indexed X-form

 stxvrdx
 XS,RA,RB

 31
 S
 RA
 RB
 237
 SX

 0
 6
 11
 16
 21
 31

if MSR.VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB] $MEM(EA, 8) = VSR[32 \times SX + S] \cdot dword[1]$

Let XS be the value of 32×SX + S.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

Let store_data be the contents of doubleword element 1 of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed into the doubleword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 7 of store_data is placed into the byte in storage at address EA+7.

When Little-Endian byte ordering is employed, store_data is placed into the doubleword in storage at address EA in such an order that:

- byte 7 of store_data is placed into the byte in storage at address EA,
- byte 6 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 0 of store_data is placed into the byte in storage at address EA+7.

Special Registers Altered

None

VSR Data Layout for stxvrbx



VSR Data Layout for stxvrdx



Store VSX Vector Rightmost Halfword Indexed X-form

 stxvrhx
 XS,RA,RB

 31
 S
 RA
 RB
 173
 SX

 0
 6
 II
 I6
 21
 31

if MSR. VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB] $MEM(EA, 2) = VSR[32 \times SX + S]. hword[7]$

Let XS be the value of 32×SX + S.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

Let store_data be the contents of halfword element 7 of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed into the halfword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA.
- byte 1 of store_data is placed into the byte in storage at address EA+1.

When Little-Endian byte ordering is employed, store_data is placed into the halfword in storage at address EA in such an order that:

- byte 1 of store_data is placed into the byte in storage at address EA,
- byte 0 of store_data is placed into the byte in storage at address EA+1.

Special Registers Altered

None

Store VSX Vector Rightmost Word Indexed X-form

 stxvrwx
 XS,RA,RB

 31
 S
 RA
 RB
 205
 SX

 0
 6
 11
 16
 21
 31

if MSR.VSX=0 then VSX_Unavailable()

EA = ((RA=0) ? 0 : GPR[RA]) + GPR[RB] $MEM(EA, 4) = VSR[32 \times SX + S]. word[3]$

Let XS be the value of 32×SX + S.

Let EA be the sum of GPR[RA], or 0 if RA=0, and GPR[RB].

Let store_data be the contents of word element 3 of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed into the word in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 3 of store_data is placed into the byte in storage at address EA+3.

When Little-Endian byte ordering is employed, store_data is placed into the word in storage at address EA in such an order that:

- byte 3 of store_data is placed into the byte in storage at address EA,
- byte 2 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 0 of store_data is placed into the byte in storage at address EA+3.


Special Registers Altered

None

VSR Data Layout for stxvrhx



VSR Data Layout for stxvrwx



Store VSX Vector Word*4 Indexed X-form

stxvw4x XS,RA,RB

Ī	31	S	RA	RB	908	SX
	0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

$$\begin{split} & \text{EA} \leftarrow ((\text{RA=0}) \ ? \ 0 : \ \text{GPR[RA]}) + \text{GPR[RB]} \\ & \text{MEM}(\text{EA}, 4) & \leftarrow \text{VSR}[32 \times \text{SX+S}] . \text{word}[0] \\ & \text{MEM}(\text{EA+4}, 4) & \leftarrow \text{VSR}[32 \times \text{SX+S}] . \text{word}[1] \\ & \text{MEM}(\text{EA+8}, 4) & \leftarrow \text{VSR}[32 \times \text{SX+S}] . \text{word}[2] \\ & \text{MEM}(\text{EA+12}, 4) & \leftarrow \text{VSR}[32 \times \text{SX+S}] . \text{word}[3] \end{split}$$

Let XS be the value 32×SX + S.

Let EA be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

For each integer value i from 0 to 3, do the following. Let store_data be the contents of word element i of VSR[XS].

When Big-Endian byte ordering is employed, store_data is placed in the word in storage at address EA+4×i in such order that:

- byte 0 of store_data is placed into the byte in storage at address EA+4×i ,
- byte 1 of store_data is placed into the byte in storage at address EA+4×i+1, and so forth until
- byte 3 of store_data is placed into the byte in storage at address EA+4×i+3.

When Little-Endian byte ordering is employed, store_data is placed in the word in storage at address EA+4×i in such order that;

- byte 0 of store_data is placed into the byte in storage at address EA+4×i+3,
- byte 1 of store_data is placed into the byte in storage at address EA+4×i +2, and so forth until
- byte 3 of store_data is placed into the byte in storage at address EA+4xi.

Special Registers Altered

None

VSR Data Layout for stxvw4x



Programming Note -

stxvd2x, stxvw4x, stxvh8x, stxvb16x, and stxvx exhibit identical behavior in Big-Endian mode.

Store VSX Vector Paired DQ-form

stxvp XSp,DQ(RA)

6 Sp SX RA DQ 1
0 6 10 11 16 28 31

Prefixed Store VSX Vector Paired 8LS:D-form

if MSR.VSX=0 then VSX_Unavailable()

EAbase ← (RA=0) ? 0 : GPR[RA]

if "stxvp" then
 EAdisp ← EXTS64(DQ || Ob0000)

if "pstxvp" then
 EAdisp ← EXTS64(dO || d1)

if "stxvp" then EA ← EAbase + EAdisp

if "pstxvp" & R=0 then EA ← EAbase + EAdisp

if "pstxvp" & R=1 then EA ← CIA + EAdisp

store_data.bit[0:127] ← VSR[32×SX+2×Sp]

store_data.bit[128:255] ← VSR[32×SX+2×Sp+1]

MEM(EA, 32) ← store_data

Let XSp be the value $32 \times SX + 2 \times Sp$ (i.e., only even values of XSp can be encoded in the instruction).

For stxvp, let the effective address (EA) be the sum of the integer value in GPR[RA], or 0 if RA=0 and the value DQ||0b0000, sign-extended to 64 bits.

For pstxvp, if R=0, let the effective address (EA) be the sum of the integer value in GPR[RA], or 0 if RA=0, and the value d0||d1, sign-extended to 64 bits.

For *pstxvp*, if R=1, let the effective address (EA) be the sum of the address of the instruction and the value d0||d1, sign-extended to 64 bits.

Let store_data be the contents of VSR[XSp] concatenated with VSR[XSp+1].

When Big-Endian byte ordering is employed, store_data is placed into the octword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 31 of store_data is placed into the byte in storage at address EA+31.

When Little-Endian byte ordering is employed, store_data is placed into the octword in storage at address EA in such an order that:

- byte 0 of store_data is placed into the byte in storage at address EA+31,
- byte 1 of store_data is placed into the byte in storage at address EA+30, and so forth until
- byte 31 of store_data is placed into the byte in storage at address EA.

For *pstxvp*, if R is equal to 1 and RA is not equal to 0, the instruction form is invalid.

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonics for Store VSX Vector Paired Prefixed:


Extended mnemonic: Equivalent to:

pstxvp Rx, value(Ry) pstxvp Rx, value(Ry), 0
pstxvp Rx, value pstxvp Rx, value(0), 1

Programming Note

For best performance, EA should be word-aligned.

VSR Data Layout for [p]stxvp



Store VSX Vector Paired Indexed X-form

stxvpx XSp,RA,RB

31		SX	RA	RB	461	/
0	6	10 11		16	21	31

if MSR.VSX=0 then VSX_Unavailable()

$$EA \leftarrow ((RA=0) ? 0 : GPR[RA]) + GPR[RB]$$

store_data.bit[0:127]
$$\leftarrow$$
 VSR[32 \times SX+2 \times Sp] store_data.bit[128:255] \leftarrow VSR[32 \times SX+2 \times Sp+1]

MEM(EA, 32) ← store_data

Let XSp be the value $32 \times SX + 2 \times Sp$ (i.e., only even values of XSp can be encoded in the instruction).

Let the effective address (EA) be the sum of the integer value in GPR[RA], or 0 if RA=0, and the integer value in GPR[RB].

Let store_data be the contents of VSR[XSp] concatenated with VSR[XSp+1].

When Big-Endian byte ordering is employed, store_data is placed into the octword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 31 of store_data is placed into the byte in storage at address EA+31.

When Little-Endian byte ordering is employed, store_data is placed into the octword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA+31,
- byte 1 of store_data is placed into the byte in storage at address EA+30, and so forth until
- byte 31 of store_data is placed into the byte in storage at address EA.


Special Registers Altered:

None

- Programming Note

For best performance, EA should be word-aligned.

VSR Data Layout for stxvpx



Store VSX Vector Indexed X-form

stxvx XS.RA.RB

	31	S	RA	RB	396	SX
0		6	11	16	21	31

if SX=0 & MSR. VSX=0 then VSX_Unavailable() if SX=1 & MSR. VEC=0 then Vector_Unavailable()

 $\mathsf{EA} \,\leftarrow\, ((\mathsf{RA=0}) \,\,? \,\, \mathsf{O} \,\,:\,\, \mathsf{GPR[RA]}) \,\,+\,\, \mathsf{GPR[RB]}$

 $MEM(EA, 16) \leftarrow VSR[32 \times SX + S]$

Let XS be the value 32×SX + S.

Let the effective address (EA) be the sum of the contents of GPR[RA], or 0 if RA is equal to 0, and the contents of GPR[RB].

When Big-Endian byte ordering is employed, store_data is placed into the quadword in storage at address EA in such an order that;

- byte 0 of store_data is placed into the byte in storage at address EA,
- byte 1 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 15 of store_data is placed into the byte in storage at address EA+15.

When Little-Endian byte ordering is employed, store_data is placed into the quadword in storage at address EA in such an order that:

- byte 15 of store_data is placed into the byte in storage at address EA,
- byte 14 of store_data is placed into the byte in storage at address EA+1, and so forth until
- byte 0 of store_data is placed into the byte in storage at address EA+15.


Special Registers Altered:

None

Programming Note -

stxvd2x, stxvw4x, stxvh8x, stxvb16x, and stxvx exhibit identical behavior in Big-Endian mode.

VSR Data Layout for stxvx



Example: Storing data using Store VSX Vector Indexed


```
char W[16] = { 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF7, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7 };

short X[8] = { 0xF0F1, 0xF2F3, 0xF4F5, 0xF6F7, 0xE0E1, 0xE2E3, 0xE4E5, 0xE6E7 };

float Y[4] = { 0xF0F1_F2F3, 0xF4F5_F6F7, 0xE0E1_E2E3, 0xE4E5_E6E7 };


double Z[2] = { 0xF0F1_F2F3_F4F5_F6F7, 0xE0E1_E2E3_E4E5_E6E7 };
```

Storing 16 bytes of data into Big-Endian storage from VSR[XS] using stxvx.



VSR[XS] using stxvx.

Storing 16 bytes of data into Little-Endian storage from



```
# Assumptions
```

```
# GPR[PW] = address of W
```


GPR[PX] = address of X = GPR[PW] + 16

GPR[PY] = address of Y = GPR[PW] + 32# GPR[PZ] = address of Z = GPR[PW] + 48

stxvx xW,rO,rPW stxvx xX,rO,rPX

stxvx xY, r0, rPY stxvx xZ, r0, rPZ

Big-endian storage image of W, X, Y, & Z




GPR[PW] = address of W
GPR[PX] = address of X = GPR[PW] + 16
GPR[PY] = address of Y = GPR[PW] + 32
GPR[PZ] = address of Z = GPR[PW] + 48
stxvx xW, r0, rPW

stxvx xW, rO, rPW stxvx xX, rO, rPX stxvx xY, rO, rPY stxvx xZ, rO, rPZ

Assumptions

Little-endian storage image of W, X, Y, & Z



VSX Scalar Absolute Double-Precision XX2-form

xsabsdp	>	(T,XB			
60	Т	///	В	345	ВХТХ
0	6	11	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

 $src \leftarrow VSR[32 \times BX + B]. dword[0]$ VSR[32×TX+T].dword[0] ← bfp64_NEGATIVE_ABSOLUTE(src) $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

absolute value of the double-precision floating-point operand in doubleword element 0 of VSR[XB] is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

Programming Note -

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Absolute Quad-Precision X-form

xsabsqp	V	/RT,VRB			
63	VRT	0	VRB	804	/
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

VSR[VRT+32] ← bfp128_NEGATI VE_ABSOLUTE(VSR[VRB+32])

Let XT be the value VRT + 32. Let XB be the value VRB + 32.

The absolute value of the quad-precision floating-point value in VSR[XB] is placed into VSR[XT].


Special Registers Altered:

None

VSR Data Layout for xsabsdp

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSR Data Layout for xsabsqp



VSX Scalar Add Double-Precision XX3-form

XT.XA.XB xsadddp Т Α В 32 60

if MSR. VSX=0 then VSX Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP64(VSR[VRA+32].dword[0])
src1
       ← bfp CONVERT FROM BFP64(VSR[VRB+32].dword[0])
       ← bfp_ADD(src1, src2)
       \leftarrow bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vxisi_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR.FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
```

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src2 is added[1] to src1, producing a sum having unbounded range and precision.

The sum is normalized^[2].

See Table 61, "Actions for xsadddp," on page 668.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI

Programming Note —

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsadddp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
(0	64 127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow \text{-Infinity}$	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← -Zero	$v \leftarrow \text{Rezd}$	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow \text{-Infinity}$	$v \leftarrow -Infinity$ $v \leftarrow src2$		v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
ß	+NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow + Infinity$	$v \leftarrow + Infinity$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1 vxsnan_flag ← 1
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XB].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
A(x, y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 61.Actions for xsadddp

				Rounding Mode		
Range of v	Case	Round To Nearest (RTN)	Round Towards Zero (RTZ)	Round Towards +Infinity (RTP)	Round Towards -Infinity (RTM)	Round To Odd (RTO)
v is a QNaN	Special	r ← v	r ← v	r ← v	$r \leftarrow v$	r ← v
v = -Infinity	Special	$r \leftarrow v$	r ← v	r ← v	$r \leftarrow v$	r ← v
-Infinity < v [-(Nmax + 1ulp)	Overflow	$q \leftarrow rnd(v)$ $r \leftarrow -Infinity$	$q \leftarrow rnd(v)$ $r \leftarrow -Nmax$	$q \leftarrow rnd(v)$ $r \leftarrow -Nmax$	$q \leftarrow rnd(v)$ $r \leftarrow -Infinity$	$q \leftarrow rnd(v)$ $r \leftarrow -Nmax$
-(Nmax + 1ulp) < v [-(Nmax + ½ulp)	Overflow	$\begin{array}{l} \textbf{q} \leftarrow \textbf{rnd(v)} \\ \textbf{r} \leftarrow \textbf{-Infinity} \end{array}$	-	-	$\begin{array}{l} q \leftarrow rnd(v) \\ r \leftarrow -Infinity \end{array}$	-
	Normal	-	r ← -Nmax	r ← -Nmax	=	r ← -Nmax
-(Nmax + ½ulp) < v < -Nmax	Overflow	-	-	-	$q \leftarrow rnd(v)$ $r \leftarrow -Infinity$	-
. ,,	Normal	r ← -Nmax	r ← -Nmax	r ← -Nmax	_	r ← -Nmax
-Nmax [v [-Nmi n	Normal	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$
-Nmin < v < -Zero	Tiny	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$
v = -Zero	Special	r ← v	r ← v	r ← v	r ← v	r ← v
v = Rezd	Special	r ← +Zero	r ← +Zero	r ← +Zero	r ← -Zero	$\begin{array}{l} r \leftarrow \text{+Zero (RN=RTN)} \\ r \leftarrow \text{+Zero (RN=RTZ)} \\ r \leftarrow \text{+Zero (RN=RTP)} \\ r \leftarrow \text{-Zero (RN=RTM)} \end{array}$
v = +Zero	Special	$r \leftarrow v$	$r \leftarrow v$	$r \leftarrow v$	$r \leftarrow v$	$r \leftarrow v$
+Zero < v < +Nmin	Tiny	$\begin{array}{l} \textbf{q} \leftarrow \texttt{rnd}(\textbf{v}) \\ \textbf{r} \leftarrow \texttt{rnd}(\texttt{den}(\textbf{v})) \end{array}$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$q \leftarrow rnd(v)$ $r \leftarrow rnd(den(v))$	$\begin{array}{l} q \leftarrow rnd(v) \\ r \leftarrow rnd(den(v)) \end{array}$
+Nmin[v[+Nmax	Normal	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$	$r \leftarrow rnd(v)$
+Nmax < v < +(Nmax + ½ul p)	Overflow	-	-	q ← rnd(v) r ← +l nfi ni ty	-	-
·	Normal	r ← +Nmax	r ← +Nmax	-	r ← +Nmax	r ← +Nmax
+(Nmax + ½ulp) [v < +(Nmax + 1ulp)	Overflow	$\begin{array}{l} q \leftarrow rnd(v) \\ r \leftarrow +Infinity \end{array}$	-	q ← rnd(v) r ← +l nfi ni ty	-	-
	Normal	-	r ← +Nmax	-	r ← +Nmax	r ← +Nmax
+(Nmax + 1ulp) [v < +Infinity	Overflow	$\begin{array}{l} q \leftarrow rnd(v) \\ r \leftarrow +Infinity \end{array}$	$q \leftarrow rnd(v)$ $r \leftarrow +Nmax$	q ← rnd(v) r ← +l nfi ni ty	$q \leftarrow rnd(v)$ $r \leftarrow +Nmax$	$q \leftarrow rnd(v)$ $r \leftarrow +Nmax$
v = +Infinity	Special	$r \leftarrow v$	$r \leftarrow v$	r ← v	r ← v	r ← v

Explanation:

This situation cannot occur.

The precise intermediate result defined in the instruction having unbounded range and precision.

den(x) The significand of x is shifted right by the amount of the difference between the target rounding precision Emin and the unbiased exponent of x. The unbiased exponent of the denormalized value is Emi n. The significand of the denormalized value has unbounded significand precision.

Emin = -16382 (quad-precision)

 $\mathsf{Emi}\; n\; =\; -16382$ (double-extended-precision)

Emin = -1022(double-precision) (single-precision)

Rezd Exact-zero-difference result. Applies only to add operations involving source operands having the same magnitude and different signs or subtract operations involving source operands having the same magnitude and same signs. Whether +Zero or -Zero is returned is controlled by the setting of the rounding mode in RN, even when the rounding mode is overridden to Round to Odd.

rnd(x) The significand of x is rounded to the target rounding precision according to the rounding mode specified in FPSCR. RN. Exponent range of the rounded result is unbounded. See Section 7.3.2.6.

Nmax Largest (in magnitude) representable normalized number in the target rounding precision format.

(quad-precision)

(double-extended-precision)

(double-precision) (single-precision)

Nmi n Smallest (in magnitude) representable normalized number in the target rounding precision format.

(quad-precision) (double-extended-precision) (double-precision) (single-precision)

ul p Least significant bit in the target precision format's significand (Unit in the Last Position).

Table 62.Scalar Floating-Point Intermediate Result Handling

September 14, 2021 Power ISA™ Version 3.1B

										1								
Case	FPSCR. VE	FPSCR. 0E	FPSCR. UE	FPSCR. ZE	FPSCR. XE	vxsnan_fl ag	vxi mz_fl ag	vxi si _fl ag	vxi di _fl ag	vxzdz_fl ag	vxsqrt_fl ag	zx_fl ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? (q > v)	Returned Results and Status Setting	
	-	-	-	0	-	-	-	-	-	-	-	1	-	-	-	-	T(r), class_bfp(r), fi(0), fr(0), fx(ZX)	
	-	-	-	1	-	-	-	-	-	-	-	1	-	-	-	-	fx(ZX), error()	
	0	-	l -	-	-	-	-	-	-	-	1	-	-	-	-	-	T(r), class_bfp(r), fi(0), fr(0), fx(VXSQRT)	
	0	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	$T(r)$, class_bfp(r), fi(0), fr(0), fx(VXZDZ)	
	0	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	$T(r)$, class_bfp(r), fi(0), fr(0), fx(VXIDI)	
	0	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	T(r), class_bfp(r), fi(0), fr(0), fx(VXISI)	
	0	-	-	-	-	0	1	-	-	-	-	-	-	-	-	-	$T(r)$, class_bfp(r), fi(0), fr(0), fx(VXIMZ)	
Special	0	-	-	-	-	1	0	-	-	1	-	-	-	-	-	-	T(r), class_bfp(r), fi(0), fr(0), fx(VXSNAN)	
Opeciai	0	-	-	-	-	1	0	-	-	1	-	-	-	-	-	-	T(r), class_bfp(r), fi(0), fr(0), fx(VXSNAN), fx(VXIMZ)	
	1	-	-	-	-	-	1	-	ı	1	1	1	-	-	-	-	fx(VXSQRT), error()	
	1	-	-	-	-	-	ı	-	-	1	-	ı	-	-	-	-	fx(VXZDZ), error()	
	1	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	fx(VXIDI), error()	
	1	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	fx(VXISI), error()	
	1	-	-	-	-	0	1	-	-	-	-	-	-	-	-	-	fx(VXIMZ), error()	
	1	-	-	-	-	1	0	-	-	-	-	-	-	-	-	-	fx(VXSNAN), error()	
	1	-	-	-	-	1	1	-	-	-	-	-	-	-	-	-	fx(VXSNAN), fx(VXIMZ), error()	
Explanation – T(x)		Place Fo	es the r sca VSR[) VSR[) or sca	e res alar s XT]. c XT]. c alar q	not sult in single dword dword puad- 32] ←	to th pred [0] ([1] (preci	e targision - bfp - 0x0 sion	get V and 64_0 000_ resu	'SR. dou ONVEI 0000 Its	ble-p RT_FF _0000	recis ROM_B 0_000	FP(r 0		s				
cl ass_bfp	(x)	FPS FPS	CR. F	PRF ·	RF to ← fpr ← fpr ← fpr	f_CL f_CL	ASS_I ASS_I	BFP32 BFP64	2(x) 1(x)	(siı (do	ngle- ouble iad-p	-pred	cisior					
fx(x)					t to 1				FPSC	R. x is	s set	to 1.						
fi(x)					t to th													
fr(x) β		Wrap β = β =		ust 2 (1	t to the single doub quad	e-pre le-pr	cisio	n) on)										
		See	Tabl	e 7.4	.4.2,	"Acti	on fo	r UE	=1,"	on p	age s	554 f	or tra	ap-er	able	d Und	erflow exceptions.	
q		targe	t rou	ındin	g pre	cisio	n, un	bour	nded	expo	onen	t ran	ge.				Result Handling," on page 669, significand rounded to the	
r		targe	t rou	ındin	g pre	cisio	n, ex	pone	ent b	ound	ed to	the	targe	et rou	ındin	g pre	Result Handling," on page 669, significand rounded to the cision format exponent range. f MSR_FF0 and MSR_FF1 are set to any mode other than the	

Table 63.VSX Scalar Floating-Point Final Result

error()

The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the ignore-exception mode.

Case	FPSCR. VE	FPSCR. 0E	FPSCR. UE	FPSCR. ZE	FPSCR. XE	vxsnan_fl ag	vxi mz_fl ag	vxi si _fl ag	vxi di _fl ag	vxzdz_fl ag	vxsqrt_fl ag	zx_fl ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? (q > v)	Returned Results and Status Setting
	-	-	-	-	-	0	0	0	0	0	0	0	no	-	-	-	T(r), class_bfp(r), fi(0), fr(0)
	-	-	-	-	0	0	0	0	0	0	0	0	yes	no	-	-	T(r), class_bfp(r), fi(1), fr(0), fx(XX)
Normal	-	-	-	-	0	0	0	0	0	0	0	0	yes	yes	-	-	$T(r)$, class_bfp(r), fi(1), fr(1), fx(XX)
	-	-	-	-	1	0	0	0	0	0	0	0	yes	no	-	-	T(r), class_bfp(r), fi(1), fr(0), fx(XX), error()
	-	-	-	-	1	0	0	0	0	0	0	0	yes	yes	-	-	T(r), class_bfp(r), fi(1), fr(1), fx(XX), error()
	-	0	-	-	0	0	0	0	0	0	0	0	-	-	-	-	$T(r)$, class_bfp(r), fi(1), fr(?), fx(0X), fx(XX)
	-	0	-	-	1	0	0	0	0	0	0	0	-	-	-	-	T(r), class_bfp(r), fi(1), fr(?), fx(0X), fx(XX), error()
Overflow	-	1	-	-	-	0	0	0	0	0	0	0	-	-	no	-	$T(q+\beta)$, class_bfp(q+\beta), fi(0), fr(0), fx(0X), error()
	-	1	-	-	-	0	0	0	0	0	0	0	-	-	yes	no	$T(q + \beta)$, class_bfp(q+\beta), fi(1), fr(0), fx(0X), fx(XX), error()
	-	1	-	-	-	0	0	0	0	0	0	0	-	-	yes	yes	$T(q + \beta)$, class_bfp(q+\beta), fi(1), fr(1), fx(0X), fx(XX), error()
	-	-	0	-	-	0	0	0	0	0	0	0	no	-	-	-	T(r), class_bfp(r), fi(0), fr(0)
	-	-	0	-	0	0	0	0	0	0	0	0	yes	no	-	-	T(r), class_bfp(r), fi(1), fr(0), fx(UX), fx(XX)
	-	-	0	-	0	0	0	0	0	0	0	0	yes	yes	-	-	T(r), class_bfp(r), fi(1), fr(1), fx(UX), fx(XX)
Tiny	-	-	0	-	1	0	0	0	0	0	0	0	yes	no	-	-	T(r), class_bfp(r), fi(1), fr(0), fx(UX), fx(XX), error()
,	-	-	0	-	1	0	0	0	0	0	0	0	yes	yes	-	-	T(r), class_bfp(r), fi(1), fr(1), fx(UX), fx(XX), error()
	-	-	1	-	-	0	0	0	0	0	0	0	-	-	no	-	$T(qx\beta)$, class_bfp(qx β), fi(0), fr(0), fx(UX), error()
1 0 0 0 0 0 0 0 yes										no	$T(qx\beta)$, class_bfp(qx β), fi(1), fr(0), fx(UX), fx(XX), error()						
	-	-	1	-	-	0	0	0	0	0	0	0	-	-	yes	yes	$T(q \times \beta)$, class_bfp(q \times \beta), fi(1), fr(1), fx(UX), fx(XX), error()
Explanation – T(x)		Place Fo	es the or sca VSR[) VSR[) or sca	e res lar s (T].d (T].d	ult in ingle word word uad-	to th -pred [0] ([1] (end o e tar cisior - bfp - 0x0 ision 128_0	get V and 64_0 1000_ resu	SR. doul ONVER 0000_ lts	ole-p RT_FF _0000	recis ROM_B 0_000	FP(r) 0		ss			
cl ass_bfp	(x)	FPS	SCR. F SCR. F	PRF (- fpr - fpr	f_CL f_CL	sign a ASS_ ASS_ ASS_	BFP32 BFP64	2(x) 4(x)	(sii (do	ngle- ouble uad-p	-pred	cisior				
fx(x)							SCR.		FPSCI	₹. x is	s set	to 1.					
fi(x)							alue >										
fr(x)					t to tr	ne va	alue >	ί.									
$\beta \qquad \qquad \text{Wrap adjust} \\ \beta = 2^{192} \qquad \text{(single-precision)} \\ \beta = 2^{1536} \qquad \text{(double-precision)} \\ \beta = 2^{24576} \qquad \text{(quad-precision)}$																	
a		See	Table	e 7.4	.4.2,	"Acti	ion fo	r UE	=1,"	on p	age 5	554 f	or tra	ap-er	nable	d Un	erflow exceptions. derflow exceptions. Result Handling on page 669 significand rounded to the
q The value defined in Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669, significan target rounding precision, unbounded exponent range.											to the						
r																	Result Handling," on page 669, significand rounded to the cision format exponent range.
error()			syste e-ex					invo	oked	for t	he tr	ар-е	nabl	ed e	хсер	tion i	f MSR. FE0 and MSR. FE1 are set to any mode other than the

Table 63.VSX Scalar Floating-Point Final Result (Continued)

VSX Scalar Add Single-Precision XX3-form

XT.XA.XB xsaddsp 60 Т Α В 0 if MSR. VSX=0 then VSX_Unavailable() reset_xfl ags() ← bfp_CONVERT_FROM_BFP64(VSR[VRA+32].dword[0]) src1 ← bfp_CONVERT_FROM_BFP64(VSR[VRB+32].dword[0]) src2 ← bfp_ADD(src1, src2) ← bfp_ROUND_TO_BFP32(FPSCR.RN, v) resul t32 ← bfp32_CONVERT_FROM_BFP(rnd) resul t64 ← bfp64_CONVERT_FROM_BFP(rnd) if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxisi_flag=1 then SetFX(FPSCR.VXISI) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX) vx_fl ag ← vxsnan_fl ag | vxi si _fl ag vex_flag ← FPSCR. VE & vx_flag if vex flag=0 then do $VSR[32\times TX+T]$. dword[0] \leftarrow result64 $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$ FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32) FPSCR. FR ← inc_flag

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

← 0b0

FPSCR. FI \leftarrow xx flag

FPSCR. FR ← 0b0 FPSCR, FI

el se do

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src2 is $added^{[1]}$ to src1, producing a sum having unbounded range and precision.

The sum is normalized^[2].

See Table 64, "Actions for xsaddsp," on page 673.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsaddsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
i	0	64 127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

2. Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

			src2						
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow \text{-Infinity}$	v ← -Infinity	v ← -Infinity	v ← -Infinity	v ← -Infinity	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← -Zero	v ← Rezd	v ← src2	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← Rezd	v ← +Zero	$v \leftarrow src2$	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
S	+NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow dQNaN$ vxisi_flag $\leftarrow 1$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$ v \leftarrow \mathbf{Q}(\text{src1}) \\ vxsnan_flag \leftarrow 1 $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$\begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$

EX	ρı	a	n	a١	(I)	O	n	:

src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XB].
	- 4

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

NZF Nonzero finite number.

Rezd Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).

A(x, y) Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.

Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).

Q(x) Return a QNaN with the payload of x.

v The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 64.Actions for xsaddsp

VSX Scalar Add Quad-Precision [using round to Odd] X-form

 xsaddqp
 VRT,VRA,VRB
 (R0=0)

 xsaddqpo
 VRT,VRA,VRB
 (R0=1)

 63
 VRT
 VRA
 VRB
 4
 Rd

63	VRT	VRA	VRB	4	RO
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_ADD(src1, src2)
rnd ← bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v)
result ← bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1
               then SetFX(FPSCR. OX)
if ux_flag=1
               then SetFX(FPSCR.UX)
               then SetFX(FPSCR.XX)
if xx_flaq=1
vx_flag ← vxsnan_flag | vxisi_flag
vex_fl ag ← FPSCR. VE & vx_fl ag
if vex flag=0 then do
  VSR[VRT+32] \leftarrow result
  FPSCR. FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_flag=0) & xx_flag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1 or src2 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 and src2 are Infinity values having opposite signs, an Invalid Operation exception occurs and VXI SI is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src1 and src2 are Infinity values having opposite signs, the result is the default Quiet NaN^[1].

Otherwise, do the following.

The normalized sum of src2 added to src1 is produced with unbounded significand precision and exponent range.

See Table 65, "Actions for xsaddqp[o]," on page 675.

If the intermediate result is Tiny (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. The intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXISI OX UX XX

1. The quad-precision default Quiet NaN is the value, 0x7FFF_8000_0000_0000_0000_0000_0000.

VSR Data Layout for xsaddqp[o] src1 VSR[VRA+32] src2 VSR[VRB+32] VSR[VRT+32] tgt

					s	rc2			src2					
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN					
	-Infinity	v ← -Infinity					v ← dQNaN vxi si _fl ag ← 1							
_	-NZF		v ← add(src1, src2)	v ← src1 v		v ← add(src1, src2)								
	-Zero		v crej	v ← -Zero	v ←Rezd	v ← src2		v ← src2						
2	+Zero		v ← src2	$v \leftarrow SiC2$ $v \leftarrow Rezd$ $v \leftarrow +Zero$	V ← SIC2		V ← 31 C2	v ← qui et(src2) vxsnan_fl ag ← 1						
src1	+NZF		v ← add(src1, src2)	$V \leftarrow Src1$ $V \leftarrow add$			v ← add(src1, src2)							
	+Infinity	v ← dQNaN vxisi_flag ← 1					v ← +Infinity							
	QNaN				v ← src1			v ← src1 vxsnan_fl ag ← 1						
	SNaN		·	·		iet(src1) flag ← 1	·							

Explanation:	
src1	The quad-precision floating-point value in VSR[VRA+32].
src2	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude and opposite signs).
add(x, y)	The floating-point value y is added 1 to the floating-point value x . Return the normalized 2 sum, having unbounded significand precision and exponent range.
	When x = -y, v is considered to be an exact-zero-difference result (Rezd).
qui et(x)	Convert x to the corresponding Quiet NaN by setting the most significant fraction bit to 1.
V	The intermediate result having unbounded significand precision and unbounded exponent range.

Table 65. Actions for xsaddqp[o]

- 1.Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate difference.
- 2.Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSX Scalar Compare Exponents Double-Precision XX3-form

BF,XA,XB xscmpexpdp

60	BF	//	Α	В	59	AXBX	/
0	6	9	11	16	21	29 30	31

```
if MSR. VSX=0 then VSX_Unavailable()
```

```
src1 \leftarrow VSR[32 \times AX + A]. dword[0]
src2 \leftarrow VSR[32 \times BX + B]. dword[0]
src1. exponent \leftarrow EXTZ(src1. bi t[1:11])
src2. exponent \leftarrow EXTZ(src2. bi t[1:11])
src1. fraction \leftarrow EXTZ(src1. bit[12:63])
src2. fraction \leftarrow EXTZ(src2. bit[12:63])
src1. cl ass. NaN ← (src1. exponent = 2047) & (src1. fraction != 0)
src2. class. NaN \leftarrow (src2. exponent = 2047) & (src2. fraction != 0)
It_flag \leftarrow (src1. exponent < src2. exponent)
qt_flag \leftarrow (src1. exponent > src2. exponent)
eq_fl ag ← (src1. exponent = src2. exponent)
uo_flag ← src1. class. NaN | src2. class. NaN
CR. bit[4\times BF+32] \leftarrow FPSCR. FL \leftarrow !uo_flag & It_flag
CR. bit[4 \times BF + 33] \leftarrow FPSCR. FG \leftarrow !uo_flag & gt_flag
CR. bit[4 \times BF + 34] \leftarrow FPSCR. FE \leftarrow !uo_flag & eq_flag
```

Let XA be the sum 32×AX + A. Let XB be the sum 32×BX + B.

CR. bi t[$4\times BF+35$] \leftarrow FPSCR. FU \leftarrow uo_fl ag

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

The exponent of src1 is compared with the exponent of src2. The result of the compare is placed into FPCC and CR field BF.

Special Registers Altered:

CR field BF FPCC

Programming Note

This instruction can be used to operate on single-precision source operands.

VSR Data Layout for xscmpexpdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
ì	0	64 127

VSX Scalar Compare Exponents Quad-Precision X-form

BF, VRA, VRB xscmpexpqp

63	BF	//	VRA	VRB	164	1
0	6	9	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

```
reset_flags()
                    ← VSR[VRA+32]
src1
                    \leftarrow VSR[VRB+32]
src2
src1. exponent \leftarrow EXTZ(src1. bit[1:15])
src2. exponent \leftarrow EXTZ(src2. bi t[1:15])
src1. fraction \leftarrow EXTZ(src1. bit[16: 127])
src2. fraction \leftarrow EXTZ(src2. bit[16: 127])
src1. cl ass. NaN ← (src1. exponent = 32767) &
                         (src1. fraction != 0)
src2. class. NaN \leftarrow (src2. exponent = 32767) &
                         (src2. fraction != 0)
It_flag ← (src1. exponent < src2. exponent)</pre>
gt_flag \leftarrow (src1. exponent > src2. exponent)
eq_fl ag \leftarrow (src1. exponent = src2. exponent)
uo_flag ← src1. class. NaN | src2. class. NaN
CR. bit[4 \times BF + 32] \leftarrow FPSCR. FL \leftarrow !uo_flag & It_flag
CR. bi t[4\times BF+33] \leftarrow FPSCR. FG \leftarrow !uo_flag \& gt_flag
CR. bit[4 \times BF + 34] \leftarrow FPSCR. FE \leftarrow !uo_flag & eq_flag
CR. bi t[4\times BF+35] \leftarrow FPSCR. FU \leftarrow uo_flag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.


Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

The exponent of src1 is compared with the exponent of src2 as unsigned integer values. The result of the compare is placed into FPCC and CR field BF.

Special Registers Altered:

CR field BF **FPCC**

VSR Data Layout for xscmpexpqp



VSX Scalar Compare Equal Double-Precision XX3-form

		1	1	1			
60	Т	Α	В	3	AXBXTX		
0	6	11	16	21	29 30 31		

XT,XA,XB

xscmpeqdp

end

```
if MSR. VSX=0 then VSX_Unavailable()
src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
vxsnan_fl ag ← src1. cl ass. SNaN | src2. cl ass. SNaN
vex_flag ← FPSCR. VE & vxsnan_flag
if vxsnan_flag=1 SetFX(FPSCR.VXSNAN)
if vex_flag=0 then do
   if src1=src2 then
      VSR[32\times TX+T]. dword[0] \leftarrow 0xFFFF_FFFF_FFFF
      VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   end
   el se do
       VSR[32\times TX+T]. dword[0] \leftarrow 0x0000\_0000\_0000\_0000
      VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   end
```

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

src1 is compared to src2.

A NaN compared to any value, including itself, compares false for the predicate, equal.

The contents of doubleword 0 of VSR[XT] are set to 0xFFFF_FFFF_FFFF if src1 is equal to src2, and are set to 0x0000_0000_0000_0000 otherwise.

The contents of doubleword 1 of VSR[XT] are set to 0x0000_0000_0000_0000.

If a trap-enabled Invalid Operation occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN

VSR Data Layout for xscmpeqdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Compare Equal Quad-Precision X-form

VRT.VRA.VRB xscmpeqqp VRT VRA VRB 63 68 if MSR. VSX=0 then VSX_Unavailable() $src1 \leftarrow bfp_CONVERT_FROM_BFP128(VSR[VRA+32])$ src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32]) vxsnan_fl ag ← src1. cl ass. SNaN | src2. cl ass. SNaN vex_fl ag ← FPSCR. VE & vxsnan_fl ag if vxsnan_flag=1 SetFX(FPSCR.VXSNAN) if vex_flag=0 then do if bfp_COMPARE_EQ(src1, src2)=1 then VSR[VRT+32] ← 0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF $VSR[VRT+32] \leftarrow 0x0000_0000_0000_0000_0000_0000_0000$ end

Let src1 be the quad-precision floating-point value in VSR[VRA+32].

Let src2 be the quad-precision floating-point value in VSR[VRB+32].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

src1 is compared to src2.


A NaN compared to any value, including itself, compares false for the predicate, equal.

The contents of VSR[VRT+32] are set to all 1s if src1 is equal to src2, and are set to all 0s otherwise.

If a trap-enabled Invalid Operation occurs, VSR[VRT+32] is not modified.

Special Registers Altered:

FX VXSNAN



VSX Scalar Compare Greater Than or Equal Double-Precision XX3-form

XT,XA,XB xscmpgedp 60 Т Α В 19 if MSR.VSX=0 then VSX_Unavailable() src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0]) src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0]) if src1.class. SNaN=1 \mid src2.class. SNaN=1 then do vxsnan_fl ag ← 0b1 if FPSCR.VE=0 then vxvc_flag ← 0b1 end el se vxvc_fl ag ← src1. cl ass. QNaN | src2. cl ass. QNaN) vex_flag ← FPSCR. VE & (vxsnan_flag | vxvc_flag) if vxsnan_flag=1 SetFX(FPSCR. VXSNAN) if vxvc_flag=1 SetFX(FPSCR.VXVC) if vex_flag=0 then do if src1 >= src2 then $VSR[32\times TX+T]$. dword[0] $\leftarrow 0xFFFF_FFFF_FFFF$ $VSR[32\times TX+T]$. dword[1] $\leftarrow 0\times0000_0000_0000_0000$ el se do $VSR[32 \times TX + T]. \ dword[0] \ \leftarrow \ 0x0000_0000_0000_0000$ $VSR[32\times TX+T].\ dword[1]\ \leftarrow\ 0x0000_0000_0000_0000$

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

src1 is compared to src2.

A NaN compared to any value, including itself, compares false for the predicate, greater than or equal.

The contents of doubleword 0 of VSR[XT] are set to OxFFFF_FFFF_FFFF if src1 is greater than or equal to src2, and are set to 0x0000_0000_0000 otherwise.

The contents of doubleword 1 of VSR[XT] are set to 0x0000_0000_0000_0000.

If a trap-enabled Invalid Operation occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN VXVC

VSR Data Layout for xscmpgedp

end

end

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Compare Greater Than or Equal Quad-Precision X-form

VRT, VRA, VRB xscmpgeqp **VRT VRA VRB** 196 if MSR. VSX=0 then VSX_Unavailable() src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32]) src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32]) if src1.class.SNaN=1 | src2.class.SNaN=1 then do vxsnan_fl ag ← 0b1 if FPSCR.VE=0 then vxvc_flag ← 0b1 vxvc_flag ← src1. class. QNaN | src2. class. QNaN vex_flag ← FPSCR. VE & (vxsnan_flag | vxvc_flag) if vxsnan_flag=1 SetFX(FPSCR.VXSNAN) if (vxvc_flag=1) SetFX(FPSCR.VXVC) if vex_flag=0 then do if bfp_COMPARE_GE(src1, src2)=1 then $VSR[VRT+32] \leftarrow 0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF$ $VSR[VRT+32] \leftarrow 0x0000_0000_0000_0000_0000_0000_0000$ end

Let src1 be the quad-precision floating-point value in VSR[VRA+32].

Let src2 be the quad-precision floating-point value in VSR[VRB+32].

src1 is compared to src2.

A NaN compared to any value, including itself, compares false for the predicate, greater than or equal.


The contents of VSR[VRT+32] are set to all 1s if src1 is greater than or equal to src2, and are set to all 0s otherwise.

If a trap-enabled Invalid Operation occurs, VSR[VRT+32] is not modified.

Special Registers Altered:

FX VXSNAN VXVC

VSR Data Layout for xscmpgeqp



VSX Scalar Compare Greater Than Double-Precision XX3-form

xscmpgtdp XT,XA,XB Т В 11 60

```
if MSR.VSX=0 then VSX_Unavailable()
src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
if src1.class.SNaN=1 | src2.class.SNaN=1 then do
   vxsnan_fl ag ← 0b1
   if FPSCR.VE=0 then vxvc_flag \leftarrow 0b1
end
el se
   vxvc_fl ag ← src1. cl ass. QNaN | src2. cl ass. QNaN
vex_fl ag ← FPSCR. VE & (vxsnan_fl ag | vxvc_fl ag)
if vxsnan_flag=1 SetFX(FPSCR. VXSNAN)
if vxvc_flag=1 SetFX(FPSCR. VXVC)
if vex_flag=0 then do
   if src1 > src2 then
       VSR[32\times TX+T]. dword[0] \leftarrow 0xFFFF_FFFF_FFFF
       VSR[32\times TX+T]. dword[1] \leftarrow 0\times0000\_0000\_0000\_0000
   end
   el se do
      VSR[32\times TX+T]. dword[0] \leftarrow 0\times0000\_0000\_0000\_0000
       VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   end
end
```

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

src1 is compared to src2.

A NaN compared to any value, including itself, compares false for the predicate, greater than.

The contents of doubleword 0 of VSR[VRT] are set to 0xFFFF_FFFF_FFFF if src1 is greater than src2, and are set to 0x0000_0000_0000_0000 otherwise.

The contents of doubleword 1 of VSR[VRT] are set to 0x0000_0000_0000_0000.

If a trap-enabled Invalid Operation occurs, VSR[VRT+32] is not modified.

Special Registers Altered:

FX VXSNAN VXVC

VSR Data Layout for xscmpgtdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
Ì	0	64 127

VSX Scalar Compare Greater Than Quad-Precision X-form

VRT, VRA, VRB xscmpgtqp **VRB** 63 **VRT VRA** 228 16 if MSR. VSX=0 then VSX_Unavailable() src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32]) src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32]) if src1.class.SNaN=1 | src2.class.SNaN=1 then do vxsnan_fl ag ← 0b1 if FPSCR. VE=0 then vxvc_flag ← 0b1 end vxvc_fl ag ← src1. cl ass. QNaN | src2. cl ass. QNaN vex_flag ← FPSCR. VE & (vxsnan_flag | vxvc_flag) if vxsnan_flag=1 SetFX(FPSCR.VXSNAN) if (vxvc_flag=1) SetFX(FPSCR.VXVC) if vex_flag=0 then do if bfp_COMPARE_GT(src1, src2)=1 then $VSR[VRT+32] \leftarrow 0xFFFF_FFFF_FFFF_FFFF_FFFF_FFFF$ $VSR[VRT+32] \leftarrow 0x0000_0000_0000_0000_0000_0000_0000$

Let src1 be the quad-precision floating-point value in VSR[VRA+32].

Let src2 be the quad-precision floating-point value in VSR[VRB+32].

src1 is compared to src2.

A NaN compared to any value, including itself, compares false for the predicate, greater than.


The contents of VSR[VRT+32] are set to all 1s if src1 is greater than src2, and are set to all 0s otherwise.

If a trap-enabled Invalid Operation occurs, VSR[VRT+32] is not modified.

Special Registers Altered:

FX VXSNAN VXVC

VSR Data Layout for xscmpgtqp



VSX Scalar Compare Ordered Double-Precision XX3-form

BF,XA,XB xscmpodp

60	BF	//	А	В	43	AX	RXI	/
0	6	9	11	16	21	29	30	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
if src1.class.SNaN=1 | src2.class.SNaN=1 then do
   vxsnan_fl ag ← 0b1
   if FPSCR. VE=0 then vxvc_flag ← 0b1
end
el se
   vxvc_flag ← src1. class. QNaN | src2. class. QNaN
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxvc_flag=1 then SetFX(FPSCR. VXVC)
CR. bi t[4 \times BF + 32] \leftarrow FPSCR. FL \leftarrow src1 < src2
CR. bit[4 \times BF + 33] \leftarrow FPSCR. FG \leftarrow src1 > src2
CR. bi t[4\times BF+34] \leftarrow FPSCR. FE \leftarrow src1 = src2
CR. bi t[4 \times BF + 35] \leftarrow FPSCR. FU \leftarrow src1. cl ass. SNaN |
                                     src1. cl ass. QNaN
                                     src2. cl ass. SNaN
                                     src2. cl ass. QNaN
```

Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src1 is compared to src2.

Zeros of same or opposite signs compare equal.

Infinities of same signs compare equal.

See Table 66, "Actions for xscmpodp - Part 1: Compare Ordered," on page 685.

The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, VXSNAN is set, and Invalid Operation is disabled (VE=0), VXVC is set. If neither operand is a Signaling NaN but at least one operand is a Quiet NaN, VXVC is

See Table 67, "Actions for xscmpodp - Part 2: Result," on page 685.


Special Registers Altered

CR field BF FPCC FX VXSNAN VXVC

Programming Note

This instruction can be used to operate on single-precision source operands.

VSR Data Layout for xscmpodp



					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	cc←0b0010	cc←0b1000	cc—0b1000	cc←0b1000	cc←0b1000	cc←0b1000	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)
	-NZF	cc←0b0100	cc←C(src1,src2)	cc←0b1000	cc←0b1000	cc←0b1000	cc←0b1000	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)
	–Zero	cc←0b0100	cc←0b0100	cc←0b0010	cc←0b0010	cc←0b1000	cc←0b1000	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)
src1	+Zero	cc←0b0100	cc←0b0100	cc—0b0010	cc←0b0010	cc←0b1000	cc←0b1000	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)
ıs	+NZF	cc←0b0100	cc←0b0100	cc←0b0100	cc←0b0100	cc←C(src1,src2)	cc←0b1000	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)
	+Infinity	cc←0b0100	cc←0b0100	cc←0b0100	cc←0b0100	cc←0b0100	cc←0b0010	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)
	QNaN	cc←0b0001 vxvc_flag←1	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)						
	SNaN	cc←0b0001 vxsnan_flag←1 vxvc_flag←(VE=0)							

Explanation:

src1 The double-precision floating-po int value in doubleword element 0 of VSR[XA].
src2 The double-precision floating-point value in doubleword element 0 of VSR[XB].

NZF Nonzero finite number.

 $\texttt{C}(\textbf{x},\textbf{y}) \hspace{1cm} \textbf{The floating-point value x is compared to the floating-point value y, returning one of three 4-bit results.}$

0b1000 when x is greater than y
0b0100 when x is less than y
0b0010 when x is equal to y
The 4-bit result compare code.

Table 66.Actions for xscmpodp - Part 1: Compare Ordered

VE	vxsnan_flag	vxvc_flag	Returned Results and Status Setting
	۸		
_	0	0	FPCC←cc, CR[BF]←cc
0	0	1	FPCC←cc, CR[BF]←cc, fx(VXVC)
0	1	0	FPCC←cc, CR[BF]←cc, fx(VXSNAN)
0	1	1	FPCC←cc, CR[BF]←cc, fx(VXSNAN), fx(VXVC)
1	0	1	FPCC←cc, CR[BF]←cc, fx(VXVC), error()
1	1	-	FPCC←cc, CR[BF]←cc, fx(VXSNAN), error()

Explanation:

The results do not depend on this condition.

cc The 4-bit result as defined in Table 66.

error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the

ignore-exception mode.

fx(x) FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.

Table 67.Actions for xscmpodp - Part 2: Result

VSX Scalar Compare Ordered Quad-Precision X-form

xscmpoqp BF, VRA, VRB

63	BF	//	VRA	VRB	132	/
0	6	9	11	16	21	31

if MSR. VSX=0 then VSX Unavailable()

```
reset_xfl ags()
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
if src1. class. SNaN=1 | src2. class. SNaN=1 then do
   vxsnan_fl ag ← 0b1
   if FPSCR.VE=0 then vxvc_flag ← 0b1
end
el se
    vxvc_flag ← src1. class. QNaN | src2. class. QNaN
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxvc_flag=1 then SetFX(FPSCR. VXVC)
\texttt{CR.\,bit[4\times BF+32]} \; \leftarrow \; \texttt{FPSCR.\,FL} \; \leftarrow \; \texttt{src1} \; < \; \texttt{src2}
CR. bi t[4\times BF+33] \leftarrow FPSCR. FG \leftarrow src1 > src2
CR. bit[4 \times BF + 34] \leftarrow FPSCR. FE \leftarrow src1 = src2
CR. bi t[4\times BF+35] \leftarrow FPSCR. FU \leftarrow src1. cl ass. SNaN
                                        src1. cl ass. QNaN
                                        src2. cl ass. SNaN
                                        src2. cl ass. QNaN
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

src1 is compared to src2.

Zeros of same or opposite signs compare equal. Infinities of same signs compare equal.

Bit 0 of CR field BF and FL are set to indicate if src1 is less than src2.

Bit 1 of CR field BF and FG are set to indicate if src1 is greater than src2.

Bit 2 of CR field BF and FE are set to indicate if src1 is equal to src2.


Bit 3 of CR field BF and FU are set to indicate unordered (i.e., src1 or src2 is a NaN).

If either of the operands is a NaN, either quiet or signaling, CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, an Invalid Operation exception occurs and VXSNAN is set, and if Invalid Operation exceptions are disabled (VE=0), VXVC is set. If neither operand is a Signaling NaN but at least one operand is a Quiet NaN, an Invalid Operation exception occurs and VXVC is set.

Special Registers Altered:

CR field BF FPCC FX VXSNAN VXVC

```
VSR Data Layout for xscmpoqp
```



VSX Scalar Compare Unordered Double-Precision XX3-form

BF,XA,XB xscmpudp

60	BF	//	А	В	35	AXBX /
0	6	9	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
```

vxsnan_fl ag ← src1. cl ass. SNaN | src2. cl ass. SNaN

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

```
CR. bi t[4 \times BF + 32] \leftarrow FPSCR. FL \leftarrow src1 < src2
CR. bi t[4 \times BF + 33] \leftarrow FPSCR. FG \leftarrow src1 > src2
CR. bi t[4\times BF+34] \leftarrow FPSCR. FE \leftarrow src1 = src2
CR. bit[4×BF+35] ← FPSCR. FU ← src1. class. SNaN
                                           src1. cl ass. QNaN
                                            src2. cl ass. SNaN
                                            src2. cl ass. QNaN
```

Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src1 is compared to src2.

Zeros of same or opposite signs compare equal equal.

Infinities of same signs compare equal.

See Table 68, "Actions for xscmpudp - Part 1: Compare Unordered," on page 688.

The result of the compare is placed into CR field BF and the FPCC.

If either of the operands is a NaN, either quiet or signaling, CR field BF and the FPCC are set to reflect unordered. If either of the operands is a Signaling NaN, VXSNAN is set.

See Table 69, "Actions for xscmpudp - Part 2: Result," on page 688.

Special Registers Altered

CR field BF FPCC FX VXSNAN


Programming Note -

This instruction can be used to operate on single-precision source operands.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xscmpudp



					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	cc ← 0b0010	cc ← 0b1000	cc ← 0b1000	cc ← 0b1000	cc ← 0b1000	cc ← 0b1000	cc ← 0b0001	cc ← 0b0001 vxsnan_flag ← 1
	-NZF	cc ← 0b0100	$cc \leftarrow C(src1,src2)$	cc ← 0b1000	cc ← 0b1000	cc ← 0b1000	cc ← 0b1000	cc ← 0b0001	cc ← 0b0001 vxsnan_flag ← 1
	–Zero	cc ← 0b0100	cc ← 0b0100	cc ← 0b0010	cc ← 0b0010	cc ← 0b1000	cc ← 0b1000	cc ← 0b0001	cc ← 0b0001 vxsnan_flag ← 1
src1	+Zero	cc ← 0b0100	cc ← 0b0100	cc ← 0b0010	cc ← 0b0010	cc ← 0b1000	cc ← 0b1000	cc ← 0b0001	cc ← 0b0001 vxsnan_flag ← 1
ş	+NZF	cc ← 0b0100	cc ← 0b0100	cc ← 0b0100	cc ← 0b0100	$cc \leftarrow C(src1,src2)$	cc ← 0b1000	cc ← 0b0001	$cc \leftarrow 0b0001$ vxsnan_flag $\leftarrow 1$
_	+Infinity	cc ← 0b0100	cc ← 0b0100	cc ← 0b0100	cc ← 0b0100	cc ← 0b0100	cc ← 0b0010	cc ← 0b0001	$cc \leftarrow 0b0001$ vxsnan_flag $\leftarrow 1$
	QNaN	cc ← 0b0001	cc ← 0b0001	cc ← 0b0001	cc ← 0b0001	cc ← 0b0001	cc ← 0b0001	cc ← 0b0001	cc ← 0b0001 vxsnan_flag ← 1
	SNaN	$cc \leftarrow 0b0001$ vxsnan_flag $\leftarrow 1$	cc ← 0b0001 vxsnan_flag ← 1	cc ← 0b0001 vxsnan_flag ← 1	$cc \leftarrow 0b0001$ vxsnan_flag $\leftarrow 1$	cc ← 0b0001 vxsnan_flag ← 1			

Explanation:

src1 The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2 The double-precision floating-point value in doubleword element 0 of VSR[XB].

NZF Nonzero finite number.

C(x, y) The floating-point value x is compared to the floating-point value y, returning one of three 4-bit results.

0b1000 when x is greater than y
0b0100 when x is less than y
0b0010 when x is equal to y
The 4-bit result compare code.

Table 68.Actions for xscmpudp - Part 1: Compare Unordered

VE	vxsnan_flag	Returned Results and Status Setting
-	0	FPCC←cc, CR[BF]←cc
0	1	FPCC←cc, CR[BF]←cc, fx(VXSNAN)
1	1	FPCC←cc, CR[BF]←cc, fx(VXSNAN), error()

Explanation:

The results do not depend on this condition.

The 4-bit result as defined in Table 68.

error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the

ignore-exception mode.

fx(x) FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.

Table 69.Actions for xscmpudp - Part 2: Result

VSX Scalar Compare Unordered Quad-Precision X-form

BF, VRA, VRB xscmpuqp

63	BF	//	VRA	VRB	644	/
0	6	9	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32]) src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])

vxsnan_fl ag ← src1. cl ass. SNaN | src2. cl ass. SNaN

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

 $CR. bit[4\times BF+32] \leftarrow FPSCR. FL \leftarrow src1 < src2$ CR. bi t[$4 \times BF + 33$] \leftarrow FPSCR. FG \leftarrow src1 > src2 CR. bi t[$4 \times BF + 34$] \leftarrow FPSCR. FE \leftarrow src1 = src2 CR. bit[4×BF+35] ← FPSCR. FU ← src1. class. SNaN | src1. cl ass. QNaN src2, class, SNaN

src2. cl ass. QNaN

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

src1 is compared to src2.

Zeros of same or opposite signs compare equal. Infinities of same signs compare equal.

Bit 0 of CR field BF and FL are set to indicate if src1 is less than src2.

Bit 1 of CR field BF and FG are set to indicate if src1 is greater than src2.

Bit 2 of CR field BF and FE are set to indicate if src1 is equal to src2.


Bit 3 of CR field BF and FU are set to indicate unordered (i.e., src1 or src2 is a NaN).

If either of the operands is a Signaling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

Special Registers Altered:

CR field BF FPCC FX VXSNAN

VSR Data Layout for xscmpuqp



VSX Scalar Copy Sign Double-Precision XX3-form

xscpsgndp XT,XA,XB

60 T A B 176 AXBXTX
0 6 11 16 21 293031

if MSR. VSX=0 then VSX_Unavailable()

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value $32 \times BX + B$.

Bit 0 of VSR[XT] is set to the contents of bit 0 of VSR[XA].

Bits 1:63 of VSR[XT] are set to the contents of bits 1:63 of VSR[XB].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

Programming Note

This instruction can be used to operate on single-precision source operands.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Copy Sign Quad-Precision X-form

xscpsgnqp VRT,VRA,VRB

63	VRT	VRA	VRB	100	/
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[VRT+32] \leftarrow src1 \mid src2$

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

VSR Data Layout for xscpsgndp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSR Data Layout for xscpsgnqp

src1	VSR[VRA+32]
src2	VSR[VRB+32]
tgt	VSR[VRT+32]
Ţ	0 127

VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form

xscvdphp XT,XB Т 347 60 17 В

if MSR. VSX=0 then VSX_Unavailable()

reset_fl ags()

← bfp_CONVERT_FROM_BFP64(VSR[BX×32+B].dword[0]) ← bfp_ROUND_TO_BFP16(FPSCR. RN, src) result \leftarrow bfp16_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX)

vex_flag ← FPSCR. VE & vxsnan_flag

if vex_flag=0 then do $VSR[TX \times 32 + T]$. hword[0: 2] $\leftarrow 0x0000_0000_0000$ $VSR[TX \times 32 + T]. \ hword[3] \quad \leftarrow \ result$ $VSR[TX\times32+T]$. dword[1] ← 0x0000 0000 0000 0000 FPSCR. FPRF ← fprf_CLASS_BFP16(result) end FPSCR.FR ← (vex_flag=0) & inc_flag FPSCR. FI \leftarrow (vex_fl ag=0) & xx_fl ag

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src is an SNaN, the result is the half-precision representation of that SNaN converted to a QNaN.

Otherwise, if src is a QNaN, the result is the half-precision representation of that QNaN.

Otherwise, if src is an Infinity, the result is the half-precision representation of Infinity with the same sign as src.

Otherwise, if src is a Zero, the result is the half-precision representation of Zero with the same sign as src.

Otherwise, the result is the half-precision representation of src rounded to half-precision using the rounding mode specified by RN.

The result is zero-extended and placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in half-precision. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Special Registers Altered:

FPRF FR FI FX VXSNAN OX UX XX


Programming Note -

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xscvdphp



VSX Scalar Convert Double-Precision to **Quad-Precision format X-form**

VRT, VRB xscvdpqp

63	VRT	22	VRB	836	/
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

```
src ← bfp_CONVERT_FROM_BFP64(VSR[VRB+32].dword[0])
if src. class. SNaN then
   result \leftarrow bfp128_CONVERT_FROM_BFP(bfp_QUIET(src))
el se
   result \leftarrow bfp128_CONVERT_FROM_BFP(src)
vxsnan_flag \leftarrow src. class. SNaN
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
vex\_fl\ ag\ \leftarrow\ FPSCR.\ VE\ \&\ vxsnan\_fl\ ag
if vex_flag=0 then do
   VSR[VRT+32] \leftarrow result
   FPSCR. FPRF ← fprf_CLASS_BFP128(resul t)
FPSCR. FR \leftarrow 0
```

Let src be the floating-point value in doubleword 0 of VSR[VRB+32] represented element double-precision format.

src is placed into VSR[VRT+32] in quad-precision format.

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

FPRF is set to the class and sign of the result.

FR is set to 0. FI is set to 0.


FPSCR. FI \leftarrow 0

If a trap-enabled Invalid Operation exception occurs, VSR[XT] and FPRF are not modified.

Special Registers Altered:

```
FPRF FR (set to 0) FI (set to 0)
FX VXSNAN
```

VSR Data Layout for xscvdpqp



VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form

xscvdpsp XT,XB

60 T /// B 265 BXTX
0 6 11 16 21 30 31

if MSR.VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
       ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
       ← bfp_ROUND_TO_BFP32(FPSCR. RN, src)
result \leftarrow bfp32_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if xx_flag=1 then SetFX(FPSCR.XX)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
if vex_flag=0 then do
   VSR[32\times TX+T]. word[0] \leftarrow result
   VSR[32\times TX+T]. word[1] \leftarrow result
   VSR[32\times TX+T]. word[2] \leftarrow 0x0000\_0000
   VSR[32 \times TX + T]. word[3] \leftarrow 0x0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
```

```
Let XT be the value 32 \times TX + T.
Let XB be the value 32 \times BX + B.
```

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src is a SNaN, the result is src converted to a QNaN (i.e., bit 12 of src is set to 1). VXSNAN is set to 1.

Otherwise, if src is a QNaN, an Infinity, or a Zero, the result is src.

Otherwise, the result is src rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word elements 0 and 1 of VSR[XT] in single-precision format.

The contents of word elements 2 and 3 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.


See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN

VSR Data Layout for xscvdpsp

end



Programming Note

This instruction can be used to operate on a single-precision source operand.

- Programming Note

Previous versions of the architecture allowed the contents of words 1, 2, and 3 of the result register to be undefined, however, all processors that support this instruction write the result into both words 0 and 1 of the result register, as is required by this version of the architecture.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form

xscvdpspn XT,XB

60 T /// B 267 BXT.
0 6 11 16 21 303

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

 $\begin{array}{lll} VSR[32 \times TX + T]. \ word[0] \ \leftarrow \ result \\ VSR[32 \times TX + T]. \ word[1] \ \leftarrow \ result \\ VSR[32 \times TX + T]. \ word[2] \ \leftarrow \ 0x0000_0000 \\ VSR[32 \times TX + T]. \ word[3] \ \leftarrow \ 0x0000_0000 \\ \end{array}$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the single-precision floating-point value in doubleword element 0 of VSR[XB] represented in double-precision format.

src is placed into word elements 0 and 1 of VSR[XT] in single-precision format.

The contents of word elements 2 and 3 of VSR[XT] are set to 0.

Special Registers Altered

None

Programming Note

If x is not representable in single-precision, some exponent and/or significand bits will be discarded, likely producing undesirable results. The low-order 29 bits of the significand of x are discarded, more if the unbiased exponent of x is less than -126 (i.e., denormal). Finite values of x having an unbiased exponent less than -150 will return a result of Zero. Finite values of x having an unbiased exponent greater than +127 will result in discarding significant bits of the exponent. SNaN inputs having no significant bits in the upper 23 bits of the significand will return Infinity as the result. No status is set for any of these cases.

Programming Note

xscvdpsp should be used to convert a scalar double-precision value to vector single-precision format.

xscvdpspn should be used to convert a scalar single-precision value to vector single-precision format.

Programming Note

See the Programming Note for the *xscvdpsp* instruction.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xscvdpspn

src	VSR[XB].	dword[0]	unused	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	0x0000_0000_0000	
,	0	32	64 12	27

VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format XX2-form

xscvdpsxds XT,XB

60	Т	///	В	344	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
       ← bfp_ROUND_TO_I NTEGER_TRUNC(src)
result \leftarrow si 64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl aq ← vxsnan_fl aq | vxcvi_fl aq
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[1] \leftarrow result
   VSR[32\times TX+T]. dword[2] \leftarrow 0x0000 0000 0000 0000
   FPSCR. FPRF \leftarrow Obuuuuu
   FPSCR. FR ← inc_flag
  FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
```

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

end

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src is a NaN, the result is the value 0x8000_0000_0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 2^{63} -1, the result is $0x7FFF_FFFF_FFFF_FFFF$ and VXCVI is set to 1.

Otherwise, if the rounded value is less than -2^{63} , the result is $0x8000\ 0000\ 0000\ 0000$ and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit signed-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

If a trap-enabled invalid operation exception occurs,

- VSR[XT] and FPRF are not modified
- FR and FI are set to 0.

Otherwise.

- The result is placed into doubleword element 0 of VSR[XT]. The contents of doubleword element 1 of VSR[XT] are set to 0.
- FPRF is set to an undefined value.
- FR is set to indicate if the result was incremented when rounded.
- FI is set to indicate the result is inexact.

See Table 70.

Special Registers Altered

FPRF=ObUUUUU FR FI FX XX VXSNAN VXCVI

Programming Note -

This instruction can be used to operate on a single-precision source operand.


Programming Note

xscvdpsxds rounds using Round towards Zero rounding mode. For other rounding modes, software must use a *Round to Double-Precision Integer* instruction that corresponds to the desired rounding mode, including **xsrdpic** which uses the rounding mode specified by RN.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xscvdpsxds



		FPSCR.VE	FPSCR.XE	Inexact? (trunc(0b001, src) ≠ src)	Returned Results and Status Setting
	< N 1	0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fx(VXCVI)$
SIC S	≤ Nmi n-1	1	-	-	fr(0), fi(0), fx(VXCVI), error()
Nmi n. 1	. oro . Nmi n		0	yes	T(Nmin), fr(0), fi(1), fx(XX)
Nmi n- i	< src < Nmi n	-	1	yes	T(Nmin), $fr(0)$, $fi(1)$, $fx(XX)$, error()
Src	= Nmi n	-	-	no	T(Nmin), fr(0), fi(0)
			-	no	T(f2i (trunc(src))), fr(0), fi (0)
Nmi n <	src < Nmax	-	0	yes	T(f2i(trunc(src))), fr(0), fi(1), fx(XX)
			1	yes	T(f2i(trunc(src))), fr(0), fi(1), fx(XX), error()
src	= Nmax	-	-	no	T(Nmax), fr(0), fi (0) Note: This case cannot occur as Nmax is not representable in DP format but is included here for completeness.
			0	yes	T(Nmax), $fr(0)$, $fi(1)$, $fx(XX)$
Nmax < s	src < Nmax+1	-	1	yes	T(Nmax), $fr(0)$, $fi(1)$, $fx(XX)$, error()
	N. 4	0	-	-	T(Nmax), fr(0), fi(0), fx(VXCVI)
Src 2	≥ Nmax+1	1	-	-	fr(0), fi(0), fx(VXCVI), error()
	011.11	0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fx(VXCVI)$
SFC I	s a QNaN	1	-	-	fr(0), fi(0), fx(VXCVI), error()
		0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fx(VXCVI)$, $fx(VXSNAN)$
src i	s a SNaN	1	-	-	fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()
Explanation					
error()	ignore-exception	mod	de.		voked for the trap-enabled exception if MSR. FE0 and MSR. FE1 bits are set to any mode other than the
f2i (x)	The double-pred	ision	float	ting-p	oint integer value x is converted to 64-bit signed integer format.
fi (x) FPSCR. FI is set to the vi fr(x) FPSCR. FR is set to the vi			valu	e x.	
fx(x)	` '). FPSCR. x is set to 1.
Nmi n	•		_		ubleword value, -2 ⁶³ (0x8000_0000_0000_0000).
Nmax	The largest sign	ed in	tege	r dou	bleword value, 2 ⁶³ -1 (0x7FFF_FFFF_FFFF_FFFF).
src	The double-prec	ision	float	ting-p	point value in doubleword element 0 of VSR[XB].
trunc(x)	The double-pred	ision	float	ting-p	oint value x is truncated to a floating-point integer.
T(x) The signed integer doubleword value x is placed in doubleword element 0 of VSR[XT]. The contents of doubleword element 1 of VSR[XT] are set to 0.				word rd el	I value x is placed in doubleword element 0 of VSR[XT]. ement 1 of VSR[XT] are set to 0.

Table 70.Actions for xscvdpsxds

VSX Scalar Convert with round to zero Double-Precision to Signed Word format XX2-form

xscvdpsxws XT,XB Τ /// В 88

```
if MSR.VSX=0 then VSX_Unavailable()
reset_xfl ags()
        ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
        ← bfp_ROUND_TO_I NTEGER_TRUNC(src)
result \leftarrow si32_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32 \times TX + T]. word[0] \leftarrow result
   VSR[32\times TX+T]. word[1] \leftarrow result
   VSR[32\times TX+T]. word[2] \leftarrow 0x0000\_0000
   VSR[32 \times TX + T]. \, word[3] \, \leftarrow \, 0 \times 00000\_0000
   \mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flag
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src is a NaN, the result is the value 0x8000 0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 231-1, the result is 0x7FFF_FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than -231, the result is 0x8000_0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit signed-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

If a trap-enabled invalid operation exception occurs,

- VSR[XT] and FPRF are not modified
- FR and FI are set to 0.

Otherwise.

- The result is placed into word elements 0 and 1 of VSR[XT]. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- FPRF is set to an undefined value.
- FR is set to indicate if the result was incremented when rounded.
- FI is set to indicate the result is inexact.

See Table 71.

Special Registers Altered

FPRF=ObUUUUU FR FI FX XX VXSNAN VXCVI

Programming Note

Previous versions of the architecture allowed the contents of word 0 of the result register to be undefined. However, all processors that support this instruction write the result into words 0 and 1 of the result register, as is required by this version of the architecture.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

Programming Note

This instruction can be used to operate on a single-precision source operand.

Programming Note

xscvdpsxws rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xsrdpic which uses the rounding mode specified by RN.

VSR Data Layout for xscvdpsxws VSR[XB]. dword[0] unused src VSR[XT].word[0] tgt VSR[XT]. word[1] 0x0000_0000_0000_0000 32 127 Src) # src) Inexact? (trunc(0b001, FPSCR.VE FPSCR.XE **Returned Results and Status Setting** 0 T(Nmin), fr(0), fi(0), fx(VXCVI) $src \le Nmi n-1$ fr(0), fi(0), fx(VXCVI), error() T(Nmin), fr(0), fi(1), fx(XX)0 yes Nmi n-1 < src < Nmi n 1 yes T(Nmin), fr(0), fi(1), fx(XX), error() src = Nmi n no T(Nmin), fr(0), fi(0)T(f2i(trunc(src))), fr(0), fi(0) no Nmi n < src < Nmax 0 yes T(f2i(trunc(src))), fr(0), fi(1), fx(XX) 1 yes T(f2i(trunc(src))), fr(0), fi(1), fx(XX), error() src = NmaxT(Nmax), fr(0), fi(0) no 0 T(Nmax), fr(0), fi(1), fx(XX)yes Nmax < src < Nmax+1 1 yes T(Nmax), fr(0), fi(1), fx(XX), error()0 T(Nmax), fr(0), fi(0), fx(VXCVI) $src \ge Nmax+1$ fr(0), fi(0), fx(VXCVI), error() 0 T(Nmin), fr(0), fi(0), fx(VXCVI)src is a QNaN fr(0), fi(0), fx(VXCVI), error() fx(VXSNAN) 0 T(Nmin), fr(0), fi(0), fx(VXCVI), src is a SNaN fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()**Explanation:** error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the ignore-exception mode. The double-precision floating-point integer value x is converted to 32-bit signed integer format. f2i (x) fi(x) FPSCR. FI is set to the value x. fr(x)FPSCR. FR is set to the value x. FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1. fx(x)Nmi n The smallest signed integer word value, -2³¹ (0x8000_0000). The largest signed integer word value, 2³¹-1 (0x7FFF_FFFF). Nmax The double-precision floating-point value in doubleword element 0 of VSR[XB]. src trunc(x)The double-precision floating-point value x is truncated to a floating-point integer.

Table 71. Actions for xscvdpsxws

T(x)

The signed integer word value x is placed in word elements 0 and 1 of VSR[XT].

The contents of word elements 2 and 3 of VSR[XT] are set to 0.

VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form

xscvdpuxds XT,XB Τ 60 /// В 328

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
       ← bfp_ROUND_TO_I NTEGER_TRUNC(src)
result ← ui 64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[1] \leftarrow result
   VSR[32\times TX+T]. dword[2] \leftarrow 0x0000_0000_0000_0000
   \mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}
   FPSCR. FR ← inc_flag
  FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI \leftarrow 0b0
end
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src is a NaN, the result is the value 0x0000_0000_0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 264-1, the result is OxFFFF FFFF FFFF FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, the result is 0x0000 0000 0000 0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit unsigned-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

If a trap-enabled invalid operation exception occurs,

- VSR[XT] and FPRF are not modified
- FR and FI are set to 0.

Otherwise.

- The result is placed into doubleword element 0 of VSR[XT]. The contents of doubleword element 1 of VSR[XT] are set to 0.
- FPRF is set to an undefined value.
- FR is set to indicate if the result was incremented when rounded.
- FI is set to indicate the result is inexact.

See Table 72.

Special Registers Altered

FPRF=ObUUUUU FR FI FX XX VXSNAN VXCVI

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.


Programming Note

This instruction can be used to operate on a single-precision source operand.

- Programming Note

xscvdpuxds rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xsrdpic which uses the rounding mode specified by RN.

VSR Data Layout for xscvdpuxds



	FPSCR.VE	FPSCR.XE	Inexact? (trunc(0b001, src) ≠ src)	Returned Results and Status Setting	
src ≤ Nmi n-1	0	-	-	T(Nmin), fr(0), fi(0), fx(VXCVI)	
310 2 14111111	1	-	-	fr(0), fi(0), fx(VXCVI), error()	
Nmi n-1 < src < Nmi n	_	0	yes	T(Nmin), fr(0), fr(1), fx(XX)	
		1	yes	T(Nmin), fr(0), fr(1), fx(XX), error()	
src = Nmi n	-	-	no	T(Nmin), fr(0), fi(0)	
		-	no	T(f2i (trunc(src))), fr(0), fi (0)	
Nmi n < src < Nmax	-	0	yes	T(f2i (trunc(src))), fr(0), fr(1), fx(XX)	
		1	yes	T(f2i (trunc(src))), fr(0), fr(1), fx(XX), error()	
src = Nmax	-	-	no	T(Nmax), fr(0), fi (0) Note: This case cannot occur as Nmax is not representable in DP format but is included here for completeness.	
Nmax < src < Nmax+1	_	0	yes	T(Nmax), $fr(0)$, $fr(1)$, $fx(XX)$	
INIIIdX < SIC < INIIIdX+1		1	yes	T(Nmax), $fr(0)$, $fr(1)$, $fx(XX)$, $error()$	
src ≥ Nmax+1	0	-	-	T(Nmax), $fr(0)$, $fi(0)$, $fx(VXCVI)$	
SIC Z IVIIIDAT I	1	-	-	fr(0), fi(0), fx(VXCVI), error()	
src is a QNaN	0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fx(VXCVI)$	
SIC IS a QIVAIV	1	-	-	fr(0), fi(0), fx(VXCVI), error()	
src is a SNaN	0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fx(VXCVI)$, $fx(VXSNAN)$	
SIC IS a SIVAIN	1	-	-	fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()	
Explanation:					
			er is i	nvoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the	
			ting-r	point integer value x is converted to 64-bit unsigned integer format.	
fi (x) FPSCR. FI is set to			٠.		
fr(x) FPSCR. FR is set t	o the	valu	e x.		
fx(x) FPSCR. FX is set t	o 1 if	FPSC	R. x=0	D. FPSCR. x is set to 1.	
. ,	signe	ed int	eger	doubleword value, 0 (0x0000_0000_0000_0000).	
	0		•	oubleword value, 2 ⁶⁴ -1 (0xFFFF_FFFF_FFFF).	
=	-		_	point value in doubleword element 0 of VSR[XB].	
				point value x is truncated to a floating-point integer.	
T(x) The unsigned in	nsigned integer doubleword value x is placed in doubleword element 0 of VSR[XT]. ontents of doubleword element 1 of VSR[XT] are set to 0.				

Table 72. Actions for xscvdpuxds

VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format XX2-form

xscvdpuxws XT,XB

	60	Т	T ///		72		ΓΧ
0		6	11	16	21	30	31

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
        ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
        ← bfp_ROUND_TO_I NTEGER_TRUNC(src)
rnd
result \leftarrow ui 32_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32 \times TX + T]. word[0] \leftarrow result
   VSR[32\times TX+T]. word[1] \leftarrow result
   VSR[32\times TX+T]. word[2] \leftarrow 0x0000\_0000
   VSR[32 \times TX + T]. \, word[3] \, \leftarrow \, 0 \times 00000\_0000
   \mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flag
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src is a NaN, the result is the value 0x0000 0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 2³²-1, the result is OxFFFF_FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, the result is 0x0000_0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit unsigned-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

If a trap-enabled invalid operation exception occurs,

- VSR[XT] and FPRF are not modified
- FR and FI are set to 0.

Otherwise,

- The result is placed into word elements 0 and 1 of VSR[XT]. The contents of word elements 2 and 3 of VSR[XT] are set to 0.
- FPRF is set to an undefined value.
- FR is set to indicate if the result was incremented when rounded.
- FI is set to indicate the result is inexact.

See Table 73.

Special Registers Altered

FPRF=ObUUUUU FR FI FX XX VXSNAN VXCVI

Programming Note —

Previous versions of the architecture allowed the contents of word 0 of the result register to be undefined. However, all processors that support this instruction write the result into words 0 and 1 of the result register, as is required by this version of the architecture.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

Programming Note

This instruction can be used to operate on a single-precision source operand.

Programming Note

xscvdpuxws rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xsrdpic which uses the rounding mode specified by RN.

VSR Data Layout for xscvdpuxws VSR[XB]. dword[0] unused src tgt VSR[XT]. word[0] VSR[XT]. word[1] 0x0000_0000_0000_0000 32 127 Src # src) Inexact? (trunc(0b001, FPSCR.VE FPSCR.XE **Returned Results and Status Setting** 0 T(Nmin), fr(0), fi(0), fx(VXCVI) $src \leq Nmi n-1$ 1 fr(0), fi(0), fx(VXCVI), error() T(Nmin), fr(0), fi(1), fx(XX)yes Nmi n-1 < src < Nmi nT(Nmin), fr(0), fi(1), fx(XX), error() yes fr(0), src = Nmi n T(Nmi n), fi (0) no T(f2i(trunc(src))), fr(0), fi(0) no 0 yes T(f2i(trunc(src))), fr(0), fi(1), fx(XX) Nmi n < src < Nmax yes T(f2i(trunc(src))), fr(0), fi(1), fx(XX), error() 1 src = NmaxT(Nmax), fr(0), fi(0) no 0 yes T(Nmax), fr(0), fi(1), fx(XX)Nmax < src < Nmax+1 1 yes T(Nmax), fr(0), fi(1), fx(XX), error() 0 T(Nmax), fr(0), fi(0), fx(VXCVI) $src \ge Nmax+1$ fr(0), fi(0, fx(VXCVI), error() 1 T(Nmin), fr(0), fi(0), fx(VXCVI)0 src is a QNaN fr(0), fi(0), fx(VXCVI), error() T(Nmin), fr(0), fi(0), fx(VXCVI), fx(VXSNAN)src is a SNaN fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error() **Explanation:** error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the f2i(x) The double-precision floating-point integer value x is converted to 32-bit unsigned integer format. fi(x) FPSCR. FI is set to the value x. fr(x)FPSCR. FR is set to the value x. FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1. fx(x)Nmi n The smallest unsigned integer word value, 0 (0x0000_0000). The largest unsigned integer word value, 2³²-1 (0xFFFF_FFFF). Nmax The double-precision floating-point value in doubleword element 0 of VSR[XB]. trunc(x) The double-precision floating-point value x is truncated to a floating-point integer. T(x)The unsigned integer word value x is placed in word elements 0 and 1 of VSR[XT]. The contents of word elements 2 and 3 of VSR[XT] are set to 0.

Table 73. Actions for xscvdpuxws

VSX Scalar Convert Half-Precision to Double-Precision format XX2-form

xscvhpdp XT,XB т В 347 60 16

if MSR.VSX=0 then VSX_Unavailable()

reset_fl ags()

src \(bfp_CONVERT_FROM_BFP16(VSR[BX\times32\text{+B}].hword[3])

if src.class.SNaN=1 then result \leftarrow bfp64_CONVERT_FROM_BFP(bfp_QUIET(src)) el se result \leftarrow bfp64_CONVERT_FROM_BFP(src)

vxsnan_fl ag ← src. cl ass. SNaN if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN) $vex_flag \leftarrow FPSCR. VE \& vxsnan_flag$

if vex_flag=0 then do $VSR[TX\times32+T]$. dword[0] \leftarrow result $VSR[TX\times32+T]$. dword[1] \leftarrow 0x0000_0000_0000_0000 FPSCR. FPRF ← fprf_CLASS_BFP64(result) end

FPSCR. FR \leftarrow 0 FPSCR. FI \leftarrow 0

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the half-precision floating-point value in the rightmost halfword of doubleword element 0 of VSR[XB].

If src is an SNaN, the result is the double-precision representation of that SNaN converted to a QNaN.

Otherwise, if src is a QNaN, the result is the double-precision representation of that QNaN.

Otherwise, if src is an Infinity, the result is the double-precision representation of Infinity with the same sign as src.

Otherwise, if src is a Zero, the result is the double-precision representation of Zero with the same sign as src.

Otherwise, if src is a denormal value, the result is the normalized double-precision representation of src.

Otherwise, the result is the double-precision representation of src.

The result is placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in double-precision format.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified.

FR is set to 0. FI is set to 0.


Special Registers Altered:

FPRF FR (set to 0) FI (set to 0) FX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xscvhpdp



VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] X-form

xscvqpdp VRT,VRB (R0=0) xscvqpdpo VRT,VRB (R0=1)

63	VRT	20	VRB	836	R0
0	6	11	16	21	31

if MSR. VSX=0 then VSX Unavailable()

reset_xfl ags()

```
 \begin{array}{lll} \text{Src} & \leftarrow \text{bfp\_CONVERT\_FROM\_BFP128(VSR[VRB+32])} \\ \text{rnd} & \leftarrow \text{bfp\_ROUND\_T0\_BFP64(R0, FPSCR. RN, src)} \\ \text{resul } t & \leftarrow \text{bfp64\_CONVERT\_FROM\_BFP(rnd)} \\ \text{if } vxsnan\_fl ag=1 \text{ then } \text{SetFX(FPSCR. VXSNAN)} \\ \text{if } ox\_fl ag=1 \text{ then } \text{SetFX(FPSCR. UX)} \\ \text{if } ux\_fl ag=1 \text{ then } \text{SetFX(FPSCR. UX)} \\ \text{if } xx\_fl ag=1 \text{ then } \text{SetFX(FPSCR. XX)} \\ \text{vex\_fl ag} \leftarrow \text{FPSCR. VE } \& \text{vxsnan\_fl ag} \\ \text{if } vex\_fl ag=0 \text{ then } \text{do} \\ \text{VSR[VRT+32]. dword[0]} \leftarrow \text{resul } t \\ \text{VSR[VRT+32]. dword[1]} \leftarrow \text{0x0000\_0000\_0000\_0000} \\ \text{FPSCR. FPRF} \leftarrow \text{fprf\_CLASS\_BFP64(resul } t) \\ \text{end} \\ \text{FPSCR. FR} \leftarrow \text{(vxsnan\_fl ag=0)} \& \text{inc\_fl ag} \\ \end{array}
```

FPSCR. FI \leftarrow (vxsnan_flag=0) & xx_flag

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src is a Signalling NaN, the result is the Quiet NaN corresponding to the Signalling NaN, with the significand truncated to the rounding precision.

Otherwise, if src is a Quiet NaN, then the result is src with the significand truncated to double-precision.

Otherwise, if src is an Infinity or a Zero, the result is src.

Otherwise, do the following.

If src is *Tiny* (i.e., the unbiased exponent is less than -1022) and UE=0, the significand is shifted right N bits, where N is the difference between -1022 and the unbiased exponent of src. The exponent of src is set to the value -1022.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to double-precision (i.e., 11-bit exponent range and 53-bit significand precision) using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[VRT+32] in double-precision format. The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

FPRF is set to the class and sign of the result as represented in double-precision format. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.


If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN OX UX XX

VSR Data Layout for xscvqpdp[o]



VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format X-form

xscvqpsdz VRT,VRB

63	VRT	25	VRB	836	/
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

end

FPSCR. FR \leftarrow (vx_flag=0) & inc_flag FPSCR. Fl \leftarrow (vx_flag=0) & xx_flag

```
src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
if src.class.QNaN | src.class.SNaN then do
   result \leftarrow 0x8000_0000_0000_0000
   vxsnan_fl ag ← src. cl ass. SNaN
   vxcvi_flaq \leftarrow 1
end
else if src. class. Infinity then do
   vxcvi_flag ← 1
   if src. sign = 0 then
      result \leftarrow 0x7FFF_FFFF_FFFF
      result \leftarrow 0x8000_0000_0000_0000
end
else if src. class. Zero then
   result \leftarrow 0x0000_0000_0000_0000
el se do
   rnd \leftarrow bfp\_ROUND\_TO\_I \ NTEGER(0b001, src)
   if bfp_COMPARE_GT(rnd, +2^{63}-1) then do
      result ← 0x7FFF FFFF FFFF
      vxcvi_flag ← 1
   end
   else if bfp_COMPARE_LT(rnd, -2^{63}) then do
      result \leftarrow 0x8000_0000_0000_0000
      vxcvi_flag ← 1
   end
   el se do
      result ← si64_CONVERT_FROM_BFP(rnd)
      if xx_flag=1 then SetFX(FPSCR.XX)
   end
end
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
vx_flag \leftarrow vxsnan_flag \mid vxcvi_flag
ex_flag ← FPSCR. VE & vx_flag
if ex_flag=0 then do
   VSR[VRT+32]. dword[0] \leftarrow result
   VSR[VRT+32]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
```

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN and VXCVI are set to 1.

If src is a Quiet NaN or an Infinity, an Invalid Operation exception occurs and VXCVI is set to 1.

If src is a NaN, the result is 0x8000_0000_0000_0000.

Otherwise, if src is a Zero, the result is 0x0000_0000_0000_0000.

Otherwise, if src is +Infinity, the result is 0x7FFF_FFFF_FFFF_FFFF.

Otherwise, if src is -Infinity, the result is $0x8000_0000_0000_0000$.

Otherwise, do the following.

Let rnd be the value src truncated to a floating-point integer.

If rnd is greater than +2⁶³-1, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0x7FFF_FFFF_FFFF_FFFF.

Otherwise, if rnd is less than -2^{63} , an Invalid Operation exception occurs, VXCVI is set to 1, and the result is $0x8000_0000_0000_0000$.

Otherwise, the result is the value rnd, and an Inexact exception occurs if rnd is inexact (i.e., rnd is not equal to src).

The result is placed into doubleword element 0 of VSR[VRT+32] in signed integer format.

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

FPRF is set to undefined. FR is set to 0. FI is set to indicate if the rounded result is inexact.

If an Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

See Table 70, "Actions for xscvdpsxds," on page 696.

Special Registers Altered:

FPRF (undefined) FR FI FX VXSNAN VXCVI XX

src					VSR[VRB+32]
tgt		VSR[V	RT+3	321.	dword[0] 0x0000_0000_0000_0000
0					64
					Г
		FPSCR.VE	FPSCR.XE	<pre>lnexact?(trunc(0b001, src) ≠ src</pre>	Returned Results and Status Setting
sr	rc ≤ Nmin-1	0	-	-	T(Nmin), fr(0), fi(0), fprf(0bUUUU), fx(VXCVI) fr(0), fi(0), fx(VXCVI), error()
Nmin 1	< src < Nmin		0	yes	T(Nmin), $fr(0)$, $fi(1)$, $fprf(0bUUUUU)$, $fx(XX)$, $error()$
		-	1	yes	T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()
:	src = Nmin	-	-	no	T(Nmin), fr(0), fi(0), fprf(0buUUUU)
Nmi r	ı < src < Nmax	- -	0	no yes yes	T(f2i(trunc(src))), fr(0), fi(0), fprf(ObUUUUU) T(f2i(trunc(src))), fr(0), fi(1), fprf(ObUUUUU), fx(XX) T(f2i(trunc(src))), fr(0), fi(1), fprf(ObUUUUU), fx(XX), error()
	src = Nmax	-	-	no	T(Nmax), fr(0), fi(0), fprf(ObUUUUU)
Nmax <	src < Nmax+1	-	0	yes yes	T(Nmax), $fr(0)$, $fi(1)$, $fprf(0bUUUUU)$, $fx(XX)$ $T(Nmax)$, $fr(0)$, $fi(1)$, $fprf(0bUUUUU)$, $fx(XX)$, $error()$
src	≥ Nmax+1	0	ı	-	T(Nmax), fr(0), fi(0), fprf(ObUUUUU), fx(VXCVI)
310	E MINUX I I	1	-	-	fr(0), fi(0), fx(VXCVI), error()
S	rc is a QNaN	0	-	_	T(Nmin), fr(0), fi(0), fprf(0bUUUU), fx(VXCVI)
S	rc is a SNaN	0	-	-	fr(0), fi(0), fx(VXCVI), error() T(Nmin), fr(0), fi(0), fprf(0bUUUU), fx(VXCVI), fx(VXSNAN)
·			_	-	fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()
Explanation	Places the va VSR[VRT+32]. dword	[0] (- x -	get VSR. 0000_0000_0000
Nmi n					publeword value, -2 ⁶³ (0x8000_0000_0000].
Nmax	The largest s	igned in	tege	r dou	ubleword value, 2 ⁶³ -1 (0x7FFF_FFFF_FFFF_FFFF).
src	The quad-pre	ecision fl	oatir	ıg-po	pint value in VSR[VRB+32].
f2i (x)	The quad-pre	ecision fl	oatir	ıg-po	oint integer value x is converted to 64-bit signed integer format.
fi(x)	FPSCR. FI is so	et to the	valu	e x.	
fprf(x)	FPSCR. FPRF is	set to the	ne va	alue >	Х.
fr(x)	FPSCR. FR is se	et to the	valu	e x.	
fx(x)	FPSCR. FX is so	et to 1 if	FPSC	R. x=0	0. FPSCR. x is set to 1.
error()	The system ignore-excep			r is iı	nvoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than
trunc(x)	Return the au	uad-pred	isior	floa	ting-point value x truncated to a floating-point integer.

Table 74. Actions for xscvqpsdz

VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword X-form

VRT, VRB xscvqpsqz **VRT VRR** 836 63 if MSR. VSX=0 then VSX Unavailable() reset_xfl ags() src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32]) if src.class.QNaN=1 | src.class.SNaN=1 then do result \leftarrow 0x8000_0000_0000_0000_0000_0000_0000 vxsnan_fl ag ← src. cl ass. SNaN vxcvi_flag ← 1 end else if src. class. Infinity=1 then do vxcvi_fl ag ← 1 if src. sign = 0 then resul t ← 0x7FFF_FFFF_FFFF_FFFF_FFFF_FFFF result \leftarrow 0x8000_0000_0000_0000_0000_0000_0000 end else if src. class. Zero=1 then result \leftarrow 0x0000 0000 0000 0000 0000 0000 $rnd \leftarrow bfp_ROUND_TO_INTEGER(0b001, src)$ if bfp_COMPARE_GT(rnd, +2¹²⁷-1) then do result ← 0x7FFF FFFF FFFF FFFF FFFF FFFF FFFF vxcvi flag ← 1 else if $bfp_COMPARE_LT(rnd, -2^{127})$ then do result ← 0x8000_0000_0000_0000_0000_0000_0000 vxcvi_fl aq ← 1 end el se do result ← si128_CONVERT_FROM_BFP(rnd) if xx_flag=1 then SetFX(FPSCR.XX) end end if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxcvi_flag=1 then SetFX(FPSCR.VXCVI) vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag $ex_flag \, \leftarrow \, FPSCR. \, VE \, \, \& \, \, vx_flag$ if ex_flag=0 then do VSR[VRT+32] ← result $\mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}$

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN and VXCVI are set to 1.

If src is a Quiet NaN or an Infinity, an Invalid Operation exception occurs and VXCVI is set to 1.

If src is a NaN, the result is -2127.

Otherwise, if src is a Zero, the result is 0.

Otherwise, if src is +Infinity, the result is 2¹²⁷-1.

Otherwise, if src is -Infinity, the result is -2¹²⁷.

Otherwise, do the following.

Let rnd be the value src truncated to a floating-point integer.

If rnd is greater than $\pm 2^{127}$ -1, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 2^{127} .

Otherwise, if rnd is less than -2^{127} , an Invalid Operation exception occurs, VXCVI is set to 1, and the result is -2^{127} .

Otherwise, the result is the value rnd, and an Inexact exception occurs if rnd is inexact (i.e., rnd is not equal to src).

The result is placed into doubleword element 0 of VSR[VRT+32] in signed integer format.

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

FPRF is set to undefined. FR is set to 0. FI is set to indicate if the rounded result is inexact.

If an Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

See Table 75, "Actions for xscvqpsqz," on page 708.


Special Registers Altered:

FPRF (undefined) FR (set to 0) FI FX VXSNAN VXCVI XX

VSR Data Layout for xscvqpsqz

FPSCR. FR \leftarrow (vx_flag=0) & inc_flag

FPSCR. FI \leftarrow (vx_flag=0) & xx_flag



	FPSCR.VE	FPSCR.XE	lnexact? (trunc(0b001, src) ≠ src)	Returned Results and Status Setting	
src ≤ Nmi	n-1 0	_	-	T(Nmin), fr(0), fi(0), fprf(ObUUUUU), fx(VXCVI)	
0.0 2 11111	1		-	fr(0), fi(0), fx(VXCVI), error()	
Nmin-1 < src <		0	yes	T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()	
	-	1	yes	T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()	
src = Nm		-	no	T(Nmin), fr(0), fi(0), fprf(0bUUUUU)	
	_		no	T(f2i(trunc(src))), fr(0), fi(0), fprf(ObUUUUU)	
Nmin < src		0	yes	T(f2i (trunc(src))), fr(0), fi (1), fprf(0bUUUUU), fx(XX)	
	-	1	yes	T(f2i(trunc(src))), fr(0), fi(1), fprf(ObUUUUU), fx(XX), error()	
src = Nm	1	-	no	T(Nmax), fr(0), fi(0), fprf(0bUUUUU)	
Nmax < src < N	max+1	0	yes	T(Nmax), fr(0), fi(1), fprf(0bUUUUU), fx(XX)	
	_	1	yes	T(Nmax), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()	
src ≥ Nmax÷	-1	-	-	T(Nmax), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI)	
	1	-	-	fr(0), fi(0), fx(VXCVI), error()	
src is a QI	NaN 0	-	-	T(Nmin), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI)	
	1	-	-	fr(0), fi(0), fx(VXCVI), error()	
src is a Si	VaN 0	-	-	T(Nmin), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI), fx(VXSNAN)	
	1	-	-	fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()	
Explanation:					
• •	laces the value x in				
	_			oubleword value, -2 ¹²⁷ (0x8000_0000_0000_0000_0000_0000_0000).	
		•		bleword value, 2 ¹²⁷ -1 (0x7FFF_FFFF_FFFF_FFFF_FFFF_FFFF_FFFF).	
				int value in VSR[VRB+32].	
• •	The quad-precision floating-point integer value x is converted to 128-bit signed integer format.				
, ,	FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.				
. ,	PSCR. FI is set to the				
()	PSCR. FR is set to the				
1 ()	PSCR. FPRF is set to				
	he system error h nore-exception mo		r is ii	nvoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the	
trunc(x) R	eturn the floating-p	point v	value	x truncated to a floating-point integer.	

Table 75. Actions for xscvqpsqz

VSX Scalar Convert with round to zero Quad-Precision to Signed Word format X-form

VRT, VRB xscvqpswz

63	VRT	9	VRB	836	/
0	6	11	16	21	31

```
if MSR. VSX=0 then VSX Unavailable()
```

```
reset_xfl ags()
```

```
src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
```

```
if src.class.QNaN=1 | src.class.SNaN=1 then do
   result \leftarrow 0xFFFF_FFFF_8000_0000
   vxsnan\_fl\ ag\ \leftarrow\ src.\ cl\ ass.\ SNaN
   vxcvi_flag \leftarrow 1
end
else if src.class.Infinity=1 then do
   vxcvi_fl ag ← 1
   if src. sign=0 then
      result \leftarrow 0x0000_0000_7FFF_FFFF
       result \leftarrow 0xFFFF_FFFF_8000_0000
end
else if src. class. Zero=1 then
   result ← 0x0000 0000 0000 0000
   rnd \leftarrow bfp_ROUND_TO_INTEGER(0b001, src)
   if bfp_COMPARE_GT(rnd, +2<sup>31</sup>-1) then do
      result \leftarrow 0x0000_0000_7FFF_FFFF
      vxcvi flag ← 1
   else if bfp_COMPARE_LT(rnd, -2^{31}) then do
      result \leftarrow 0xFFFF\_FFFF\_8000\_0000
      vxcvi_fl ag ← 1
   end
   el se do
       result \leftarrow si64_CONVERT_FROM_BFP(rnd)
      if xx_flag=1 then SetFX(FPSCR.XX)
   end
end
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
```

vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag ex_flag ← FPSCR. VE & vx_flag

VSR[VRT+32]. dword[0] \leftarrow result

FPSCR. FI \leftarrow (vx_flag=0) & xx_flag

 $VSR[VRT+32]. dword[1] \leftarrow 0x0000_0000_0000_0000$

if ex_flag=0 then do

end

FPSCR. FR \leftarrow 0

 $\mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}$

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN and VXCVI are set to 1.

If src is a Quiet NaN or an Infinity, an Invalid Operation exception occurs and VXCVI is set to 1.

If src is a NaN, the result is 0xFFFF_FFFF_8000_0000.

Otherwise, if src is a Zero, the result is 0x0000_0000_0000_0000.

Otherwise, if src is a +Infinity, the result is 0x0000 0000 7FFF FFFF.

Otherwise, if src is a -Infinity, the result is 0xFFFF_FFFF_8000_0000.

Otherwise, do the following.

Let rnd be the value src truncated to a floating-point integer.

If rnd is greater than +2³¹-1, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0x0000_0000_7FFF_FFFF.

Otherwise, if rnd is less than -231, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0xFFFF_FFFF_8000_0000.

Otherwise, the result is the value rnd, and an Inexact exception occurs if rnd is inexact (i.e., rnd is not equal to src).

The result is placed into doubleword element 0 of VSR[VRT+32] in signed integer format.

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

FPRF is set to undefined. FR is set to 0. FI is set to indicate if the rounded result is inexact.

If an Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

See Table 76, "Actions for xscvqpswz," on page 710.

Special Registers Altered:

FPRF (undefined) FR (set to 0) FI FX VXSNAN VXCVI XX




Table 76. Actions for xscvqpswz

VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format X-form

xscvqpudz VRT, VRB

63	VRT	17	VRB	836	/
0	6	11	16	21	31

```
if MSR. VSX=0 then VSX_Unavailable()
reset_xfl ags()
src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
if src.class.QNaN=1 | src.class.SNaN=1 then do
  result \leftarrow 0x0000_0000_0000_0000
   vxsnan_fl ag ← src. cl ass. SNaN
   vxcvi_flaq \leftarrow 1
end
else if src.class.Infinity=1 then do
   vxcvi_flag ← 1
  if src.sign=0 then
      result \leftarrow 0xFFFF_FFFF_FFFF
      result \leftarrow 0x0000_0000_0000_0000
end
else if src.class.Zero then result ← 0x0000 0000 0000 0000
   rnd \leftarrow bfp\_ROUND\_TO\_I NTEGER(0b001, src)
   if bfp\_COMPARE\_GT(rnd, +2^{64}-1) then do
      result \leftarrow 0xFFFF_FFFF_FFFF
      vxcvi flag ← 1
   else if bfp_COMPARE_LT(rnd, 0) then do
      result \leftarrow 0x0000_0000_0000_0000
      vxcvi_fl ag ← 1
   end
   el se do
      resul t ← ui 64_CONVERT_FROM_BFP(rnd)
      if xx_flag=1 then SetFX(FPSCR.XX)
   end
end
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
```

```
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
```

vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag

```
ex_flag ← FPSCR. VE & vx_flag
if ex_flag=0 then do
    VSR[VRT+32]. dword[0] \leftarrow result
    VSR[VRT+32]. dword[1] \leftarrow 0x0000_0000_0000_0000
    \mathsf{FPSCR}.\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}
end
```

FPSCR. FR \leftarrow (vx_flag=0) & inc_flag FPSCR. FI \leftarrow (vx_flag=0) & xx_flag

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN and VXCVI are set to 1.

If src is a Quiet NaN or an Infinity, an Invalid Operation exception occurs and VXCVI is set to 1.

If src is a NaN, the result is 0x0000_0000_0000_0000.

Otherwise, if src is a Zero, the result is 0x0000_0000_0000_0000.

Otherwise, if src is a positive Infinity, the result is OXFFFF FFFF FFFF.

Otherwise, if src is a negative Infinity, the result is 0x0000 0000 0000 0000.

Otherwise, do the following.

Let rnd be the value src truncated to a floating-point integer.

If rnd is greater than +2⁶⁴-1, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0xFFFF_FFFF_FFFF.

Otherwise, if rnd is less than 0, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0x0000_0000_0000_0000.

Otherwise, the result is the value rnd, and an Inexact exception occurs if rnd is inexact (i.e., rnd is not equal to src).

The result is placed into doubleword element 0 of VSR[VRT+32] in unsigned integer format.

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

FPRF is set to undefined. FR is set to 0. FI is set to indicate if the rounded result is inexact.

If an Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

See Table 77, "Actions for xscvqpudz," on page 712.

Special Registers Altered:

FPRF (undefined) FR (set to 0) FI FX VXSNAN VXCVI XX

src					VSR[V	RB+32]	
tgt		VSR[V	RT+	32].	dword[0]	0x0000_0000_0000	
0						64	
		FPSCR.VE	FPSCR.XE	Inexact? (trunc(0b001, src) # src)	Returned Results and St	atus Setting	
src	≤ Nmin-1	0	-	-	T(Nmin), fr(0), fi(0), fprf(
		1	-	-	. , , , , , , , , , , , , , , , , , , ,	or()	
Nmi n-1 <	src < Nmin	+	1	yes	, ,, ,, ,, ,	OBUUUUU), fx(XX), error() OBUUUUU), fx(XX), error()	
sr	c = Nmin	+-	<u> </u>	no	, ,, ,, ,, ,	0bUUUUU)	
		T -	-	no	T(f2i(trunc(src))), fr(0), f		
Nmi n <	Nmin < src < Nmax		0	yes	T(f2i (trunc(src))), fr(0), f	·	
		_	1	yes	, , , , , , , , , , , , , , , , , , , ,	Fi(1), fprf(ObUUUUU), fx(XX), error()	
sr	c = Nmax	-	-	no		OBUUUUU)	
Many	Manage 1	-	0	yes	T(Nmax), fr(0), fi(1), fprf(ObUUUUU), fx(XX)	
Nmax < St	rc < Nmax+1	-	1	yes	T(Nmax), fr(0), fi(1), fprf(ObUUUUU), fx(XX), error()	
oro \	. Nmov . 1	0	-	-	T(Nmax), fr(0), fi(0), fprf(ObUUUUU), fx(VXCVI)	
SIC 2	: Nmax+1	1	-	-	fr(0), fi(0), fx(VXCVI), err	ror()	
cro	c is a QNaN	0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fprf($	ObUUUUU), fx(VXCVI)	
31 (. is a Qivaiv	1	-	-	fr(0), fi(0), fx(VXCVI), err	ror()	
sro	c is a SNaN	0	-	-		ObUUUUU), fx(VXCVI), fx(VXSNAN)	
31 (o lo u ortari	1	-	-	fr(0), fi(0), fx(VXCVI), fx((VXSNAN), error()	
Explanation	Places the va VSR[VRT+32] VSR[VRT+32]	. dword . dword	[0] [1]	⊢ x ⊢ 0x0	000_0000_0000_0000		
Nmi n		-		-	doubleword value, 0 (0x0000_00		
Nmax	ū	•		•	oubleword value, 2 ⁶⁴ -1 (0xFFFF)	_FFFF_FFFF_FFFF).	
STC				٠.	int value in VSR[VRB+32].		
f2i (x)					=	to 64-bit unsigned integer format.	
fx(x)					O. FPSCR. x is set to 1.		
fi (x)	FPSCR. FI is se						
fr(x)	FPSCR. FR is se						
fprf(x)	FPSCR. FPRF is					ention if NCD EEO and NCD EE1 are get to any made attached	on the
error()	ignore-except	ion mo	de.		·	eption if MSR. FE0 and MSR. FE1 are set to any mode other th	an ine
trunc(x)	Return the qu	ad-pred	cisior	n floa	ting-point value x truncated to a	floating-point integer.	

Table 77. Actions for xscvqpudz

VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword X-form

VRT, VRB

xscvqpuqz **VRT** 0 **VRB** 836 63

```
if MSR. VSX=0 then VSypX_Unavailable()
```

```
reset_xfl ags()
```

```
src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
if src. class. QNaN=1 | src. class. SNaN=1 then do
   result \leftarrow 0x0000\_0000\_0000\_0000\_0000\_0000\_0000
   vxsnan_fl ag ← src. cl ass. SNaN
   vxcvi_flaq ← 1
end
else if src.class.Infinity=1 then do
   vxcvi_flag ← 1
   if src.sign=0 then
      result \leftarrow 0xFFFF_FFFF_FFFF_FFFF_FFFF
      result \leftarrow 0x0000_0000_0000_0000_0000_0000_0000
else if src.class.Zero=1 then
   result \leftarrow 0x0000_0000_0000_0000_0000_0000_0000
el se do
   rnd ← bfp_ROUND_TO_I NTEGER(0b001, src)
   if bfp COMPARE GT(rnd. +2^{128}-1) then do
      result \leftarrow 0xFFFF FFFF FFFF FFFF FFFF FFFF
      vxcvi_flag ← 1
   end
   else if bfp_COMPARE_LT(rnd, 0) then do
      result \leftarrow 0x0000_0000_0000_0000_0000_0000_0000
      vxcvi_flag ← 1
   end
   el se do
      result ← si128_CONVERT_FROM_BFP(rnd)
      if xx_flag=1 then SetFX(FPSCR.XX)
end
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR. VXCVI)
```

```
FPSCR.FR ← (vx flag=0) & inc flag
FPSCR. FI \leftarrow (vx_fl ag=0) & xx_fl ag
```

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN and VXCVI are set to 1.

If src is a Quiet NaN or an Infinity, an Invalid Operation exception occurs and VXCVI is set to 1.

If src is a NaN, the result is 0.

```
Otherwise, if src is a Zero, the result is 0.
Otherwise, if src is +Infinity, the result is 2<sup>128</sup>-1.
Otherwise, if src is -Infinity, the result is 0.
```

Otherwise, do the following.

Let rnd be the value src truncated to a floating-point integer.

If rnd is greater than +2¹²⁸-1, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is $+2^{128}-1$.

Otherwise, if rnd is less than 0, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0.

Otherwise, the result is the value rnd, and an Inexact exception occurs if rnd is inexact (i.e., rnd is not equal to src).

The result is placed into VSR[VRT+32] in unsigned integer format.

FPRF is set to undefined. FR is set to 0. FI is set to indicate if the rounded result is inexact.

If an Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

See Table 77, "Actions for xscvgpudz," on page 712.

Special Registers Altered:

```
FPRF (undefined) FR (set to 0) FI
FX VXSNAN VXCVI XX
```

VSR Data Layout for xscvqpuqz

vx_fl ag ← vxsnan_fl ag | vxcvi_fl ag ex_flag ← FPSCR. VE & vx_flag

if ex_flag=0 then do

end

 $VSR[VRT+32] \leftarrow result$

 $\mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}$

```
VSR[VRB+32]
src
                                                    VSR[VRT+32]
tgt
```

		FPSCR.VE	FPSCR.XE	<pre>lnexact?(trunc(0b001, src) # src)</pre>	Returned Results and Status Setting
src	≤ Nmin-1	0	_	-	T(Nmin), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI)
		1	-	-	fr(0), fi(0), fx(VXCVI), error()
Nmi n-1 <	src < Nmin	-	0	yes	T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()
	Mat a	-	1	yes	T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()
Sr	c = Nmi n	-	-	no	T(Nmin), fr(0), fi(0), fprf(0bUUUUU)
Nmin < src < Nmax		-	0	no ves	T(f2i (trunc(src))), fr(0), fi (0), fprf(0bUUUUU) T(f2i (trunc(src))), fr(0), fi (1), fprf(0bUUUUU) T(f2i (trunc(src))), fr(0), fi (1), fprf(0bUUUUU), fv(VY)
INIIII II <	SIC SINIIAX	<u> </u>	1	ves	T(f2i(trunc(src))), fr(0), fi(1), fprf(ObUUUUU), fx(XX) T(f2i(trunc(src))), fr(0), fi(1), fprf(ObUUUUU), fx(XX), error()
çr	c = Nmax	-	-	no	T(Nmax), fr(0), fi(0), fprf(0bUUUUU)
31	C - Milax	-	0	yes	T(Nmax), fr(0), fi (1), fprf(0bUUUUU), fx(XX)
Nmax < sr	rc < Nmax+1	-	1	ves	T(Nmax), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()
		0	<u> </u>	-	T(Nmax), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI)
src ≥	: Nmax+1	1	-	-	fr(0), fi(0), fx(VXCVI), error()
	i's a ON-N	0	-	-	T(Nmin), $fr(0)$, $fi(0)$, $fprf(0bUUUUU)$, $fx(VXCVI)$
sro	c is a QNaN	1	-	-	fr(0), fi(0), fx(VXCVI), error()
	is a CNISNI	0	-	-	T(Nmin), fr(0), fi(0), fprf(ObUUUUU), fx(VXCVI), fx(VXSNAN)
SFC	c is a SNaN	1	-	-	fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()
Explanation	າ:				
T(x)	Places the value	x int	to the	e tar	get VSR.
Nmi n	The smallest un	signe	ed int	eger	doubleword value, 0 (0x0000_0000_0000_0000_0000_0000_0000
Nmax	The largest unsi	gned	inte	ger d	oubleword value, 2 ¹²⁸ -1 (0xffff_ffff_ffff_ffff_ffff_ffff_ffff).
src The quad-precision floating-point value in VSI			oatir	ıg-po	int value in VSR[VRB+32].
f2i (x)	The quad-precision floating-point integer value x is converted to 128-bit unsigned integer format.				
fx(x) FPSCR. FX is set to 1 if FPSC			FPSC	R. x=	O. FPSCR. x is set to 1.
fi(x)	FPSCR. FI is set to	o the	valu	e x.	
fr(x)	FPSCR. FR is set to	o the	valu	e x.	
fprf(x)	FPSCR. FPRF is se	t to tl	ne va	alue >	ι .
error()	The system error ignore-exception			is in	voked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the
trunc(x) Return the floating-point value x truncated to a floating-point integer.				alue	x truncated to a floating-point integer.

Table 78. Actions for xscvqpuqz

VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format X-form

xscvqpuwz VRT,VRB

63	VRT	1	VRB	836	/
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
```

```
src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
if src.class.QNaN=1 | src.class.SNaN=1 then do
   result \leftarrow 0x0000_0000
   vxsnan_fl ag ← src. cl ass. SNaN
   vxcvi_flaq \leftarrow 1
end
else if src.class.Infinity=1 then do
   vxcvi_flag ← 1
  if src.sign=0 then
      result \leftarrow 0x0000_0000_FFFF_FFFF
      result \leftarrow 0x0000_0000_0000_0000
end
else if src. class. Zero=1 then
   result \leftarrow 0x0000_0000
el se do
   rnd ← bfp_ROUND_TO_I NTEGER(0b001, src)
  if bfp_COMPARE_GT(rnd, +2^{32}-1) then do
      result ← 0x0000 0000 FFFF FFFF
      vxcvi_flag ← 1
   end
   else if bfp_COMPARE_LT(rnd, bfp_ZERO) then do
      result \leftarrow 0x0000_0000_0000_0000
      vxcvi_flag ← 1
   end
   el se do
      result ← ui 64_CONVERT_FROM_BFP(rnd)
      if xx_flag=1 then SetFX(FPSCR.XX)
  end
end
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR. VXCVI)
vx_flag \leftarrow vxsnan_flag \mid vxcvi_flag
```

ex_flag ← FPSCR. VE & vx_flag

 $\mathsf{FPSCR}.\,\,\mathsf{FPRF}\,\leftarrow\,\mathsf{ObUUUUU}$

VSR[VRT+32]. dword[0] \leftarrow result

FPSCR. FR \leftarrow (vx_flag=0) & inc_flag

FPSCR. FI \leftarrow (vx_flag=0) & xx_flag

VSR[VRT+32]. dword[1] $\leftarrow 0x0000_0000_0000_0000$

if ex_flag=0 then do

Let src be the quad-precision floating-point value in VSR[VRB+32].

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN and VXCVI are set to 1.

If src is a Quiet NaN or an Infinity, an Invalid Operation exception occurs and VXCVI is set to 1.

If src is a NaN, the result is 0x0000_0000_0000_0000.

Otherwise, if src is a Zero, the result is 0x0000_0000_00000_0000.

Otherwise, if src is a positive Infinity, the result is 0x0000 0000 FFFF FFFF.

Otherwise, do the following.

Let rnd be the value src truncated to a floating-point integer.

If rnd is greater than $+2^{32}$ -1, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is $0x0000_0000_FFFF_FFFF$.

Otherwise, if rnd is less than 0, an Invalid Operation exception occurs, VXCVI is set to 1, and the result is 0x0000_0000_0000_0000.

Otherwise, the result is the value rnd, and an Inexact exception occurs if rnd is inexact (i.e., rnd is not equal to src).

The result is placed into doubleword element 0 of VSR[VRT+32] in unsigned integer format.

The contents of doubleword element 1 of VSR[VRT+32] are set to 0.

FPRF is set to undefined. FR is set to 0. FI is set to indicate if the rounded result is inexact.

If an Invalid Operation exception occurs, $\ensuremath{\mathsf{FR}}$ and $\ensuremath{\mathsf{FI}}$ are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

See Table 79, "Actions for xscvqpuwz," on page 716.

Special Registers Altered:

FPRF (undefined) FR (set to 0) FI FX VXSNAN VXCVI XX

src	VSR[VRB+32]						
tgt	VSR[VRT+32].dword[0]				dword[0] 0x0000_0000_0000		
0					64		
		FPSCR.VE	FPSCR.XE	<pre>lnexact?(trunc(0b001, src) # src)</pre>	Returned Results and Status Setting		
src	≤ Nmin-1	0	-	-	T(Nmin), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI) fr(0), fi(0), fx(VXCVI), error()		
Nmi n-1 <	src < Nmi n	-	0	yes	T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error() T(Nmin), fr(0), fi(1), fprf(0bUUUUU), fx(XX), error()		
sr	c = Nmi n	-	-	no	T(Nmin), fr(0), fi(0), fprf(0bUUUUU)		
Nmi n	< src < Nmax	-	0	no yes yes	T(f2i (trunc(src))), fr(0), fi (0), fprf(0bUUUUU) T(f2i (trunc(src))), fr(0), fi (1), fprf(0bUUUUU), fx(XX) T(f2i (trunc(src))), fr(0), fi (1), fprf(0bUUUUU), fx(XX), error()		
src = Nmax		-	-	no	T(Nmax), fr(0), fi(0), fprf(0bUUUUU)		
Nmax < si	rc < Nmax+1	-	0	yes yes	T(Nmax), $fr(0)$, $fi(1)$, $fprf(0bUUUUU)$, $fx(XX)T(Nmax)$, $fr(0)$, $fi(1)$, $fprf(0bUUUUU)$, $fx(XX)$, $error()$		
src ≥	Nmax+1	1	-	-	T(Nmax), $fr(0)$, $fi(0)$, $fprf(0bUUUUU)$, $fx(VXCVI)fr(0)$, $fi(0)$, $fx(VXCVI)$, $error()$		
sro	c is a QNaN	1	-	-	T(Nmin), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI) fr(0), fi(0), fx(VXCVI), error()		
sro	c is a SNaN	0		-	T(Nmin), fr(0), fi(0), fprf(0bUUUUU), fx(VXCVI), fx(VXSNAN) fr(0), fi(0), fx(VXCVI), fx(VXSNAN), error()		
xplanation T(x) Nmi n Nmax src	Places the valu VSR[VRT+32]. VSR[VRT+32]. The smallest ur The largest uns	dword dword nsigne igned	[0] ([1] (ed inte	⊢ x ⊢ 0x0 teger gerw	get VSR. 0000_0000_0000_0000 word value, 0 (0x0000_0000_0000_0000). word value, 2 ³² -1 (0x0000_0000_FFFF_FFFF).		
f2i (x) fx(x) fi (x)	The quad-precision floating-point value in VSR[VRB+32]. The quad-precision floating-point integer value x is converted to 32-bit unsigned integer format. FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1. FPSCR. FI is set to the value x.						
<pre>fr(x) fprf(x) error()</pre>		et to ti or har	he va ndler	alue >	c. voked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other the	nan the	
	ignore-exceptio	n mo	de.				

Table 79. Actions for xscvqpuwz

VSX Scalar Convert Single-Precision to Double-Precision format XX2-form

XT,XB xscvspdp 60 /// В 329

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src ← bfp CONVERT FROM BFP32(VSR[32×BX+B].word[0])
vxsnan_fl ag ← src. cl ass. SNaN
result ← bfp64_CONVERT_FROM_BFP(src)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
vex_flag ← FPSCR. VE & vxsnan_flag
FPSCR. FR \leftarrow 0b0
FPSCR. FI ← 0b0
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000 0000 0000 0000
   FPSCR.FPRF ← fprf_CLASS_BFP64(result)
end
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the single-precision floating-point value in word element 0 of VSR[XB].

If src is a SNaN, the result is src, converted to a QNaN (i.e., bit 9 of src set to 1). VXSNAN is set to 1.

Otherwise, the result is src.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.


FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

If a trap-enabled invalid operation exception occurs, VSR[XT] is not modified, FPRF is not modified, FR is set to 0, and FI is set to 0.

Special Registers Altered

FPRF FR=0b0 FI = 0b0 FX VXSNAN

VSR Data Layout for xscvspdp



Programming Note

xscvspdp can be used to convert single-precision value in single-precision format to double-precision format for use by Floating-Point scalar single-precision operations.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling XX2-form

xscvspdpn XT,XB

60	Т	///	В	331	вхтх
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl aqs()

```
src \leftarrow bfp_CONVERT_FROM_BFP32(VSR[32\timesBX+B].word[0])
result ← bfp64_CONVERT_FROM_BFP(src)
VSR[32\times TX+T]. dword[0] \leftarrow result
VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the single-precision floating-point value in word element 0 of VSR[XB].

src is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

Programming Note

xscvspdp should be used to convert a vector single-precision floating-point value to scalar double-precision format.

xscvspdpn should be used to convert a vector single-precision floating-point value to scalar single-precision format.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xscvspdpn

src	VSR[XB].word[0]	unused	unused
tgt	VSR[XT].	dword[0]	0x0000_0000_0000
	0	32	64 127

VSX Scalar Convert with round Signed Quadword to Quad-Precision X-form

VRT, VRB xscvsqqp

63	VRT	11	VRB	836	/
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

src ← bfp_CONVERT_FROM_SI 128(VSR[VRB+32]) rnd \leftarrow bfp_ROUND_TO_BFP128(0, FPSCR. RN, src) resul t ← bfp128_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(XX)

 $VSR[VRT+32] \leftarrow result$

FPSCR.FPRF ← fprf_CLASS_BFP128(result)

FPSCR. FR \leftarrow inc_flag FPSCR. Fl \leftarrow xx_flag

Let src be the 128-bit signed integer value in VSR[VRB+32].

src is converted to an unbounded-precision floating-point value and rounded to quad-precision using the rounding mode specified by RN.


The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

Special Registers Altered:

FPRF FR FI FX XX

VSR Data Layout for xscvsqqp



VSX Scalar Convert with round Signed Doubleword to Double-Precision format XX2-form

xscvsxddp XT,XB 60 T /// B 376 BXT 0 6 11 16 21 303

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src ← bfp_CONVERT_FROM_SI64(VSR[32×BX+B].dword[0])
rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR.RN, v)
result ← bfp64_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

VSR[32×TX+T].dword[0] ← result
VSR[32×TX+T].dword[1] ← 0x0000_0000_0000_0000

FPSCR.FPRF ← fprf_CLASS_BFP64(result)
FPSCR.FR ← inc_flag
FPSCR.FI ← xx_flag
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the signed integer value in doubleword element 0 of VSR[XB].

src is converted to an unbounded-precision floating-point value and rounded to double-precision using the rounding mode specified by RN.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.


The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

Special Registers Altered

FPRF FR FI FX XX

VSR Data Layout for xscvsxddp



Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Convert with round Signed Doubleword to Single-Precision format XX2-form

xscvsxdsp XT,XB Т 312 60 /// В

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_SI 64(VSR[32×BX+B].dword[0])
         ← bfp_ROUND_TO_BFP32(FPSCR. RN, v)
result32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
```

if xx_flag=1 then SetFX(FPSCR.XX)

```
VSR[32\times TX+T]. dword[0] \leftarrow result64
VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000
FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
FPSCR. FR ← inc_flag
FPSCR. FI ← xx_fl ag
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the two's-complement integer value in doubleword element 0 of VSR[XB].

src is converted to floating-point format, and rounded to single-precision using the rounding mode specified by RN.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.


The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

Special Registers Altered

FPRF FR FI FX XX

VSR Data Layout for xscvsxdsp



Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Convert Signed Doubleword to Quad-Precision format X-form

xscvsdqp VRT,VRB 63 VRT 10 VRB 836 / 11 16 21 31

if MSR.VSX=0 then VSX_Unavailable()

src ← bfp_CONVERT_FROM_SI 64(VSR[VRB+32].dword[0])
resul t ← bfp128_CONVERT_FROM_BFP(src)

VSR[VRT+32] ← resul t
FPSCR.FPRF ← fprf_CLASS_BFP128(resul t)
FPSCR.FR ← 0
FPSCR.FI ← 0

Let src be the signed integer value in doubleword element 0 of VSR[VRB+32].

 \mbox{src} is placed into $\mbox{VSR[VRT+32]}$ in quad-precision floating-point format.

FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

Special Registers Altered:

FPRF FR (set to 0) FI (set to 0)

VSX Scalar Convert Unsigned Doubleword to Quad-Precision format X-form

if MSR. VSX=0 then VSX_Unavailable()

 $\begin{array}{lll} \text{src} & \leftarrow \text{bfp_CONVERT_FROM_UI64(VSR[VRB+32].dword[0])} \\ \text{result} & \leftarrow \text{bfp128_CONVERT_FROM_BFP(src)} \\ \\ \text{VSR[VRT+32]} & \leftarrow \text{result} \\ \text{FPSCR.FPRF} & \leftarrow \text{fprf_CLASS_BFP128(result)} \\ \text{FPSCR.FR} & \leftarrow 0 \\ \text{FPSCR.FI} & \leftarrow 0 \\ \end{array}$

Let src be the unsigned integer value in doubleword element 0 of VSR[VRB+32].

src is placed into VSR[VRT+32] in quad-precision floating-point format.

FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

Special Registers Altered:

FPRF FR (set to 0) FI (set to 0)

VSR Data Layout for xscvsdqp & xscvudqp

src	VSR[VRB+32].dword[0]	unused
tgt	VSR[VF	RT+32]
	0	64 127

VSX Scalar Convert with round Unsigned Quadword to Quad-Precision format X-form

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

src ← bfp_CONVERT_FROM_UI 128(VSR[VRB+32])
rnd ← bfp_ROUND_TO_BFP128(0b0, FPSCR. RN, src)

result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(XX)

VSR[VRT+32] ← result

FPSCR. FPRF ← fprf_CLASS_BFP128(result)

FPSCR. FR \leftarrow inc_flag FPSCR. FI \leftarrow xx_flag

1130K.11 ← XX_11ag

Let src be the 128-bit unsigned integer value in VSR[VRB+32].

src is converted to an unbounded-precision floating-point value and rounded to quad-precision using the rounding mode specified by RN.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

Special Registers Altered:

FPRF FR FI FX XX

VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format XX2-form

xscvuxddp XT,XB

60 T /// B 360 BXTX
0 6 11 16 21 3031

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

result ← bfp64_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

 $VSR[32\times TX+T]$. dword[0] \leftarrow result

 $VSR[32 \times TX + T].\ dword[1]\ \leftarrow\ 0x0000_0000_0000_0000$

FPSCR. FPRF ← fprf_CLASS_BFP64(result)

 $\text{FPSCR. FR} \quad \leftarrow \text{inc_flag}$

FPSCR. FI $\leftarrow xx_flag$

Let XT be the value $32 \times TX + T$.

Let XB be the value 32×BX + B.

Let src be the unsigned integer value in doubleword element 0 of VSR[XB].

src is converted to an unbounded-precision floating-point value and rounded to double-precision using the rounding mode specified by RN.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.


The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

Special Registers Altered

FPRF FR FI FX XX

VSR Data Layout for xscvuqqp



VSR Data Layout for xscvuxddp

src	VSR[VRB+32].dword[0]	unused
tgt	VSR[VRT+32].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Convert with round Unsigned Doubleword to Single-Precision format XX2-form

XT,XB 60 T /// B 296 BXTX 0 6 11 16 21 3031

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src ← bfp_CONVERT_FROM_UI64(VSR[32×BX+B].dword[0])
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN,v)
result32 ← bfp32_CONVERT_FROM_BFP(rnd)
result64 ← bfp64_CONVERT_FROM_BFP(rnd)
```

if xx_flag=1 then SetFX(FPSCR.XX)

```
VSR[32×TX+T]. dword[0] ← resul t64

VSR[32×TX+T]. dword[1] ← 0x0000_0000_0000_0000

FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)

FPSCR. FR ← inc_fl ag

FPSCR. FI ← xx_fl ag
```

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

Let src be the unsigned-integer value in doubleword element 0 of VSR[XB].

src is converted to floating-point format, and rounded to single-precision using the rounding mode specified by RN.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

Special Registers Altered

FPRF FR FI FX XX

VSR Data Layout for xscvuxdsp

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
i	0	64 127

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Divide Double-Precision XX3-form

xsdivdp XT.XA.XB Т Α В 56 60

if MSR. VSX=0 then VSX Unavailable()

```
reset_xfl ags()
       ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
src1
       ← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0])
       ← bfp_DI VI DE(src1, src2)
       ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
result \leftarrow bfp64\_CONVERT\_FROM\_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxidi_flag=1 then SetFX(FPSCR.VXIDI)
if vxzdz_flag=1 then SetFX(FPSCR. VXZDZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
if zx_flag=1 then SetFX(FPSCR.ZX)
vx_flag ← vxsnan_flag | vxidi_flag | vxzdz_flag
vex_flag ← FPSCR. VE & vx_flag
zex_fl ag ← FPSCR. ZE & zx_fl ag
if vex_flag=0 & zex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
end
```

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src1 is divided[1] by src2, producing a quotient having unbounded range and precision.

The quotient is normalized^[2].

See Actions for xsdivdp (p. 726).

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception or a trap-enabled zero divide exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX ZX XX VXSNAN VXIDI VXZDZ

VSR Data Layout for xsdivdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

Floating-point division is based on exponent subtraction and division of the significands.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxidi_flag ← 1	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{+Infinity}$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxidi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	v ← +Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← −Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← −Zero	v ← −Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	v ← −Zero	v ← −Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← +Zero	v ← +Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
S	+NZF	v ← −Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← +Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxidi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{+Infinity}$	$v \leftarrow dQNaN$ vxidi_flag $\leftarrow 1$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$

_		
Evn	lanatio	•
	iaiialivi	

src1 The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2 The double-precision floating-point value in doubleword element 0 of VSR[XB].

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

NZF Nonzero finite number.

D(x,y) Return the normalized quotient of floating-point value x divided by floating-point value y, having unbounded range and precision.

Q(x) Return a QNaN with the payload of x.

v The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 80.Actions for xsdivdp

VSX Scalar Divide Quad-Precision [using round to Odd] X-form

xsdivqp VRT, VRA, VRB (R0=0)VRT, VRA, VRB (R0=1)xsdivqpo

63	VRT	VRA	VRB	548	RO
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
       ← bfp_DI VI DE(src1, src2)
     ← bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v)
result ← bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxidi_flag=1 then SetFX(FPSCR.VXIDI)
if vxzdz_flag=1 then SetFX(FPSCR.VXZDZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if zx_flag=1 then SetFX(FPSCR.ZX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxi di _fl ag | vxzdz_fl ag
vex_fl ag ← FPSCR. VE & vx_fl ag
zex_flag \leftarrow FPSCR. ZE \& zx_flag
if vex_flag=0 & zex_flag=0 then do
  VSR[VRT+32] ← result
  FPSCR. FPRF ← fprf_CLASS_BFP128(result)
```

FPSCR. FR \leftarrow (vx_flag=0) & (zx_flag=0) & inc_flag FPSCR. FI \leftarrow (vx_flag=0) & (zx_flag=0) & xx_flag

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1 or src2 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1

If src1 and src2 are Infinity values, an Invalid Operation exception occurs and VXI DI is set to 1.

If src1 and src2 are Zero values, an Invalid Operation exception occurs and VXZDZ is set to 1.

If src1 is a finite value and src2 is a Zero value, an Zero Divide exception occurs and ZX is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src1 and src2 are Infinity values, or if src1 and src2 are Zero values, the result is the default Quiet NaN^[1].

Otherwise, if src1 is a non-zero value and src2 is a Zero value, the result is an Infinity.

Otherwise, do the following.

The normalized quotient of src1 divided by src2 is produced with unbounded significand precision and exponent range.

See Table 81, "Actions for xsdivqp[o]," page 728.

If the intermediate result is Tiny (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-disabled Zero Divide exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception or a trap-enabled Zero Divide exception VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.


^{1.} The quad-precision default Quiet NaN is the value, 0x7FFF_8000_0000_0000_0000_0000_0000.

Special Registers Altered:

FPRF FR FI

FX VXSNAN VXIDI VXZDZ OX UX ZX XX

VSR Data Layout for xsdivqp[o]



		src2							
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
src1	-Infinity	v ← dQNaN vxidi_flag ← 1	v ← +l nfi ni ty	v ← +Infinity	v ← -Infinity	v ← -Infinity	v ← dQNaN vxidi_flag ← 1		
	-NZF		v ← Di v(src1, src2)	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	v ← Div(src1, src2)			
	-Zero	v ← +Zero		v ← dONaN vxzdz_flag ← 1			v ← -Zero	v ← src2	
	+Zero	v ← -Zero					v ← +Zero	V ← 31 C2	v ← quiet(src2) vxsnan_flag ← 1
	+NZF		v ← Di v(src1, src2)	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	v ← +Infinity zx_flag ← 1	v ← Div(src1, src2)			
	+Infinity	v ← dQNaN vxidi_flag ← 1	v ← -Infinity	$v \leftarrow \text{-Infinity}$	v ← +l nfi ni ty	v ← +Infinity	v ← dQNaN vxidi_flag ← 1		
	QNaN	v ← src1						v ← src1 vxsnan_flag ← 1	
	SNaN	v ← quiet(src1) vxsnan_flag ← 1							

Explanation:

Div(x, y)

 src1
 The quad-precision floating-point value in VSR[VRA+32].

 src2
 The quad-precision floating-point value in VSR[VRB+32].

 dQNaN
 Default quiet NaN (0x7FFF_8000_0000_0000_0000_00000_0000).

NZF Nonzero finite number.

The floating-point value x is divided1 by floating-point value y. Return the normalized2 quotient, having unbounded range and

precision.

qui et (x) Convert x to the corresponding Quiet NaN.

v The intermediate result having unbounded significand precision and unbounded exponent range

Table 81. Actions for xsdivqp[o]

- 1. Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then subtracted or added as appropriate, depending on the signs of the operands, to form an intermediate difference. All 64 bits of the significand as well as all three guard bits (6, R, and X) enter into the computation.
- 2.Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSX Scalar Divide Single-Precision XX3-form

xsdivsp XT,XA,XB

60 T A B 24 AXBXTX
0 6 11 16 21 293031

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
src1
          ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
src2
          ← bfp_DI VI DE(src1, src2)
          ← bfp_ROUND_TO_BFP32(FPSCR. RN, v)
resul t32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxidi_flag=1 then SetFX(FPSCR.VXIDI)
if vxzdz_flag=1 then SetFX(FPSCR.VXZDZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
if zx_flag=1 then SetFX(FPSCR.ZX)
vx_flag ← vxsnan_flag | vxidi_flag | vxzdz_flag
vex_fl ag ← FPSCR. VE & vx_fl ag
zex_flag \leftarrow FPSCR. ZE \& zx_flag
if vex flag=0 & zex flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   \text{FPSCR.} \ \text{FR} \quad \leftarrow \ \text{inc\_flag}
   FPSCR. FI ← xx_fl ag
el se do
   \mathsf{FPSCR}.\,\mathsf{FR}\quad\leftarrow\,\mathsf{0b0}
   FPSCR. FI
              ← 0b0
end
```

Let XT be the value $32\times TX + T$. Let XA be the value $32\times AX + A$. Let XB be the value $32\times BX + B$.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src1 is divided^[1] by src2, producing a quotient having unbounded range and precision.

The quotient is normalized^[2].

See Table 82, "Actions for xsdivsp," on page 730.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception or a trap-enabled zero divide exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0. See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

```
FPRF FR FI
FX OX UX ZX XX VXSNAN VXIDI VXZDZ
```

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsdivsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

Floating-point division is based on exponent subtraction and division of the significands.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

		src2							
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
src1	-Infinity	v ← dQNaN vxidi_flag ← 1	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxidi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	v ← +Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← −Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← −Zero	v ← −Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	v ← −Zero	v ← −Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← +Zero	v ← +Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+NZF	v ← −Zero	$v \leftarrow D(\text{src1},\text{src2})$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← +Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxidi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow dQNaN$ $vxidi_flag \leftarrow 1$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$

Explanation:

src1 The double-precision floating-point value in doubleword element 0 of VSR[XA]. src2 The double-precision floating-point value in doubleword element 0 of VSR[XB].

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

NZF Nonzero finite number.

D(x,y) Return the normalized quotient of floating-point value x divided by floating-point value y, having unbounded range and precision.

Q(x) Return a QNaN with the payload of x.

v The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 82.Actions for xsdivsp

VSX Scalar Insert Exponent Double-Precision X-form

xsiexpdp XT,RA,RB

60 T		RA RB		918	ΤX
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

 $src1 \leftarrow GPR[RA]$ $src2 \leftarrow GPR[RB]$

 $VSR[32\times TX+T]$. dword[0]. bi t[0] ← src1. bi t[0] $VSR[32\times TX+T]$. dword[0]. bi t[1:11] \leftarrow src2. bi t[53:63] $VSR[32\times TX+T]$. dword[0]. bi t[12: 63] \leftarrow src1. bi t[12: 63] VSR[32×TX+T].dword[1] $\leftarrow 0x0000_0000_0000_0000$ Let XT be the sum 32×TX + T.

Let src1 be the unsigned integer value in GPR[RA]. Let src2 be the unsigned integer value in GPR[RB].

The contents of bit 0 of src1 are placed into bit 0 of VSR[XT].

The contents of bits 53:63 of src2 are placed into bits 1:11 of VSR[XT].

The contents of bits 12:63 of src1 are placed into bits 12:63 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered:

None


Programming Note

This instruction can be used to produce a single-precision result.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsiexpdp



VSX Scalar Insert Exponent Quad-Precision X-form

xsiexpqp VRT, VRA, VRB

Ī	63 VRT		VRA VRB		868	
	0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

```
← VSR[VRA+32].bit[0]
VSR[VRT+32]. bi t[0]
VSR[VRT+32]. bi t[1: 15] ← VSR[VRB+32]. dword[0]. bi t[49: 63]
VSR[VRT+32]. bi t[16: 127] \leftarrow VSR[VRA+32]. bi t[16: 127]
```

The contents of bit 0 of VSR[VRA+32] are placed into bit **0** of VSR[VRT+32].


The contents of bit 49:63 of doubleword element 0 of VSR[VRB+32] are placed into bits 1:15 of VSR[VRT+32].

The contents of bit 16:127 of VSR[VRA+32] are placed into bits 16:127 of VSR[VRT+32].

Special Registers Altered:

None

VSR Data Layout for xsiexpqp



VSX Scalar Multiply-Add Type-A Double-Precision XX3-form

xsmaddadp XT,XA,XB

60	T	Α	В	33	AXBXTX
0	6	11	16	21	29 30 31

VSX Scalar Multiply-Add Type-M Double-Precision XX3-form

xsmaddmdp XT,XA,XB

60	Т	А	В	41	AXBXTX
0	6	11	16	21	29 30 31

if MSR.VSX=0 then VSX_Unavailable()
reset_xflags()

```
\label{eq:convert_from_bfp64} \begin{tabular}{ll} if "xsmaddadp" then do $$sc1 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times AX+A].dword[0]) $$sc2 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times BX+B].dword[0]) $$end $$if "xsmaddmdp" then do $$sc1 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times AX+A].dword[0]) $$sc2 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times BX+B].dword[0]) $$sc3 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times BX+B].dword[0]) $$sc3 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times TX+T].dword[0]) $$end $$$$
```

```
\begin{array}{lll} v & \leftarrow bfp\_MULTIPLY\_ADD(src1, src3, src2) \\ rnd & \leftarrow bfp\_ROUND\_T0\_BFP64(0b0, FPSCR. RN, \ v) \\ result & \leftarrow bfp64\_CONVERT\_FROM\_BFP(rnd) \end{array}
```

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_flag ← FPSCR.VE & vx_flag
```

```
if vex_flag=0 then do
    VSR[32×TX+T].dword[0] ← result
    VSR[32×TX+T].dword[1] ← 0x0000_0000_0000_0000
    FPSCR.FPRF ← fprf_CLASS_BFP64(result)
    FPSCR.FR ← inc_flag
    FPSCR.FI ← xx_flag
end
else do
    FPSCR.FR ← Ob0
    FPSCR.FI ← Ob0
end
```

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

For xsmaddadp, do the following.

- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsmaddmdp, do the following.

- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 83.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 83.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

^{3.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmaddadp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

VSR Data Layout for xsmaddmdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
,	0	64 127

Part 1:					sr	src3				
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN	
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$	
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$	
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$	
src1	+Zero	$\begin{array}{c} p \leftarrow dQNaN \\ vximz_flag \leftarrow 1 \end{array}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$	
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$	
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow \textbf{+Infinity}$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$	
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$\begin{array}{l} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$	
	SNaN	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{l} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{l} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	

	Part 2:				sr	c2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow -Infinity$	v ← src2	v ← –Zero	v ← Rezd	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
ď	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p vxsnan_flag ← 1
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For xsmaddadp , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For xsmaddmdp , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For xsmaddadp , the double-precision floating-point value in doubleword element 0 of VSR[XB]. For xsmaddmdp , the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x,y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, $y = -$
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 83.Actions for xsmadd(a|m)dp

VSX Scalar Multiply-Add Type-A Single-Precision XX3-form

xsmaddasp XT,XA,XB

60 T A B 1 AXBXTX
0 6 11 16 21 2930]31

VSX Scalar Multiply-Add Type-M Single-Precision XX3-form

XT,XA,XB

60 T A B 9 AXBXTX 0 6 11 16 21 293031

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

xsmaddmsp

```
if "xsmaddasp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsmaddmsp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
end
```

```
v ← bfp_MULTIPLY_ADD(src1, src3, src2)
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)
result32 ← bfp32_CONVERT_FROM_BFP(rnd)
result64 ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.UX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)

vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_flag ← FPSCR.VE & vx_flag
```

```
if vex_flag=0 then do
    VSR[32×TX+T]. dword[0] ← result64
    VSR[32×TX+T]. dword[1] ← 0x0000_0000_0000
    FPSCR. FPRF ← fprf_CLASS_BFP32(result32)
    FPSCR. FR ← inc_flag
    FPSCR. FI ← xx_flag
end
else do
    FPSCR. FR ← 0b0
    FPSCR. FI ← 0b0
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For xsmaddasp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsmaddmsp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 84, "Actions for xsmadd(a|m)sp," on page 738.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 84, "Actions for xsmadd(a|m)sp," on page 738.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

I. Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note –

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmaddasp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
Ī	0	64 127

VSR Data Layout for xsmaddmsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

Part 1: Multiply					sr	c3			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← dQNaN vximz_flag ← 1	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$p \leftarrow dQNaN$ vximz_flag $\leftarrow 1$	p ← +Zero	p ← +Zero	p ← −Zero	p ← –Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
2	+Zero	$p \leftarrow dQNaN$ vximz_flag $\leftarrow 1$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← dQNaN vximz_flag ← 1	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1 vxsnan_flag ← 1
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

Part 2: Add			src2									
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN			
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$			
	–NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$			
	–Zero	$v \leftarrow -Infinity$	v ← src2	v ← –Zero	v ← Rezd	v ← src2	$v \leftarrow \text{+Infinity}$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$			
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow + Infinity$	v ← src2	$v \leftarrow Q(src2)$ $vxsnan_flag \leftarrow 1$			
ď	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$			
	+Infinity	v ← dQNaN vxisi_flag ← 1	v ← +Infinity	$v \leftarrow +Infinity$	v ← +Infinity	v ← +Infinity	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$			
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p vxsnan_flag ← 1			
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	v ← Q(src2) vxsnan_flag ← 1			

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For <i>xsmaddasp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For <i>xsmaddmsp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For <i>xsmaddasp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XB]. For <i>xsmaddmsp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x,y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 84.Actions for xsmadd(a|m)sp

VSX Scalar Multiply-Add Quad-Precision [using round to Odd] X-form

(R0=0)xsmaddqp VRT, VRA, VRB xsmaddqpo VRT, VRA, VRB (R0=1)

63	VRT	VRA	VRB	388	RO
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src3 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
      ← bfp_MULTIPLY_ADD(src1, src3, src2)
      ← bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v)
result ← bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1
                then SetFX(FPSCR. 0X)
if ux_flag=1
                then SetFX(FPSCR.UX)
if xx_flag=1
                then SetFX(FPSCR. XX)
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
ex_flag ← FPSCR. VE & vx_flag
if ex_flag=0 then do
  VSR[VRT+32] \leftarrow result
  FPSCR. FPRF ← fprf_CLASS_BFP128(result)
end
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_fl ag=0) & xx_fl ag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRT+32] represented in quad-precision format.

Let src3 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1, src2, or src3 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, an Invalid Operation exception occurs and VXI MZ is set to

If src2 and the product of src1 and src3 are Infinity values having opposite signs, an Invalid Operation exception occurs and VXI SI is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src3 is a Signalling NaN, the result is the Quiet NaN corresponding to src3.

Otherwise, if src3 is a Quiet NaN, the result is src3.

Otherwise, if src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, the result is the default Quiet NaN^[1].

Otherwise, if the product of src1 and src3, and src2 are Infinity values having opposite signs, the result is the default Quiet NaN.

Otherwise, do the following.

src1 is multiplied by src3, producing a product having unbounded significand precision and exponent range.

Table 83. "Actions for See part 1 of xsmadd(a|m)dp".

src2 is added to the product, producing a sum having unbounded range and precision.

See part 2 of Table 83. "Actions for xsmadd(a|m)dp".

If the intermediate result is *Tiny* (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

1. The quad-precision default Quiet NaN is the value, 0x7FFF_8000_0000_0000_0000_0000.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXIMZ VXISI OX UX XX

VSR Data Layout for xsmaddqp[o]							
src1	VSR[VRA+32]						
src2	VSR[VRT+32]						
src3	VSR[VRB+32]						
tgt	VSR[VRT+32]						
0		127					

	Part 1:	Part 1: src3							
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	p ← +Infinity		p ← vxi mz_fi	dQNaN Lag ← 1		p ← -Infinity		
	–NZF		p ← mul (src1, src3)			p ← mul (src1, src3)			
	-Zero	p ← dQNaN		p ← +Zero	p ← -Zero		p ← dQNaN	p ← src3	p ← qui et(src3)
src1	+Zero	vximz_flag ← 1		$p \leftarrow -Zero$	p ← +Zero		vximz_flag ← 1	p ← 31 C0	vxsnan_flag ← 1
S	+NZF		p ← mul (src1, src3)			p ← mul (src1, src3)			
	+Infinity	p ← -Infinity		p ← vxi mz_fl	dQNaN Lag ← 1		p ← +lnfinity		
	QNaN				p ← src1				p ← src1 vxsnan_flag ← 1
	SNaN				p ← quiet(src1) vxsnan_flag ← 1				

	Part 2:	src2							
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← -Infinity					v ← dQNaN vxisi_flag ← 1		
	-NZF		v ← add(p, src2)	V (– p	$v \leftarrow add(p, src2)$			
	–Zero		v ← src2	v ← -Zero	v ← Rezd	v ← src2		v ← src2	v ← quiet(src2)
	+Zero		V ← 51.02	v ← Rezd	v ← +Zero	V ← 3102		V — 31C2	vxsnan_fl ag ← 1
ď	+NZF		v ← add(p, src2)	v ← p		$v \leftarrow add(p, src2)$			
	+Infinity	v ← dQNaN vxisi_flag ← 1					v ← +Infinity		
	QNaN & src1 is a NaN								$v \leftarrow p$ $vxsnan_flag \leftarrow 1$
	QNaN & src1 not a NaN			V (– p			v ← src2	v ← qui et(src2) vxsnan_fl ag ← 1

Explanation	1:
src1	The quad-precision floating-point value in VSR[VRA+32].
src2	The quad-precision floating-point value in VSR[VRT+32].
src3	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
qui et(x)	Return a QNaN with the payload of x.
add(x, y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).
mul (x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 85.Actions for xsmaddqp[o]

VSX Scalar Maximum Double-Precision XX3-form

xsmaxdp	,	(I,XA,XB			
60	Т	А	В	160	AX BX TX
0	6	11	16	21	29 30 31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

 $src1 \leftarrow VSR[32 \times AX + A]. dword[0]$ $src2 \leftarrow VSR[32 \times BX + B]. dword[0]$ result \leftarrow bfp64_MAXIMUM(src1, src2)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

if vex_flag=0 then do $VSR[32\times TX+T]$. dword[0] \leftarrow result $VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src1 is greater than src2, src1 is placed into doubleword element 0 of VSR[XT]. Otherwise, src2 is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

The maximum of +0 and -0 is +0. The maximum of a QNaN and any value is that value. The maximum of any value and an SNaN is that SNaN converted to a QNaN.

FPRF, FR and FI are not modified.

If a trap-enabled invalid operation exception occurs, VSR[XT] is not modified.

See Table 86.

Special Registers Altered

FX VXSNAN

Programming Note

This instruction can be used to operate on single-precision source operands.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmaxdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

			src2						
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	-NZF	T(src1)	T(M(src1,src2))	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	–Zero	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
src1	+Zero	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
S	+NZF	T(src1)	T(src1)	T(src1)	T(src1)	T(M(src1,src2))	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	+Infinity	T(src1)	T(Q(src2)) fx(VXSNAN)						
	QNaN	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1) fx(VXSNAN)
	SNaN	T(Q(src1)) fx(VXSNAN)							

Explanation:								
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].							
src2	The double-precision floating-point value in doubleword element 0 of VSR[XT].							
NZF	Nonzero finite number.							
Q(x)	Return a QNaN with the payload of x.							
M(x,y)	Return the greater of floating-point value x and floating-point value y.							
T(x)	The value x is placed in doubleword element 0 of VSR[XT] in double-precision format.							
	The contents of doubleword element 1 of VSR[XT] are set to 0.							
	FPRF, FR and FI are not modified.							
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.							
VXSNAN	Floating-Point Invalid Operation Exception (SNaN) status flag, FPSCR _{VXSNAN} . If VE=1, update of VSR[XT] is suppressed.							

Table 86. Actions for xsmaxdp

VSX Scalar Maximum Type-C Double-Precision XX3-form

xsmaxcdp XT,XA,XB 60 Т В 128

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

 $src1 \leftarrow VSR[32 \times AX + A]. dword[0]$ $src2 \leftarrow VSR[32 \times BX + B]. dword[0]$ resul t ← bfp64_MAXI MUM_TYPE_C(src1, src2) if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

if vex_flag=0 then do $VSR[32\times TX+T]$. dword[0] \leftarrow result $VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

If either src1 or src2 is a NaN, result is src2.

Otherwise, if src1 is greater than src2, result is src1.

Otherwise, result is src2.

The contents of doubleword 0 of VSR[XT] are set to the value result.

The contents of doubleword 1 of VSR[XT] are set to 0.

If a trap-enabled Invalid Operation occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmaxcdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

					SI	rc2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	–Infinity	T(src2)	T(src2) fx(VXSNAN)						
	-NZF	T(src1)	T(M(src1, src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	–Zero	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
src1	+Zero	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
S	+NZF	T(src1)	T(src1)	T(src1)	T(src1)	T(M(src1, src2))	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	+Infinity	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	QNaN	T(src2)	T(src2) fx(VXSNAN)						
	SNaN	T(src2) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XT].
NZF	Nonzero finite number.
M(x, y)	Return the greater of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element 0 of VSR[XT] in double-precision format.
	The contents of doubleword element 1 of VSR[XT] are set to 0.
	FPRF, FR and FI are not modified.
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.
VXSNAN	Floating-Point Invalid Operation Exception (SNaN) status flag, VXSNAN. If VE=1, update of VSR[XT] is suppressed.

Table 87. Actions for xsmaxcdp

VSX Scalar Maximum Type-C Quad-Precision X-form

xsmaxcqp VRT,VRA,VRB

63	VRT	VRA	VRB	676	/
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
```

vxsnan_fl ag ← (src1. cl ass. SNaN=1) | (src2. cl ass. SNaN=1)

```
if (src1. cl ass. SNaN=1) | (src1. cl ass. QNaN=1) |
  (src2. cl ass. SNaN=1) | (src2. cl ass. QNaN=1) then
  resul t ← VSR[VRB+32]
```

else if bfp_COMPARE_GT(src1,src2) then result \leftarrow VSR[VRA+32]

el se

result \leftarrow VSR[VRB+32]

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

if vxsnan_flag=1 then SetFX(VXSNAN)

if vex_flag=0 then VSR[VRT+32] ← result Let src1 be the quad-precision floating-point value in VSR[VRA+32].

Let src2 be the quad-precision floating-point value in VSR[VRB+32].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

If either src1 or src2 is a NaN, result is src2.

Otherwise, if src1 is greater than src2, result is src1.

Otherwise, result is src2.


The contents of VSR[VRT+32] are set to the value result.

If a trap-enabled Invalid Operation occurs, VSR[VRT+32] is not modified.

Special Registers Altered:

FX VXSNAN

VSR Data Layout for xsmaxcqp



					sr	rc2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	–Infinity	T(src2)	T(src2) fx(VXSNAN)						
	-NZF	T(src1)	T(M(src1, src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	–Zero	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
src1	+Zero	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
S	+NZF	T(src1)	T(src1)	T(src1)	T(src1)	T(M(src1, src2))	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	+Infinity	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	QNaN	T(src2)	T(src2) fx(VXSNAN)						
	SNaN	T(src2) fx(VXSNAN)							

Explanation:

src1 The quad-precision floating-point value in VSR[VRA+32]. src2 The quad-precision floating-point value in VSR[VRB+32].

 NZF Nonzero finite number.

Return the greater of floating-point value \boldsymbol{x} and floating-point value \boldsymbol{y} . M(x, y)

The value x is placed in VSR[XT] in quad-precision format. T(x)

FPRF, FR and FI are not modified.

fx(x)If x is equal to 0, FX is set to 1. x is set to 1.

VXSNAN $Floating-Point\ Invalid\ Operation\ Exception\ (SNaN)\ status\ flag,\ VXSNAN.\ If\ VE=1,\ update\ of\ VSR[VRT+32]\ is\ suppressed.$

Table 88. Actions for xsmaxcqp

VSX Scalar Maximum Type-J Double-Precision XX3-form

xsmaxjdp XT,XA,XB

60 T A B 144 AXBXT)
0 6 11 16 21 2930[31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value $32 \times BX + B$.

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

If src1 is a NaN, result is src1.

Otherwise, if src2 is a NaN, result is src2.

Otherwise, if src1 is a Zero and src2 is a Zero and either src1 or src2 is a +Zero, the result is +Zero.

Otherwise, if src1 is a -Zero and src2 is a -Zero, the result is -Zero.

Otherwise, if src1 is greater than src2, result is src1.

Otherwise, result is src2.

The contents of doubleword 0 of VSR[XT] are set to the value result.

The contents of doubleword 1 of VSR[XT] are set to 0.

If a trap-enabled Invalid Operation occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmaxjdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

					SI	rc2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	–Infinity	T(-INF)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	-NZF	T(src1)	T(M(src1, src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	–Zero	T(src1)	T(src1)	T(-Zero)	T(+Zero)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
src1	+Zero	T(src1)	T(src1)	T(+Zero)	T(+Zero)	T(src2)	T(src2)	T(src2)	T(src2) fx(VXSNAN)
S	+NZF	T(src1)	T(src1)	T(src1)	T(src1)	T(M(src1, src2))	T(src2)	T(src2)	T(src2) fx(VXSNAN)
	+Infinity	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(+INF)	T(src2)	T(src2) fx(VXSNAN)
	QNaN	T(src1)	T(src1) fx(VXSNAN)						
	SNaN	T(src1) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XT].
NZF	Nonzero finite number.
M(x, y)	Return the greater of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element 0 of VSR[XT] in double-precision format.
	The contents of doubleword element 1 of VSR[XT] are set to 0.
	FPRF, FR and FI are not modified.
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.
VXSNAN	Floating-Point Invalid Operation Exception (SNaN) status flag, VXSNAN. If VE=1, update of VSR[XT] is suppressed.

Table 89. Actions for xsmaxjdp

VSX Scalar Minimum Double-Precision XX3-form

XT,XA,XB xsmindp 60 Τ Α В 168

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 \leftarrow VSR[32 \times AX + A]. dword[0]
src2 \leftarrow VSR[32 \times BX + B]. dword[0]
result \leftarrow bfp64_MINIMUM(src1, src2)
```

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

```
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
```

```
if vex_flag=0 then do
    VSR[32 \times TX + T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
```

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A.

Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

If src1 is less than src2, src1 is placed into doubleword element 0 of VSR[XT] in double-precision format.

Otherwise, src2 is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

The minimum of +0 and -0 is -0. The minimum of a QNaN and any value is that value. The minimum of any value and an SNaN is that SNaN converted to a QNaN.

FPRF, FR and FI are not modified.

If a trap-enabled invalid operation exception occurs, VSR[XT] is not modified.

See Table 90.

Special Registers Altered

FX VXSNAN

Programming Note

This instruction can be used to operate on single-precision source operands.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmindp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src1)	T(Q(src2)) fx(VXSNAN)						
	-NZF	T(src2)	T(M(src1,src2))	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
	–Zero	T(src2)	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
src1	+Zero	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
SE	+NZF	T(src2)	T(src2)	T(src2)	T(src2)	T(M(src1,src2))	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
	+Infinity	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
	QNaN	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1) fx(VXSNAN)
	SNaN	T(Q(src1)) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XT].
NZF	Nonzero finite number.
Q(x)	Return a QNaN with the payload of x.
M(x,y)	Return the lesser of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element i (i \in {0,1}) of VSR[XT] in double-precision format.
	The contents of doubleword element 1 of VSR[XT] are set to 0.
	FPRF, FR and FI are not modified.
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.
VXSNAN	Floating-Point Invalid Operation Exception (SNaN) status flag. FPSCRVXSNAN, If VE=1, update of VSRIXTI is suppressed.

Table 90. Actions for xsmindp

VSX Scalar Minimum Type-C Double-Precision XX3-form

xsmincdp XT,XA,XB 60 Т В 136

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

 $src1 \leftarrow VSR[32 \times AX + A]. dword[0]$ $src2 \leftarrow VSR[32 \times BX + B]. dword[0]$ resul t ← bfp64_MI NI MUM_TYPE_C(src1, src2)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

if vex_flag=0 then do $VSR[32\times TX+T]$. dword[0] \leftarrow result $VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

If either src1 or src2 is a NaN, result is src2.

Otherwise, if src1 is less than src2, result is src1.

Otherwise, result is src2.

The contents of doubleword 0 of VSR[XT] are set to the value result.

The contents of doubleword 1 of VSR[XT] are set to 0.

If a trap-enabled Invalid Operation occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmincdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

September 14, 2021 Power ISA™ Version 3.1B

					SI	rc2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	–Infinity	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
-	–NZF	T(src2)	T(M(src1, src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
-	–Zero	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
src1	+Zero	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
S	+NZF	T(src2)	T(src2)	T(src2)	T(src2)	T(M(src1, src2))	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	+Infinity	T(src2)	T(src2) fx(VXSNAN)						
	QNaN	T(src2)	T(src2) fx(VXSNAN)						
	SNaN	T(src2) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XT].
NZF	Nonzero finite number.
M(x, y)	Return the lesser of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element 0 of VSR[XT] in double-precision format.
	The contents of doubleword element 1 of VSR[XT] are set to 0.
	FPRF, FR and FI are not modified.
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.
VXSNAN	Floating-Point Invalid Operation Exception (SNaN) status flag, VXSNAN. If VE=1, update of VSR[XT] is suppressed.

Table 91. Actions for xsmincdp

VSX Scalar Minimum Type-C Quad-Precision X-form

xsmincqp VRT,VRA,VRB

63	VRT	VRA	VRB	740	/
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src2 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
```

 $vxsnan_flag \leftarrow (src1. class. SNaN=1) \mid (src2. class. SNaN=1)$

```
if (src1.class.SNaN=1) | (src1.class.QNaN=1) |
  (src2.class.SNaN=1) | (src2.class.QNaN=1) then
  result ← VSR[VRB+32]
```

else if bfp_COMPARE_LT(src1, src2) then result \leftarrow VSR[VRA+32]

ol co

result \leftarrow VSR[VRB+32]

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

if vxsnan_flag=1 then SetFX(VXSNAN)

if vex_flag=0 then
 VSR[VRT+32] ← result

Let src1 be the quad-precision floating-point value in VSR[VRA+32].

Let src2 be the quad-precision floating-point value in VSR[VRB+32].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

If either src1 or src2 is a NaN, result is src2.

Otherwise, if src1 is less than src2, result is src1.

Otherwise, result is src2.

The contents of VSR[VRT+32] are set to the value result.

If a trap-enabled Invalid Operation occurs, VSR[VRT+32] is not modified.

Special Registers Altered:

FX VXSNAN

					SI	rc2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	-NZF	T(src2)	T(M(src1, src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	–Zero	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
src1	+Zero	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
s	+NZF	T(src2)	T(src2)	T(src2)	T(src2)	T(M(src1, src2))	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	+Infinity	T(src2)	T(src2) fx(VXSNAN)						
	QNaN	T(src2)	T(src2) fx(VXSNAN)						
	SNaN	T(src2) fx(VXSNAN)							

Explanation:

src1 The quad-precision floating-point value in VSR[VRA+32]. src2 The quad-precision floating-point value in VSR[VRB+32].

NZF Nonzero finite number.

 $\begin{array}{ll} \mathbb{M}(x,y) & \text{Return the lesser of floating-point value } x \text{ and floating-point value } y. \\ \mathbb{T}(x) & \text{The value } x \text{ is placed in VSR[VRT+32] in quad-precision format.} \end{array}$

FPRF, FR and FI are not modified.

fx(x) If x is equal to 0, FX is set to 1. x is set to 1.

VXSNAN Floating-Point Invalid Operation Exception (SNaN) status flag, VXSNAN. If VE=1, update of VSR[VRT+32] is suppressed.

Table 92. Actions for xsmincqp

VSX Scalar Minimum Type-J Double-Precision XX3-form

xsminidp XT,XA,XB 152 60 В

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

 $src1 \leftarrow VSR[32 \times AX + A]. dword[0]$ $src2 \leftarrow VSR[32 \times BX + B]. dword[0]$ result \leftarrow bfp64_MINIMUM_TYPE_J(src1, src2) if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN) vex_fl ag ← FPSCR. VE & vxsnan_fl ag if vex_flag=0 then do $VSR[32\times TX+T]$. dword[0] \leftarrow result $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword 0 of VSR[XB].

If src1 or src2 is a SNaN, an Invalid Operation exception occurs.

If src1 is a NaN, result is src1.

Otherwise, if src2 is a NaN, result is src2.

Otherwise, if src1 is a Zero and src2 is a Zero and either src1 or src2 is a -Zero, the result is -Zero.

Otherwise, if src1 is a +Zero and src2 is a +Zero, the result is +Zero.

Otherwise, if src1 is less than src2, result is src1.

Otherwise, result is src2.

The contents of doubleword 0 of VSR[XT] are set to the value result.

The contents of doubleword 1 of VSR[XT] are set to 0.

If a trap-enabled Invalid Operation occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsminjdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

					SI	rc2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(-INF)	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	-NZF	T(src2)	T(M(src1, src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	-Zero	T(src2)	T(src2)	T(-Zero)	T(-Zero)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
src1	+Zero	T(src2)	T(src2)	T(-Zero)	T(+Zero)	T(src1)	T(src1)	T(src2)	T(src2) fx(VXSNAN)
S	+NZF	T(src2)	T(src2)	T(src2)	T(src2)	T(M(src1, src2))	T(src1)	T(src2)	T(src2) fx(VXSNAN)
	+Infinity	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(+INF)	T(src2)	T(src2) fx(VXSNAN)
-	QNaN	T(src1)	T(src1) fx(VXSNAN)						
	SNaN	T(src1) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XT].
NZF	Nonzero finite number.
M(x, y)	Return the greater of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element 0 of VSR[XT] in double-precision format.
	The contents of doubleword element 1 of VSR[XT] are set to 0.
	FPRF, FR and FI are not modified.
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.
VXSNAN	Floating-Point Invalid Operation Exception (SNaN) status flag, VXSNAN. If VE=1, update of VSR[XT] is suppressed.

Table 93. Actions for xsminjdp

VSX Scalar Multiply-Subtract Type-A Double-Precision XX3-form

xsmsubadp	>	(T,XA,XB			
60	Т	А	В	49	AXBXTX
0	6	11	16	21	29 30 31

VSX Scalar Multiply-Subtract Type-M **Double-Precision XX3-form**

XT,XA,XB xsmsubmdp В 60 Т Α 57

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
```

V

```
if "xsmsubadp" then do
   src1 ← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsmsubmdp" then do
   src1 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times AX+A].dword[0])
   src2 ← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
end
```

```
← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
```

← bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2))

```
if vximz flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_fl ag ← FPSCR. VE & vx_fl ag
```

```
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32 \times TX + T].\ dword[1]\ \leftarrow\ 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_fl aq
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For xsmsubadp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsmsubmdp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 94.

src2 is negated and added^[2] to the product, producing a sum having unbounded range and precision.

The result, having unbounded range and precision, is normalized^[3].

See part 2 of Table 94.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmsubadp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
Ì	0	64 127

VSR Data Layout for xsmsubmdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
,	0	64 127

	Part 1:				sr	с3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	–Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow \textbf{+Infinity}$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$\begin{array}{l} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	p ← Q(src1) vxsnan_flag ← 1	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

	Part 2:				sr	c2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← Rezd	v ← −Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← +Zero	$v \leftarrow Rezd$	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
ď	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation	:
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For <i>xsmsubadp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For <i>xsmsubmdp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For xsmsubadp , the double-precision floating-point value in doubleword element 0 of VSR[XB]. For xsmsubmdp , the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If x = y, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 94.Actions for xsmsub(a|m)dp

VSX Scalar Multiply-Subtract Type-A Single-Precision XX3-form

 xsmsubasp
 XT,XA,XB

 60
 T
 A
 B
 17
 AXBXT

 0
 6
 II
 16
 21
 29303*

VSX Scalar Multiply-Subtract Type-M Single-Precision XX3-form

XT,XA,XB

60	Т	Α	В	25	AXBXTX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

xsmsubmsp

```
if "xsmsubasp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsmsubmsp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
end
```

```
v ← bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2))
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)
result32 ← bfp32_CONVERT_FROM_BFP(rnd)
result64 ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.UX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.UX)
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_flag ← FPSCR.VE & vx_flag
```

```
if vex_flag=0 then do
    VSR[32×TX+T].dword[0] ← result64
    VSR[32×TX+T].dword[1] ← 0x0000_0000_0000_0000
    FPSCR.FPRF ← fprf_CLASS_BFP32(result32)
    FPSCR.FR ← inc_flag
    FPSCR.Fl ← xx_flag
end
else do
    FPSCR.FR ← 0b0
    FPSCR.Fl ← 0b0
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For xsmsubasp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsmsubmsp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 95, "Actions for xsmsub(a|m)sp".

src2 is negated and added^[2] to the product, producing a sum having unbounded range and precision.

The result, having unbounded range and precision, is normalized^[3].

See part 2 of Table 95, "Actions for xsmsub(alm)sp".

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmsubasp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB]. dword[0]	0x0000_0000_0000
	0	64 127

VSR Data Layout for xsmsubmsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

ļ	Part 1:				sr	с3			
N	<i>l</i> lultiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	–Infinity	$p \leftarrow +Infinity$	$p \leftarrow +Infinity$	p ← dQNaN vximz_flag ← 1	p ← dQNaN vximz_flag ← 1	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$p \leftarrow dQNaN$ vximz_flag $\leftarrow 1$	p ← +Zero	p ← +Zero	p ← –Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
2	+Zero	$p \leftarrow dQNaN$ vximz_flag $\leftarrow 1$	p ← –Zero	p ← −Zero	p ← +Zero	p ← +Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
src1	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$p \leftarrow dQNaN$ vximz_flag $\leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1 vxsnan_flag ← 1
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

	Part 2:				sr	c2			
S	ubtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← src2	v ← Q(src2) vxsnan_flag ← 1
_	–NZF	v ← +Infinity	$v \leftarrow S(p,src2)$	$v \leftarrow p$	$v \leftarrow p$	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	v ← +Infinity	v ← −src2	v ← Rezd	v ← −Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	v ← +Infinity	v ← −src2	v ← +Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
d	+NZF	v ← +Infinity	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	v ← Q(src2) vxsnan_flag ← 1

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For xsmsubasp , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For xsmsubmsp , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For xsmsubasp , the double-precision floating-point value in doubleword element 0 of VSR[XB]. For xsmsubmsp , the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = y$, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 95.Actions for xsmsub(a|m)sp

VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd] X-form

63	VRT	VRA	VRB	420	RO
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src3 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
      ← bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2))
      ← bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v)
result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[VRT+32] \leftarrow result
   FPSCR. FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_fl ag=0) & xx_fl ag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRT+32] represented in quad-precision format.

Let src3 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1, src2, or src3 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, an Invalid Operation exception occurs and VXI MZ is set to

If src2 and the product of src1 and src3 are Infinity values having same signs, an Invalid Operation exception occurs and VXI SI is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src3 is a Signalling NaN, the result is the Quiet NaN corresponding to src3.

Otherwise, if src3 is a Quiet NaN, the result is src3.

Otherwise, if src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, the result is the default Quiet NaN^[1].

Otherwise, if the product of src1 and src3, and src2 are Infinity values having same signs, the result is the default Quiet NaN.

Otherwise, do the following.

src1 is multiplied by src3, producing a product having unbounded significand precision and exponent range.

See part 1 of Table 96. "Actions for xsmsubqp[o]".

src2 is negated and added to the product, producing a sum having unbounded range and precision.

See part 2 of Table 96. "Actions for xsmsubqp[o]".

If the intermediate result is Tiny (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

^{1.} The quad-precision default Quiet NaN is the value, 0x7FFF_8000_0000_0000_0000_0000.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXIMZ VXISI OX UX XX

VSR Data Layout for xsmsubqp[o]							
src1	VSR[VRA+32]						
src2	VSR[VRT+32]						
src3	VSR[VRB+32]						
tgt	VSR[VRT+32]						
	0 127						

	Part 1:	src3							
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	p ← +Infinity		p ← vxi mz_f	dQNaN lag ← 1		p ← −Infinity		
	-NZF		p ← mul (src1, src3)			p ← mul (src1, src3)			
	–Zero	p ← dQNaN		p ← +Zero	p ← -Zero		p ← dQNaN	p ← src3	p ← qui et(src3)
src1	+Zero	vximz_flag ← 1		p ← -Zero	p ← +Zero		vximz_flag ← 1	p ← 31 C0	vxsnan_fl ag ← 1
S	+NZF		p ← mul (src1, src3)			p ← mul (src1, src3)			
	+Infinity	p ← -Infinity		p ← vxi mz_f	dQNaN lag ← 1		p ← +Infinity		
	QNaN				p ← src1	·			p ← src1 vxsnan_fl ag ← 1
	SNaN					iet(src1) flag ← 1	·		·

	Part 2:	src2							
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1					v ← −Infinity		
	-NZF		$v \leftarrow sub(p,src2)$	V (– p	$v \leftarrow sub(p,src2)$			
	–Zero		v ← −src2	$v \leftarrow Rezd$	v ← −Zero	v ← -src2	v ← src2		v ← quiet(src2)
٩	+Zero			v ← +Zero	v ← Rezd			vxsnan_flag ← 1	
	+NZF		$v \leftarrow sub(p,src2)$	V (– p	$v \leftarrow sub(p,src2)$			
	+Infinity	$v \leftarrow + Infinity$					v ← dQNaN vxisi_flag ← 1		
	QNaN & src1 is a NaN								
	QNaN & src1 not a NaN			V C	– p		v ← src2	v ← quiet(src2) vxsnan_flag ← 1	

Explanation	1:
src1	The quad-precision floating-point value in VSR[VRA+32].
src2	The quad-precision floating-point value in VSR[VRT+32].
src3	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
qui et(x)	Return a QNaN with the payload of x.
sub(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If x = y, v is considered to be an exact-zero-difference result (Rezd).
mul (x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 96.Actions for xsmsubqp[o]

VSX Scalar Multiply Double-Precision XX3-form

xsmuldp XT,XA,XB

60 T A B 48 AXBXT)
0 6 11 16 21 293031

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
src1
       ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
       ← bfp_MULTIPLY(src1, src2)
      ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
rnd
result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vximz_flag
vex_fl ag ← FPSCR. VE & vx_fl ag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
end
```

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value $32 \times BX + B$.

Let ${\tt src1}$ be the double-precision floating-point value in doubleword element 0 of ${\tt VSR[XA]}$.

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src1 is multiplied^[1] by src2, producing a product having unbounded range and precision.

The product is normalized^[2].

See Table 97.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXIMZ

Programming Note -

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmuldp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

1. Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	v ← dQNaN vximz_flag ← 1	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← −Infinity	v ← −Infinity	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow +Infinity$	$v \leftarrow M(src1,src2)$	v ← +Zero	v ← −Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
_	-Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← +Zero	v ← +Zero	v ← −Zero	v ← −Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
src1	+Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← –Zero	v ← −Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S	+NZF	$v \leftarrow -Infinity$	$v \leftarrow M(src1,src2)$	v ← −Zero	v ← +Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow + Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
_	+Infinity	$v \leftarrow -Infinity$	$p \leftarrow -Infinity$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow \text{+Infinity}$	$v \leftarrow + Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
_	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:

Src1 The double-precision floating-point value in doubleword element 0 of VSR[XA].

Src2 The double-precision floating-point value in doubleword element 0 of VSR[XB].

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

NZF Nonzero finite number.

 $M(x,y) \hspace{1cm} \text{Return the normalized product of floating-point value } x \hspace{0.5cm} \text{and floating-point value } y, \hspace{0.5cm} \text{having unbounded range and precision.}$

Q(x) Return a QNaN with the payload of x.

v The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 97.Actions for xsmuldp

VSX Scalar Multiply Quad-Precision [using round to Odd] X-form

xsmulqp	VRT,VRA,VRB	(R0=0)
xsmulqpo	VRT,VRA,VRB	(R0=1)

63	VRT	VRA	VRB	36	RO
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
← bfp_MULTIPLY(src1, src2)
rnd ← bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v)
result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz flag=1 then SetFX(FPSCR.VXIMZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxi mz_fl ag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
  VSR[VRT+32] ← result
  FPSCR.FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_flag=0) & xx_flag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1 or src2 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 is an Infinity value and src2 is a Zero value, or if src1 is a Zero value and src2 is an Infinity value, an Invalid Operation exception occurs and VXI MZ is set to 1

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src1 is an Infinity value and src2 is a Zero value, or if src1 is a Zero value and src2 is an Infinity value, the result is the default Quiet NaN^[1].

Otherwise, do the following.

The normalized product of src1 multiplied by src2 is produced with unbounded significand precision and exponent range.

See Table 98. "Actions for xsmulqp[o]".

If the intermediate result is Tiny (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXIMZ OX UX XX

VSR Dat	VSR Data Layout for xsmulqp[o]									
src1	VSR[VRA+32]									
src2	VSR[VRB+32]									
tgt	VSR[VRT+32]									
•	127									

					s	rc2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← +l nfi ni ty		V ← C VXi mz_f			v ← –l nfi ni ty		
	-NZF		v ← mul (src1, src2)			v ← mul (src1, src2)			
	-Zero	v ← dQNaN		v ← +Zero	v ← -Zero		v ← dQNaN	v ← src2	v ← qui et(src2)
src1	+Zero	vxi mz_fl ag ← 1		v ← -Zero	v ← +Zero		vxi mz_fl ag ← 1	V (~ 31 CZ	vxsnan_fl ag ← 1
s	+NZF		v ← mul (src1, src2)			v ← mul (src1, src2)			
	+Infinity	v ← −l nfi ni ty		v ← c vxi mz_f			v ← +l nfi ni ty		
	QNaN	v←src1						v ← src1 vxsnan_fl ag ← 1	
	SNaN					et(src1) _fl ag ← 1			

Explanation:	
src1	The quad-precision floating-point value in VSR[VRA+32].
src2	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
mul (x, y)	The floating-point value x is multiplied by the floating-point value y. Return the normalized product, having unbounded significand precision and exponent range.
qui et(x)	Convert x to the corresponding Quiet NaN.
V	The intermediate result having unbounded significand precision and unbounded exponent range.

Table 98. Actions for xsmulqp[o]

1. Floating-point multiplication is based on exponent addition and multiplication of the significands.

VSX Scalar Multiply Single-Precision XX3-form

xsmulsp XT,XA,XB 60 Т В 16

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
src1
         ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
src2
         ← bfp_MULTI PLY(src1, src2)
rnd
         ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)
resul t32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vximz_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   FPSCR. FR ← inc flag
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR, FI
              ← 0h0
```

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src1 is multiplied^[1] by src2, producing a product having unbounded range and precision.

The product is normalized^[2].

See Table 99, "Actions for xsmulsp," on page 771.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

```
FPRF FR FI
FX OX UX XX VXSNAN VXIMZ
```

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsmulsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
Ì	0	64 127

Floating-point multiplication is based on exponent addition and multiplication of the significands.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow +Infinity$	v ← +Infinity	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← dQNaN vximz_flag ← 1	v ← −Infinity	v ← −Infinity	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow M(src1,src2)$	v ← +Zero	v ← −Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← +Zero	v ← +Zero	v ← −Zero	v ← –Zero	v ← dQNaN vximz_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
2	+Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← −Zero	v ← −Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
src1	+NZF	$v \leftarrow -Infinity$	$v \leftarrow M(src1, src2)$	v ← −Zero	v ← +Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow + Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow -Infinity$	$p \leftarrow -Infinity$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow \text{+Infinity}$	$v \leftarrow + Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:

The double-precision floating-point value in doubleword element 0 of VSR[XA]. src1 The double-precision floating-point value in doubleword element 0 of VSR[XB]. src2

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

NZF Nonzero finite number.

M(x,y) $Return\ the\ normalized\ product\ of\ floating-point\ value\ x\ and\ floating-point\ value\ y,\ having\ unbounded\ range\ and\ precision.$

Q(x) Return a QNaN with the payload of x.

The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 99.Actions for xsmulsp

VSX Scalar Negative Absolute Double-Precision XX2-form

XT,XB xsnabsdp

60	Т	///	В	361	ВХТ	χ
0	6	11	16	21	30 3	31

if MSR. VSX=0 then VSX_Unavailable()

 $src \leftarrow VSR[32 \times BX + B]. dword[0]$ VSR[32×TX+T].dword[0] ← bfp64_NEGATIVE_ABSOLUTE(src) $VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

The contents of doubleword element 0 of VSR[XB], with bit 0 set to 1, is placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

- Programming Note -

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Negative Absolute Quad-Precision X-form

VRT, VRB xsnabsqp 63 **VRT** 8 VRB 804

if MSR.VSX=0 then VSX_Unavailable()

VSR[VRT+32] ← bfp128_NEGATI VE_ABSOLUTE(VSR[VRB+32])

Let src be the floating-point value in VSR[VRB+32] represented in quad-precision format.

The negative absolute value of src is placed into VSR[VRT+32] in quad-precision format.


Special Registers Altered:

None

VSR Data Layout for xsnabsdp

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
i	0	64 127

VSR Data Layout for xsnabsqp



VSX Scalar Negate Double-Precision XX2-form

XT,XB xsnegdp

60	Т	///	В	377	ВХ	ТΧ
0	6	11	16	21	30	31

if MSR.VSX=0 then VSX_Unavailable()

 $src \leftarrow VSR[32 \times BX + B]. dword[0]$ $VSR[32\times TX+T]$. dword[0] \leftarrow bfp64_NEGATE(src) $VSR[32\times TX+T]$. dword[1] $\leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

The contents of doubleword element 0 of VSR[XB], with bit 0 complemented, is placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

Special Registers Altered

None

Programming Note

This instruction can be used to operate on a single-precision source operand.

- Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSX Scalar Negate Quad-Precision X-form

VRT.VRB xsnegqp

63	VRT	16	VRB	804	/
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

VSR[VRT+32] ← bfp128_NEGATE(VSR[VRB+32])

Let src be the floating-point value in VSR[VRB+32] represented in quad-precision format.

src is negated and placed into VSR[VRT+32] in quad-precision format.


Special Registers Altered:

None

VSR Data Layout for xsnegdp

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
)	64 127

VSR Data Layout for xsneggp



VSX Scalar Negative Multiply-Add Type-A Double-Precision XX3-form

xsnmaddadp XT,XA,XB

60 T A B 161 AXBXTX
0 6 111 16 21 293031

VSX Scalar Negative Multiply-Add Type-M Double-Precision XX3-form

xsnmaddmdp XT,XA,XB

60 T A B 169 AXBXTX
0 6 111 16 21 2930 31

```
if MSR. VSX=0 then VSX_Unavailable()
```

reset_xfl ags()

```
if "xsnmaddadp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsnmaddmdp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
end
```

```
\begin{array}{lll} v & \leftarrow bfp\_MULTIPLY\_ADD(src1, src3, src2) \\ rnd & \leftarrow bfp\_NEGATE(bfp\_ROUND\_TO\_BFP64(0b0, FPSCR.\,RN, \ v)) \\ result & \leftarrow bfp64\_CONVERT\_FROM\_BFP(rnd) \end{array}
```

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_flag ← FPSCR.VE & vx_flag
```

```
if vex_flag=0 then do
    VSR[32*TX+T]. dword[0] ← result
    VSR[32*TX+T]. dword[1] ← 0x0000_0000_0000_0000
    FPSCR. FPRF ← fprf_CLASS_BFP32(result)
    FPSCR. FR ← inc_flag
    FPSCR. FI ← xx_flag
end
el se do
    FPSCR. FR ← 0b0
    FPSCR. FI ← 0b0
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

For xsnmaddadp, do the following.

- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsnmaddmdp, do the following.

- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 100.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 100.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

^{3.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

See Table 101, "Scalar Floating-Point Final Result with Negation," on page 777.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note -

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsnmaddadp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
i	0	64 127

VSR Data Layout for xsnmaddmdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$

	Part 2:				SI	·c2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow -Infinity$	v ← src2	v ← –Zero	$v \leftarrow Rezd$	$v \leftarrow src2$	v ← +Infinity	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
a .	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For <i>xsnmaddadp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For <i>xsnmaddmdp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For <i>xsnmaddadp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XB]. For <i>xsnmaddmdp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x,y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, $y = -$
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 100.Actions for xsnmadd(a|m)dp

Case	FPSCR.VE	FPSCR.0E	FPSCR.UE	FPSCR.ZE	FPSCR.XE	vxsnan_fl ag	vxi mz_fl ag	vxi si_fl ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? (q > v)	Returned Results and Status Setting
	-	-	-	-	-	0	0	0	-	-	-	-	T(n(r)), fprf(class(r)), fi(0), fr(0)
	0	-	-	-	-	-	-	1	-	-	-	-	T(r), fprf(class(r)), fi(0), fr(0), fx(VXLSL)
	0	-	-	-	-	0	1	-	-	-	-	-	T(r), fprf(class(r)), fi(0), fr(0), fx(VXIMZ)
	0	-	-	ı	ı	1	0	ı	ı	ı	-	-	T(r), fprf(class(r)), fi(0), fr(0), fx(VXSNAN)
Special	0	-	1	-	-	1	1	-	-	-	-	-	T(r), fprf(class(r)), fi(0), fr(0), fx(VXSNAN), fx(VXIMZ)
	1	-	-	-	-	-	-	1	-	-	-	-	fx(VXISI), error()
	1	-	1	1	-	0	1	1	1	-	-	-	fx(VXIMZ), error()
	1	-	-	-	-	1	0	-	-	-	-	-	fx(VXSNAN), error()
	1	-	-	-	-	1	1	-	-	-	-	-	fx(VXSNAN), fx(VXIMZ), error()
	- 1	-	_	_	_	_	_	_	no	_	_	_	T(n(r)), fprf(class(n(r))), fi(0), fr(0)
	_	-	_	-	0	-	-	-	yes	no	-	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(0)$, $fx(XX)$
Normal	_	_	-	-	0	-	-	-	yes	yes	_	_	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(1)$, $fx(XX)$
	_	_	_	_	1	-	-	_	yes	no	_	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(0)$, $fx(XX)$, $error()$
	-	-	1	-	1	-	-	-	yes	yes	-	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(1)$, $fx(XX)$, $error()$
	- 1	0	_	_	0	_	_	_	_	_	_	_	T(n(r)), fprf(class(n(r))), fi(1), fr(?), fx(0X), fx(XX)
	_	0	_	-	1	-	-	-	-	_	_	_	T(n(r)), fpr(class(n(r))), fi(1), fr(?), fx(0X), fx(XX), error()
Overflow	_	1	-	_	-	-	-	_	_	_	no	-	$T(n(q)+\beta)$, fprf(class(n(q)+\beta)), fi(0), fr(0), fx(0X), error()
0.0	_	1	_	-	-	-	-	-	-	_	yes	no	$T(n(q)+\beta)$, fprf(class($n(q)+\beta$)), fi(1), fr(0), fx(0X), fx(XX), error()
	_	1	_	_	_	-	_	_	_	_	yes	ves	$T(n(q)+\beta)$, $fprf(class(n(q)+\beta))$, $fi(1)$, $fr(1)$, $fx(0X)$, $fx(XX)$, $error()$
Evalenctic		ı.									, ,	7	
Explanation													
class(x)								n this				in Ta	ble 2, "Floating-Point Result Flags," on page 511.
error()	Т	he s	syste	em e	rror								enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the
fi (x)	_					ne va	alue >	ζ.					
fprf(x)								 valu	e x				
fr(x)						ne va							
fx(x)								x=0.	FPSC	R. x i	s set	to 1	
β	٧	Vrap	adjı	ust, v	vhere	ε β =	2 ¹⁵³	⁶ for	douk	ole-p	recis	ion a	and $\beta = 2^{192}$ for single-precision.
q								62, "S ent r			ating	g-Poi	nt Intermediate Result Handling," on page 669, signficand rounded to the target
r								62, "S it ran		r Flo	ating	g-Poi	nt Intermediate Result Handling," on page 669, signficand rounded to the target
V	Т	he p	reci	se in	term	ediat	e res	sult d	efine	ed in	the i	nstru	ction having unbounded signficand precision, unbounded exponent range.
n(x)						•	,				•		n bit of X.
T(x)													target precision format. are set to 0.

Table 101.Scalar Floating-Point Final Result with Negation

Case	FPSCR.VE	FPSCR.0E	FPSCR.UE	FPSCR.ZE	FPSCR.XE	vxsnan_fl ag	vximz_flag	vxi si _fi ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? (q > v)	Returned Results and Status Setting
	_	-	0	-	ı	-	-	-	no	-	-	-	T(n(r)), $fprf(class(n(r)))$, $fi(0)$, $fr(0)$
	_	-	0	-	0	-	-	-	yes	no	-	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(0)$, $fx(UX)$, $fx(XX)$
	_	-	0	-	0	-	-	-	yes	yes	-	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(1)$, $fx(UX)$, $fx(XX)$
Tiny	_	-	0	-	1	-	-	-	yes	no	-	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(0)$, $fx(UX)$, $fx(XX)$, $error()$
Tilly	-	-	0	-	1	1	-	-	yes	yes	1	-	T(n(r)), $fprf(class(n(r)))$, $fi(1)$, $fr(1)$, $fx(UX)$, $fx(XX)$, $error()$
	-	-	1	-	1	1	-	-	yes	-	no	-	$T(n(q) \times \beta)$, $fprf(class(n(q) \times \beta))$, $fi(0)$, $fr(0)$, $fx(UX)$, $error()$
	_	-	1	-	-	-	-	-	yes	-	yes	no	$T(n(q) \times \beta)$, $fprf(class(n(q) \times \beta))$, $fi(1)$, $fr(0)$, $fx(UX)$, $fx(XX)$, $error()$
	_	-	1	-	-	-	-	-	yes	-	yes	yes	$T(n(q)\times\beta), \ \text{fprf(class}(n(q)\times\beta)), \ \text{fi}(1), \ \text{fr}(1), \ \text{fx}(UX), \ \text{fx}(XX), \ \text{error}()$
Explanation - class(x) error()													
fi (x)		•		cepti is se				,					
fprf(x)				RF is s					e x				
fr(x)				is se					· /				
fx(x)									FPSCI	R. x is	s set	to 1.	
β		Wrap	adji	ust, v	vhere	β=	2 ¹⁵³	⁶ for	doub	le-pi	recis	ion a	and $\beta = 2^{192}$ for single-precision.
q				e defi , unb							ating	-Poir	it Intermediate Result Handling," on page 669, signficand rounded to the target
r				e defi , bou						r Flo	ating	-Poir	t Intermediate Result Handling," on page 669, signficand rounded to the target
V		The	preci	se in	term	ediat	e res	ult d	efine	d in	the in	nstru	ction having unbounded signficand precision, unbounded exponent range.
n(x)						_	•		•		•	_	n bit of X.
T(x)													target precision format. are set to 0.

Table 101.Scalar Floating-Point Final Result with Negation (Continued)

VSX Scalar Negative Multiply-Add Type-A Single-Precision XX3-form

xsnmaddasp XT,XA,XB 60 Τ Α В 129 16

VSX Scalar Negative Multiply-Add Type-M Single-Precision XX3-form

xsnmaddmsp XT,XA,XB В 60 Т Α 137

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

V

```
if "xsnmaddasp" then do
   src1 ← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsnmaddmsp" then do
   src1 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times AX+A].dword[0])
   src2 ← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
```

← bfp_MULTIPLY_ADD(src1, src3, src2)

```
← bfp_NEGATE(bfp_ROUND_TO_BFP32(FPSCR.RN, v))
resul t32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
```

```
FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   FPSCR. FR ← inc_flag
   FPSCR. FI

← xx_fl ag

end
el se do
   FPSCR, FR
               \leftarrow~0b0
   FPSCR. FI
              ← 0b0
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For xsnmaddasp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsnmaddmsp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 102, "Actions for xsnmadd(a|m)sp," on page 781.

src2 is $added^{[2]}$ to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 102, "Actions for xsnmadd(alm)sp," on page 781.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Floating-point multiplication is based on exponent addition and multiplication of the significands.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

See Table 101, "Scalar Floating-Point Final Result with Negation," on page 777.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsnmaddasp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
•	0	64 127

VSR Data Layout for xsnmaddmsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
,	0	64 127

ı	Part 1:				sr	с3			
N	<i>l</i> lultiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	–Infinity	$p \leftarrow +Infinity$	$p \leftarrow +Infinity$	p ← dQNaN vximz_flag ← 1	p ← dQNaN vximz_flag ← 1	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$\begin{array}{l} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$
	SNaN	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

	Part 2:				sr	c2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	v ← Q(src2) vxsnan_flag ← 1
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow -Infinity$	v ← src2	v ← –Zero	v ← Rezd	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
٩	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	$v \leftarrow p$	$v \leftarrow p$	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p vxsnan_flag ← 1
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	v ← Q(src2) vxsnan_flag ← 1

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For <i>xsnmaddasp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For <i>xsnmaddmsp</i> , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For xsnmaddasp, the double-precision floating-point value in doubleword element 0 of VSR[XB]. For xsnmaddmsp, the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x,y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 102.Actions for xsnmadd(a|m)sp

VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd] X-form

VRT, VRA, VRB xsnmaddqp (R0=0)xsnmaddqpo VRT, VRA, VRB (R0=1)

63	VRT	VRA	VRB	452	R0
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
← bfp_MULTIPLY_ADD(src1, src3, src2)
     ← bfp_NEGATE(bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v))
result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
vex_fl ag ← FPSCR. VE & vx_fl ag
if vex_flag=0 then do
  VSR[VRT+32] \leftarrow result
  FPSCR. FPRF \leftarrow fprf_CLASS_BFP128(result)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_flag=0) & xx_flag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRT+32] represented in quad-precision format.

Let src3 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1, src2, or src3 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, an Invalid Operation exception occurs and VXI MZ is set to

If src2 and the product of src1 and src3 are Infinity values having opposite signs, an Invalid Operation exception occurs and VXI SI is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src3 is a Signalling NaN, the result is the Quiet NaN corresponding to src3.

Otherwise, if src3 is a Quiet NaN, the result is src3.

Otherwise, if src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, the result is the default Quiet NaN^[1].

Otherwise, if the product of src1 and src3, and src2 are Infinity values having opposite signs, the result is the default Quiet NaN.

Otherwise, do the following.

src1 is multiplied by src3, producing a product having unbounded significand precision and exponent range.

Table 83. "Actions See part of for 1 xsmadd(a|m)dp".

src2 is added to the product, producing a sum having unbounded range and precision.

part 2 Table 83. "Actions for xsmadd(a|m)dp".

If the intermediate result is *Tiny* (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI

FX VXSNAN VXIMZ VXISI OX UX XX

VSR Dat	/SR Data Layout for xsnmaddqp[o]								
src1	VSR[VRA+32]								
src2	VSR[VRT+32]								
src3	VSR[VRB+32]								
tgt	VSR[VRT+32]								
	0 127								

	Part 1:				S	rc3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	p ← +Infinity		p ← vxi mz_f	dQNaN Tag ← 1		$p \leftarrow -Infinity$		
_	-NZF		p ← Mul (src1, src3)			p ← Mul (src1, src3)			
_	–Zero	p ← dQNaN		p ← +Zero	p ← -Zero		p ← dQNaN	p ← src3	p ← qui et(src3)
src1	+Zero	vximz_flag ← 1		p ← -Zero	p ← +Zero		vximz_flag ← 1	μ ~ 3163	vxsnan_fl ag ← 1
s	+NZF		p ← Mul (src1, src3)			p ← Mul (src1, src3)			
	+Infinity	p ← -Infinity		p ← vxi mz_f	dQNaN Tag ← 1		p ← +Infinity		
	QNaN	p ← src1						p ← src1 vxsnan_fl ag ← 1	
	SNaN	p ← qui et(src1) vxsnan_fl ag ← 1							

	Part 2:	src2							
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
_	-Infinity	v ← -Infinity					v ← dQNaN vxisi_flag ← 1		
	-NZF		v ← Add(p, src2)	V (⊢ p	v ← Add(p, src2)			
	-Zero		u corol	v ← -Zero	v ← Rezd	v ← src2		v corel	v ← quiet(src2)
۵	+Zero		v ← src2	v ← Rezd	v ← +Zero	V ← 51 C2		v ← src2	vxsnan_fl ag ← 1
	+NZF		v ← Add(p, src2)	V (⊢ p	v ← Add(p, src2)			
	+Infinity	v ← dQNaN vxisi_flag ← 1					v ← +Infinity		
	QNaN & src1 is a NaN			V	n			$v \leftarrow p$ $vxsnan_flag \leftarrow 1$	
	QNaN & src1 not a NaN			V €	– p			v ← src2	v ← quiet(src2) vxsnan_flag ← 1

Explanation: src1 The quad-precision floating-point value in VSR[VRA+32]. The quad-precision floating-point value in VSR[VRT+32]. src2 src3 The quad-precision floating-point value in VSR[VRB+32]. dQNaN Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000). NZF Nonzero finite number. Rezd Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands. Return a QNaN with the payload of x. qui et(x) Add(x, y)Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision. Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd). Mul(x, y)Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision. The intermediate product having unbounded range and precision. The intermediate result having unbounded range and precision.

Table 103.Actions for xsnmaddqp[o]

VSX Scalar Negative Multiply-Subtract Type-A Double-Precision XX3-form

xsnmsubadp XT,XA,XB

60 T A B 177 AXBXTX
0 6 11 16 21 293031

VSX Scalar Negative Multiply-Subtract Type-M Double-Precision XX3-form

xsnmsubmdp XT,XA,XB

60 T A B 185 AXBXTX
0 6 11 16 21 2930]31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
if "xsnmsubadp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsnmsubmdp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
end
```

```
 \begin{array}{lll} v & \leftarrow bfp\_MULTI\,PLY\_ADD(src1,\ src3,\ bfp\_NEGATE(src2)) \\ rnd & \leftarrow bfp\_NEGATE(bfp\_ROUND\_T0\_BFP64(0b0,\ FPSCR.\ RN,\ v)) \\ resul\ t & \leftarrow bfp64\_CONVERT\_FROM\_BFP(rnd) \\ \end{array}
```

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
if vex_flag=0 then do
    VSR[32×TX+T].dword[0] ← result
    VSR[32×TX+T].dword[1] ← 0x0000_0000_0000_0000
    FPSCR.FPRF ← fprf_CLASS_BFP64(result)
    FPSCR.FR ← inc_flag
    FPSCR.FI ← xx_flag
end
else do
    FPSCR.FR ← 0b0
    FPSCR.FI ← 0b0
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

For xsnmsubadp, do the following.

- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsnmsubmdp, do the following.

- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 104.

src2 is negated and added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 104.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 101, "Scalar Floating-Point Final Result with Negation," on page 777.

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsnmsubadp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

VSR Data Layout for xsnmsubmdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
ì	0	64 127

	Part 1:		src3										
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN				
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$				
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$				
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$				
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$				
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$				
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$				
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1$ vxsnan_flag $\leftarrow 1$				
	SNaN	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{l} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$				

	Part 2:				sr	c2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	v ← +Infinity	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	v ← +Infinity	v ← −src2	v ← Rezd	v ← –Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	v ← Q(src2) vxsnan_flag ← 1
	+Zero	v ← +Infinity	v ← −src2	v ← +Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
ď	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← +Infinity	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation	:
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	For xsnmsubadp , the double-precision floating-point value in doubleword element 0 of VSR[XT]. For xsnmsubmdp , the double-precision floating-point value in doubleword element 0 of VSR[XB].
src3	For xsnmsubadp, the double-precision floating-point value in doubleword element 0 of VSR[XB]. For xsnmsubmdp, the double-precision floating-point value in doubleword element 0 of VSR[XT].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = y$, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 104.Actions for xsnmsub(a|m)dp

VSX Scalar Negative Multiply-Subtract Type-A Single-Precision XX3-form

xsnmsubasp	,	(T,XA,XB			
60	Т	Α	В	145	AXBX TX
0	6	11	16	21	29 30 31

VSX Scalar Negative Multiply-Subtract Type-M Single-Precision XX3-form

xsnmsubmsp	XT,XA,XB			
60 T	А	В	153	AXBXTX
0 6	11	16	21	29 30 31

if MSR. VSX=0 then VSX Unavailable()

```
reset_xfl ags()
```

```
if "xsnmsubasp" then do
  src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
  src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
end
if "xsnmsubmsp" then do
  src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[0])
  src2 ← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[0])
```

```
← bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2))
         ← bfp_NEGATE(bfp_ROUND_TO_BFP32(FPSCR. RN, v))
result32 \leftarrow bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag \leftarrow vxsnan_flag \mid vximz_flag \mid vxisi_flag
vex_flag ← FPSCR. VE & vx_flag
```

```
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
```

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For xsnmsubasp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XT].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

For xsnmsubmsp, do the following.

- Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].
- Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].
- Let src3 be the double-precision floating-point value in doubleword element 0 of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 105, "Actions for xsnmsub(a|m)sp," on page 790.

src2 is negated and added[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 105, "Actions for xsnmsub(a|m)sp," on page 790.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are

Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

^{3.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

See Table 101, "Scalar Floating-Point Final Result with Negation," on page 777.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI VXIMZ

Programming Note -

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsnmsubasp

src1	VSR[XA].dword[0]	unused
src2	VSR[XT].dword[0]	unused
src3	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
·	0	64 127

VSR Data Layout for xsnmsubmsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
src3	VSR[XT].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
Ī	0	64 127

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$

Part 2:					SI	·c2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	-NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow +Infinity$	v ← −src2	v ← Rezd	v ← −Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
-	+Zero	$v \leftarrow +Infinity$	v ← −src2	v ← +Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
a.	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	$v \leftarrow p$	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The double-precision floating-point value in VSR[XA].dword[0].
src2	For <i>xsnmsubasp</i> , the double-precision floating-point value in VSR[XT].dword[0]. For <i>xsnmsubmsp</i> , the double-precision floating-point value in VSR[XB].dword[0].
src3	For <i>xsnmsubasp</i> , the double-precision floating-point value in VSR[XB].dword[0]. For <i>xsnmsubmsp</i> , the double-precision floating-point value in VSR[XT].dword[0].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If x = y, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 105.Actions for xsnmsub(a|m)sp

VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd] X-form

xsnmsubqp VRT,VRA,VRB (R0=0) xsnmsubqpo VRT,VRA,VRB (R0=1)

63	VRT	VRA	VRB	484	RO
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
src3 ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
      ← bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2))
      ← bfp_NEGATE(bfp_ROUND_TO_BFP128(RO, FPSCR.RN, v))
result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vximz_flag | vxisi_flag
ex_flag ← FPSCR. VE & vx_flag
if ex_flag=0 then do
  VSR[VRT+32] \leftarrow result
  FPSCR. FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_fl ag=0) & xx_fl ag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRT+32] represented in quad-precision format.

Let src3 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1, src2, or src3 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, an Invalid Operation exception occurs and VXI MZ is set to 1.

If src2 and the product of src1 and src3 are Infinity values having same signs, an Invalid Operation exception occurs and VXI SI is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src3 is a Signalling NaN, the result is the Quiet NaN corresponding to src3.

Otherwise, if src3 is a Quiet NaN, the result is src3.

Otherwise, if src1 is an Infinity value and src3 is a Zero value, or if src1 is a Zero value and src3 is an Infinity value, the result is the default Quiet NaN^[1].

Otherwise, if the product of src1 and src3, and src2 are Infinity values having same signs, the result is the default Quiet NaN.

Otherwise, do the following.

src1 is multiplied by src3, producing a product having unbounded significand precision and exponent range.

See part 1 of Table 96. "Actions for xsmsubqp[o]".

src2 is negated and added to the product, producing a sum having unbounded range and precision.

See part 2 of Table 96. "Actions for xsmsubqp[o]".

If the intermediate result is Tiny (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FR and FI are set to 0.

 $^{1. \ \} The \ quad-precision \ default \ Quiet \ NaN \ is \ the \ value, \ 0x7FFF_8000_0000_0000_0000_0000_0000.$

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXIMZ VXISI OX UX XX

VSR Data Layout for xsnmsubqp[o]					
src1	VSR[VRA+32]				
src2	VSR[VRT+32]				
src3	VSR[VRB+32]				
tgt	VSR[VRT+32]				
0	127				

	Part 1:		src3							
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN	
_	-Infinity	p ← +lnfinity		p ← vxi mz_f	dQNaN Tag ← 1		p ← −Infinity			
	-NZF		p ← Mul (src1, src3)	p ← +Zero	p ← -Zero	p ← Mul (src1, src3)				
_	–Zero	p ← dQNaN vximz_flag ← 1	p ← +Zero	p ← +2610	p ← -zero	p ← -Zero	p ← dONaN vximz_flag ← 1	p ← src3	p ← quiet(src3) vxsnan_flag ← 1	
src1	+Zero		p ← -Zero	p ← -Zero	p ← +Zero	p ← +Zero				
ıs	+NZF		p ← Mul (src1, src3)	p 4 -2610	p (~ +2610	p ← Mul (src1, src3)				
	+Infinity	p ← -Infinity		p ← dQNaN vximz_flag ← 1		p ← +Infinity				
	QNaN	p ← src1						p ← src1 vxsnan_fl ag ← 1		
	SNaN		·			et(src1) flag ← 1	·		·	

Part 2:		src2								
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN	
	-Infinity	v ← dQNaN vxisi_flag ← 1					v ← -Infinity			
	-NZF		$v \leftarrow sub(p, src2)$	V (⊢ p	v ← sub(p, src2)				
	–Zero		v ← -src2	v ← Rezd	v ← -Zero	v ← -src2		v ← src2	v ← qui et(src2)	
۵	+Zero		V ← -51 C2	v ← +Zero	v ← Rezd	V ← -51C2		V ← SIC2	vxsnan_fl ag ← 1	
	+NZF		v ← sub(p, src2)	V (⊢ p	v ← sub(p, src2)				
	+Infinity	v ← +Infinity					v ← dQNaN vxi si_fl ag ← 1			
	QNaN & src1 is a NaN								$v \leftarrow p$ $vxsnan_flag \leftarrow 1$	
	QNaN & src1 not a NaN			V (⊢ p			v ← src2	v ← qui et(src2) vxsnan_fl ag ← 1	

Explanation	n:
src1	The quad-precision floating-point value in VSR[VRA+32].
src2	The quad-precision floating-point value in VSR[VRT+32].
src3	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
qui et(x)	Return a QNaN with the payload of x.
sub(x, y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = y$, v is considered to be an exact-zero-difference result (Rezd).
Mul (x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 106.Actions for xsnmsubqp[o]

VSX Scalar Round to Double-Precision Integer using round to Nearest Away XX2-form

xsrdpi XT,XB

60 T /// B 73 BXT
0 6 11 16 21 303

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
 \begin{array}{lll} & \text{src} & \leftarrow \text{bfp\_CONVERT\_FROM\_BFP64(VSR[VRB+32].\,dword[0])} \\ & \text{rnd} & \leftarrow \text{bfp\_ROUND\_TO\_I NTEGER\_NEAR\_AWAY(src)} \\ & \text{resul t} & \leftarrow \text{bfp64\_CONVERT\_FROM\_BFP(rnd)} \\ \end{array}
```

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

```
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
```

```
if vex_flag=0 then do

    VSR[32×TX+T].dword[0] ← result

    VSR[32×TX+T].dword[1] ← 0x0000_0000_0000_0000

    FPSCR.FPRF ← fprf_CLASS_BFP64(result)

end

FPSCR.FR ← 0b0

FPSCR.FI ← 0b0
```

```
Let XT be the value 32 \times TX + T.
Let XB be the value 32 \times BX + B.
```

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src is rounded to an integer using the rounding mode Round to Nearest Away.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

If a trap-enabled invalid operation exception occurs, ${\rm VSR}[{\rm XT}]$ and ${\rm FPRF}$ are not modified, and ${\rm FR}$ and ${\rm FI}$ are set to 0.

Special Registers Altered

FPRF FR=0b0 FI=0b0 FX VXSNAN

Programming Note -

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrdpi

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
Ī	0	64 127

VSX Scalar Round to Double-Precision Integer exact using Current rounding mode XX2-form

xsrdpic XT,XB 60 Τ /// В 107

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
```

```
src ← bfp CONVERT FROM BFP64(VSR[VRB+32].dword[0])
```

```
if FPSCR.RN=0b00 then
   rnd \leftarrow bfp\_ROUND\_TO\_INTEGER\_NEAR\_EVEN(src)
if FPSCR.RN=0b01 then
   rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src)
if FPSCR. RN=0b10 then
   rnd ← bfp_ROUND_TO_INTEGER_CEIL(src)
if FPSCR. RN=Ob11 then
   rnd ← bfp_ROUND_TO_I NTEGER_FLOOR(src)
```

result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
               then SetFX(FPSCR.XX)
if xx_flag=1
```

```
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
```

```
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T].dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flaq
end
el se do
   \mathsf{FPSCR}.\,\mathsf{FR}\quad\leftarrow\,\mathsf{0b0}
   FPSCR. FI ← 0b0
```

```
Let XT be the value 32×TX + T.
Let XB be the value 32×BX + B.
```

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src is rounded to an integer using the rounding mode specified by RN.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FL is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Special Registers Altered

FPRF FR FI FX XX VXSNAN

Programming Note -

This instruction can be used to operate on a single-precision source operand.

- Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrdpic

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
i)	64 127

VSX Scalar Round to Double-Precision Integer using round toward -Infinity XX2-form

XT,XB xsrdpim 60 Τ /// В 121

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp CONVERT FROM BFP64(VSR[VRB+32].dword[0])
src
       ← bfp_ROUND_TO_INTEGER_FLOOR(src)
resul t ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
```

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

```
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
FPSCR. FR ← 0b0
FPSCR. FI ← 0b0
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src is rounded to an integer using the rounding mode Round toward -Infinity.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Special Registers Altered

FPRF FR=0b0 FI=0b0 FX VXSNAN

Programming Note

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrdpim

src	VSR[XB].dword[0]	unused		
tgt	VSR[XB].dword[0]	0x0000_0000_0000		
Ī	0	64 127		

VSX Scalar Round to Double-Precision Integer using round toward +Infinity XX2-form

XT,XB xsrdpip 60 Τ /// В 105

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp CONVERT FROM BFP64(VSR[VRB+32].dword[0])
src
      ← bfp_ROUND_TO_I NTEGER_CEIL(src)
result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)
```

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

```
if vex_flag=0 then do
   VSR[32 \times TX + T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
end
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

FPSCR. FR ← 0b0

FPSCR. FI ← 0b0

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src is rounded to an integer using the rounding mode Round toward +Infinity.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Special Registers Altered

FPRF FR=0b0 FI=0b0 FX VXSNAN

Programming Note

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrdpip

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
)	64 127

VSX Scalar Round to Double-Precision Integer using round toward Zero XX2-form

xsrdpiz XT,XB

60 T /// B 89 BXT.
0 6 11 16 21 303

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
\begin{array}{lll} \text{src} & \leftarrow \text{ bfp\_CONVERT\_FROM\_BFP64(VSR[VRB+32]. dword[0])} \\ \text{rnd} & \leftarrow \text{ bfp\_ROUND\_TO\_INTEGER\_TRUNC(src)} \\ \text{resul t} & \leftarrow \text{ bfp64\_CONVERT\_FROM\_BFP(rnd)} \end{array}
```

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

vex_fl ag ← FPSCR. VE & vxsnan_fl ag

```
if vex_flag=0 then do
  VSR[32×TX+T].dword[0] ← result
  VSR[32×TX+T].dword[1] ← 0x0000_0000_0000_0000
  FPSCR.FPRF ← fprf_CLASS_BFP64(result)
```

end FPSCR. FR \leftarrow 0b0 FPSCR. FI \leftarrow 0b0

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src is rounded to an integer using the rounding mode Round toward Zero.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of ${\tt VSR[XT]}$ are set to 0.

FPRF is set to the class and sign of the result. FR is set to 0. FI is set to 0.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

Special Registers Altered

FPRF FR=0b0 FI=0b0 FX VXSNAN

Programming Note

This instruction can be used to operate on a single-precision source operand.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrdpiz

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Reciprocal Estimate Double-Precision XX2-form

xsreap	Х	(I,XB			
60	Т	///	В	90	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
        ← bfp CONVERT FROM BFP64(VSR[VRB+32].dword[0])
src
        ← bfp_RECIPROCAL_ESTIMATE(src)
        ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
rnd
result \leftarrow bfp64_CONVERT_FR0M_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if zx_flag=1 then SetFX(FPSCR.ZX)
vex_flag ← FPSCR. VE & vxsnan_flag
zex_fl ag ← FPSCR. ZE & zx_fl ag
if vex_flag=0 & zex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   \texttt{FPSCR}.\, \texttt{FPRF} \leftarrow \texttt{fprf\_CLASS\_BFP64}(\texttt{resul}\,\,t)
   \mathsf{FPSCR}.\,\mathsf{FR} \quad \leftarrow \,\mathsf{ObU}
   FPSCR. FI ← 0bU
end
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

A double-precision floating-point estimate of the reciprocal of src is placed into doubleword element 0 of VSR[XT] in double-precision format.

Unless the reciprocal of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of src. That is,

$$\left| \frac{\text{estimate} - \frac{1}{\text{src}}}{\frac{1}{\text{src}}} \right| \le \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	–Zero	None
–Zero	–Infinity ¹	ZX
+Zero	+Infinity ¹	ZX
+Infinity	+Zero	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None

- 1. No result if ZE=1.
- 2. No result if VE=1.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to an undefined value. FI is set to an undefined value.

If a trap-enabled invalid operation exception or a trap-enabled zero divide exception occurs, VSR[XT] and FPRF are not modified.

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FPRF FR=0bU FI=0bU FX OX UX XX=0bU VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layo	ut for	xsred	b
---------------	--------	-------	---

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Reciprocal Estimate Single-Precision XX2-form

xsresp	>	(T,XB			
60	Т	///	В	26	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
          ← bfp CONVERT FROM BFP64(VSR[VRB+32].dword[0])
src
          ← bfp_RECIPROCAL_ESTIMATE(src)
          ← bfp_ROUND_TO_BFP32(FPSCR. RN, v)
rnd
result32 \leftarrow bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if ObU then SetFX(FPSCR.XX)
if zx_flag=1 then SetFX(FPSCR.ZX)
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
zex_flag \leftarrow FPSCR. ZE \& zx_flag
if vex_flag=0 & zex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   \mathsf{FPSCR}.\,\,\mathsf{FR}\quad\leftarrow\,\mathsf{ObU}
   FPSCR. FI ← 0bU
end
el se do
   FPSCR. FR ← 0b0
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

FPSCR. FI ← 0b0

end

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

A single-precision floating-point estimate of the reciprocal of src is placed into doubleword element 0 of VSR[XT] in double-precision format.

Unless the reciprocal of src would be a zero, an infinity, the result of a trap-disabled Overflow exception, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of src. That is,

$$\left| \frac{\text{estimate} - \frac{1}{\text{src}}}{\frac{1}{\text{src}}} \right| \le \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	-Zero	None
-Zero	–Infinity ¹	ZX
+Zero	+Infinity ¹	ZX
+Infinity	+Zero	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None

- No result if ZE=1.
- 2. No result if VE=1.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to an undefined value. FI is set to an undefined value.

If a trap-enabled invalid operation exception or a trap-enabled zero divide exception occurs, VSR[XT] and FPRF are not modified.

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

- Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsresp

src	VSR[XB].dword[0]	unused
tgt	VSR[XB].dword[0]	0x0000_0000_0000
)	64 127

VSX Scalar Round to Quad-Precision Integer [with Inexact] Z23-form

xsrqpi R,VRT,VRB,RMC (EX=0) xsrqpix R,VRT,VRB,RMC (EX=1)

	63	VRT	///	R	VRB	RMC	5	EX
0		6	11	15	16	21	23	31

if MSR. VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
if R=O then do
   if RMC=0b00 then
                                // Round to Nearest Away
      rmode \leftarrow 0b100
   if RMC=0b11 then do
      if FPSCR. RN=0b00 then // Round to Nearest Even
         rmode \leftarrow 0b000
      if FPSCR.RN=0b01 then // Round towards Zero
         rmode \leftarrow 0b001
      if FPSCR. RN=0b10 then // Round towards +Infinity
         rmode \leftarrow 0b010
      if FPSCR. RN=0b11 then // Round towards -Infinity
         rmode \leftarrow 0b011
   end
end
el se do // R=1
                                // Round to Nearest Even
   if RMC=0b00 then
      rmode \leftarrow 0b000
   if RMC=0b01 then
                                // Round towards Zero
      rmode \leftarrow 0b001
   if RMC=0b10 then
                                // Round towards +Infinity
      rmode ← 0b010
   if RMC=Ob11 then
                                // Round towards -Infinity
      rmode ← 0b011
end
src ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
if src. class. SNaN then do
   resul t ← bfp128_CONVERT_FROM_BFP(bfp_QUIET(src))
   vxsnan_flag \leftarrow 1
end
else if src.class.QNaN
        src. class. Infinity
        src. class. Zero then
   result ← bfp128_CONVERT_FROM_BFP(src)
el se do
          ← bfp_ROUND_TO_INTEGER(rmode, src)
   result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
end
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if xx_flag & EX then SetFX(FPSCR.XX)
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
if vex_flag=0 then do
   VSR[VRT+32] \leftarrow result
   FPSCR. FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR ← EX & (vxsnan_flag=0) & inc_flag
```

FPSCR. FI ← EX & (vxsnan_flag=0) & xx_flag

Let R and RMC specify the rounding mode as follows.

<u>~</u>	RMC	FPSCR.RN	Rounding Mode
0	00	-	Round to Nearest Away
0	01	_	reserved
0	10	_	reserved
0	11	00	Round to Nearest Even
0	11	01	Round towards Zero
0	11	10	Round towards +Infinity
0	11	11	Round towards -Infinity
1	00	_	Round to Nearest Even
1	01	_	Round towards Zero
1	10	_	Round towards +Infinity
1	11	-	Round towards -Infinity

Let src be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If src is a Signalling NaN, an Invalid Operation exception occurs, VXSNAN is set to 1, and the result is the Quiet NaN corresponding to the Signalling NaN.

Otherwise, if src is a Quiet NaN, an Infinity, or a Zero, then the result is src.

Otherwise, src is rounded to an integer using the rounding mode rmode.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result.

For xsrqpi, FR is set to 0, FI is set to 0, and XX is not set by an Inexact exception.

For *xsrqpix*, FR is set to indicate if the result was incremented when rounded, FI is set to indicate the result is inexact, and XX is set by an Inexact exception.

If a trap-disabled Invalid Operation exception occurs, FPRF is set to an undefined value.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified.

Special Registers Altered:

```
        FPRF
        VXSNAN
        FX

        FR (set to 0)
        FI (set to 0)
        (if xsrqpi)

        FR FI
        XX
        (if xsrqpix)
```

VSR Data Layout for xsrqpi[x]						
src	VSR[VRB+32]					
tgt	VSR[VRT+32]					
0	127					

VSX Scalar Round Quad-Precision to Double-Extended-Precision Z23-form

R, VRT, VRB, RMC xsrqpxp

63	VRT	///	R	VRB	RMC	37	/
0	6	11	15	16	21	23	31

```
if MSR. VSX=0 then VSX Unavailable()
```

```
reset_xfl ags()
if R=O then do
   if RMC=0b00 then
                               // Round to Nearest Away
      rmode ← 0b100
   if RMC=Ob11 then do
      if FPSCR. RN=0b00 then // Round to Nearest Even
         rmode \leftarrow 0b000
      if FPSCR. RN=0b01 then // Round towards Zero
         rmode ← 0b001
      if FPSCR. RN=0b10 then // Round towards +Infinity
         rmode \leftarrow 0b010
      if FPSCR. RN=0b11 then // Round towards -Infinity
         rmode \leftarrow 0b011
   end
end
el se do // R=1
   if RMC=0b00 then
                               // Round to Nearest Even
      rmode \leftarrow 0b000
   if RMC=0b01 then
                               // Round towards Zero
      rmode \leftarrow 0b001
   if RMC=0b10 then
                               // Round towards +Infinity
      rmode ← 0b010
   if RMC=Ob11 then
                               // Round towards -Infinity
      rmode ← 0b011
end
       ← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
       ← bfp_ROUND_TO_BFP80(rmode, src)
result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan flag=1 then SetFX(FPSCR.VXSNAN)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
if vex_flag=0 then do
   VSR[VRT+32] \leftarrow result
   FPSCR. FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR ← (vxsnan_fl ag=0) & inc_fl ag
```

FPSCR. FI \leftarrow (vxsnan_fl ag=0) & xx_fl ag

Let R and RMC specify the rounding mode as follows.

<u>~</u>	RMC	FPSCR.RN	Rounding Mode
0	00	-	Round to Nearest Away
0	01	_	reserved
0	10	_	reserved
0	11	00	Round to Nearest Even
0	11	01	Round to Zero
0	11	10	Round to +Infinity
0	11	11	Round to -Infinity
1	00	_	Round to Nearest Even
1	01	_	Round to Zero
1	10	_	Round to +Infinity
1	11	-	Round to -Infinity

Let src be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If src is a Signalling NaN, an Invalid Operation exception occurs, VXSNAN is set to 1, and the result is the Quiet NaN corresponding to the Signalling NaN, with the significand truncated double-extended-precision.

Otherwise, if src is a Quiet NaN, then the result is src with the significand truncated double-extended-precision.

Otherwise, if src is an Infinity or a Zero, the result is src.

Otherwise, src is rounded to double-extended precision (i.e., 15-bit exponent range and 64-bit significand precision) using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FPRF is set to an undefined value, and FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:
FPRF FR FI FX VXSNAN OX UX XX

VSR Data Layout for xsrqpxp							
src	VSR[VRB+32]						
tgt	VSR[VRT+32]						

VSX Scalar Round to Single-Precision XX2-form

XT,XB xsrsp 60 Τ /// В 281

if MSR.VSX=0 then VSX_Unavailable()

```
reset_xfl ags()
          ← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0])
src
          ← bfp_ROUND_TO_BFP32(FPSCR.RN, src)
result32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vex_fl ag ← FPSCR. VE & vxsnan_fl ag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   \text{FPSCR. FR} \quad \leftarrow \text{inc\_flag}
   FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
```

```
Let XT be the value 32×TX + T.
Let XB be the value 32×BX + B.
```

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrsp

 $\mathsf{FPSCR}.\,\mathsf{FI} \quad \leftarrow \,\mathsf{0b0}$

end

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Reciprocal Square Root Estimate Double-Precision XX2-form

xsrsqrtedp	>	KT,XB			
60	Т	///	В	74	вхтх
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

reset_xfl ags()

← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0]) src ← bfp_RECIPROCAL_SQUARE_ROOT_ESTIMATE(src) ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v) rnd result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT) if zx_flag=1 then SetFX(FPSCR.ZX)

vx_flag ← vxsnan_flag | vxsqrt_flag $vex_fl\ ag\ \leftarrow\ FPSCR.\ VE\ \&\ vx_fl\ ag$ zex_fl ag ← FPSCR. ZE & zx_fl ag

if vex_flag=0 & zex_flag=0 then do $VSR[32\times TX+T]$. dword[0] \leftarrow result $VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000$ FPSCR.FPRF ← fprf_CLASS_BFP64(result) $\mathsf{FPSCR}.\,\,\mathsf{FR}\quad\leftarrow\,\mathsf{ObU}$ $\mathsf{FPSCR}.\,\,\mathsf{FI} \quad \leftarrow \,\,\mathsf{ObU}$ end

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

A double-precision floating-point estimate of the reciprocal square root of src is placed into doubleword element 0 of VSR[XT] in double-precision format.

Unless the reciprocal of the square root of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of the square root of src. That is,

$$\frac{\text{estimate} - \frac{1}{\sqrt{\text{src}}}}{\frac{1}{\sqrt{\text{src}}}} \le \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	QNaN ¹	VXSQRT
–Finite	QNaN ¹	VXSQRT
–Zero	–Infinity ²	ZX
+Zero	+Infinity ²	ZX
+Infinity	+Zero	None
SNaN	QNaN ¹	VXSNAN
QNaN	QNaN	None
•		

- 1. No result if VE=1.
- 2. No result if ZE=1.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to an undefined value. FI is set to an undefined value.

If a trap-enabled invalid operation exception or a trap-enabled zero divide exception occurs, VSR[XT] and FPRF are not modified.

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FPRF FR=0bU FI=0bU FX XX=0bU VXSNAN VXSQRT

Programming Note —

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VOD	D-1-		e	
VSK	Data	Lavout	tor	xsrsartedp

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

VSX Scalar Reciprocal Square Root Estimate Single-Precision XX2-form

xsrsqrtesp XT,XB 60 T /// B 10 BXTX 0 6 11 16 21 30 31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
v ← bfp_RECIPROCAL_SQUARE_ROOT_ESTIMATE(src)
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)
result32 ← bfp32_CONVERT_FROM_BFP(rnd)
result64 ← bfp64_CONVERT_FROM_BFP(rnd)
```

```
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR. VXSQRT)
if ox_flag=1 then SetFX(FPSCR. OX)
if ux_flag=1 then SetFX(FPSCR. UX)
if ObU then SetFX(FPSCR. XX)
if zx_flag=1 then SetFX(FPSCR. ZX)
```

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

end

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

A single-precision floating-point estimate of the reciprocal square root of src is placed into doubleword element 0 of VSR[XT] in double-precision format.

Unless the reciprocal of the square root of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of the square root of src. That is,

$$\left| \frac{\text{estimate} - \frac{1}{\sqrt{\text{SrC}}}}{\frac{1}{\sqrt{\text{CFO}}}} \right| \leq \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	QNaN ¹	VXSQRT
–Finite	QNaN ¹	VXSQRT
-Zero	–Infinity ²	ZX
+Zero	+Infinity ²	ZX
+Infinity	+Zero	None
SNaN	QNaN ¹	VXSNAN
QNaN	QNaN	None

- 1. No result if VE=1.
- 2. No result if ZE=1.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to an undefined value. FI is set to an undefined value.

If a trap-enabled invalid operation exception or a trap-enabled zero divide exception occurs, VSR[XT] and FPRF are not modified.

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FPRF FR=0bU FI=0bU FX 0X UX ZX XX=0bU VXSNAN VXSQRT

- Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xsrsqrtesp

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
ĺ)	64 127

VSX Scalar Square Root Double-Precision XX2-form

XT,XB xssgrtdp 60 Τ /// В 75

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp CONVERT FROM BFP64(VSR[32×BX+B].dword[0])
src
       ← bfp_SQUARE_ROOT(src)
       ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
rnd
result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT)
if xx_flag=1
                  then SetFX(FPSCR.XX)
vx_flag \leftarrow vxsnan_flag \mid vxsqrt_flag
vex_fl ag ← FPSCR. VE & vx_fl ag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
end
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

The unbounded-precision square root of src is produced.

See Table 107.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FL is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.


Special Registers Altered

FPRF FR FI FX XX VXSNAN VXSQRT

Programming Note -

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xssqrtdp



	src								
-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN		
v ← dQNaN vxsqrt_fl ag←1	v ← dQNaN vxsqrt_fl ag ← 1	v ← +Zero	v ← +Zero	v ← SQRT(src)	v ← +Infinity	v ← src	$v \leftarrow Q(src)$ vxsnan_fl ag $\leftarrow 1$		

Explanation	n:
src	The double-precision floating-point value in doubleword element 0 of VSR[XB].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
SQRT(x)	The unbounded-precision square root of the floating-point value x.
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 107.Actions for xssqrtdp

VSX Scalar Square Root Quad-Precision [using round to Odd] X-form

xssqrtqp	VRT,VRB	(R0=0)
xssqrtqpo	VRT,VRB	(R0=1)
• •		. ,

63	VRT	27	VRB	804	RO
0	6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP128(VSR[VRB+32])
src
       ← bfp_SQUARE_ROOT(src)
     ← bfp_ROUND_TO_BFP128(RO, FPSCR. RN, v)
result \leftarrow bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT)
if xx_flag=1
                  then SetFX(FPSCR.XX)
vx_flag \leftarrow vxsnan_flag \mid vxsqrt_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[VRT+32] \leftarrow result
   FPSCR. FPRF ← fprf_CLASS_BFP128(result)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_fl ag=0) & xx_fl ag
```

Let src be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If src is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src is a negative, non-zero value, an Invalid Operation exception occurs and VXSQRT is set to 1.

If src is a Signalling NaN, the result is the Quiet NaN corresponding to src.

Otherwise, if src is a Quiet NaN, the result is src.

Otherwise, if src is a negative value, the result is the default Quiet NaN^[1].

Otherwise, do the following.

The normalized square root of src is produced with unbounded significand precision and exponent range.

See Table 108, "Actions for xssqrtqp[o]," on page 813.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Section 7.3.2.6, "Rounding" on page 524 for a description of rounding modes.

If there is loss of precision, an Inexact exception occurs.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FPRF is set to an undefined value, and FR and FI are set to 0.


If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXSQRT XX

VSR Data Layout for xssqrtqp[o]



 $^{1. \ \} The \ quad-precision \ default \ Quiet \ NaN \ is \ the \ value, \ 0x7FFF_8000_0000_0000_0000_0000_0000.$

			S	rc			
-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
v ← dQNaN vxsqrt_flag ← 1	v ← dQNaN vxsqrt_flag ← 1	v ← +Zero	v ← +Zero	$v \leftarrow \text{sqrt(src)}$	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{src}$	v ← quiet(src) vxsnan_fl ag ← 1

Explanation:	
src	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
sqrt(x)	Return the normalized ¹ square root of floating-point value x, having unbounded significand precision and exponent range.
qui et(x)	Convert x to the corresponding Quiet NaN.
V	The intermediate result having unbounded significand precision and unbounded exponent range.

Table 108. Actions for xssqrtqp[o]

1.Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSX Scalar Square Root Single-Precision XX2-form

XT,XB xssgrtsp Т В 60 /// 11

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
src
         ← bfp_SQUARE_ROOT(src)
         ← bfp_ROUND_TO_BFP32(FPSCR. RN, v)
resul t32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxsqrt_fl ag
vex_fl ag ← FPSCR. VE & vx_fl ag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   FPSCR.FR ← inc flag
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR, FI
              ← 0b0
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

The unbounded-precision square root of src is produced.

See Table 107.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT] in double-precision format.

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

```
FPRF FR FI
FX OX UX XX VXSNAN VXSQRT
```

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xssqrtsp

src	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

			S	rc			
-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
v ← dQNaN vxsqrt_flag ← 1	v ← dQNaN vxsqrt_flag ← 1	v ← +Zero	v ← +Zero	$v \leftarrow SQRT(src)$	v ← +Infinity	V ← STC	$ \begin{array}{l} v \leftarrow Q(src) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:

src The double-precision floating-point value in doubleword element 0 of VSR[XB].

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

Nonzero finite number. NZF

SQRT(x) The unbounded-precision and exponent range square root of the floating-point value \boldsymbol{x} .

Q(x) Return a QNaN with the payload of x.

The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 109.Actions for xssqrtsp

VSX Scalar Subtract Double-Precision XX3-form

xssubdp XT,XA,XB 60 Τ Α В 40

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
src1
       ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
       ← bfp_ADD(src1, bfp_NEGATE(src2))
      ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
rnd
result \leftarrow bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vxisi_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000\_0000\_0000\_0000
   FPSCR. FPRF ← fprf_CLASS_BFP64(result)
   FPSCR. FR ← inc_flag
   FPSCR. FI ← xx_fl ag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
end
```

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src2 is negated and added^[1] to src1, producing a sum having unbounded range and precision.

See Table 110.

The sum is normalized^[2].

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xssubdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

			src2						
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow dQNaN$ vxisi_flag $\leftarrow 1$	$v \leftarrow -Infinity$	v ← −Infinity	v ← −Infinity	$v \leftarrow -Infinity$	v ← −Infinity	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow +Infinity$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow +Infinity$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
S	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1 vxsnan_flag ← 1
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1						

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XB].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
S(x,y)	The floating-point value y is negated and then added to the floating-point value x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = y$, v is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 110.Actions for xssubdp

VSX Scalar Subtract Quad-Precision [using round to Odd] X-form

	63	VRT	VRA	VRB	516	R0
0		6	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
src1 ← bfp_CONVERT_FROM_BFP128(VSR[VRA+32])
← bfp_ADD(src1, bfp_NEGATE(src2))
rnd ← bfp_ROUND_TO_BFP128(RO, FPSCR. RN, v)
resul t ← bfp128_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxisi flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_fl ag ← vxsnan_fl ag | vxi si _fl ag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
  VSR[VRT+32] ← result
  FPSCR. FPRF ← fprf_CLASS_BFP128(resul t)
FPSCR. FR \leftarrow (vx_flag=0) & inc_flag
FPSCR. FI \leftarrow (vx_flag=0) & xx_flag
```

Let src1 be the floating-point value in VSR[VRA+32] represented in quad-precision format.

Let src2 be the floating-point value in VSR[VRB+32] represented in quad-precision format.

If either src1 or src2 is a Signalling NaN, an Invalid Operation exception occurs and VXSNAN is set to 1.

If src1 and src2 are Infinity values having same signs, an Invalid Operation exception occurs and VXI SI is set to 1.

If src1 is a Signalling NaN, the result is the Quiet NaN corresponding to src1.

Otherwise, if src1 is a Quiet NaN, the result is src1.

Otherwise, if src2 is a Signalling NaN, the result is the Quiet NaN corresponding to src2.

Otherwise, if src2 is a Quiet NaN, the result is src2.

Otherwise, if src1 and src2 are Infinity values having same signs, the result is the default Quiet NaN^[1].

Otherwise, do the following.

The normalized sum of the negation of src2 added to src1 is produced with unbounded significand precision and exponent range.

See Table 111, "Actions for xssubqp[o]," on page 819.

If the intermediate result is Tiny (i.e., the unbiased exponent is less than -16382) and UE=0, the significand is shifted right N bits, where N is the difference between -16382 and the unbiased exponent of the intermediate result. The exponent of the intermediate result is set to the value -16382.

If R0=1, let the rounding mode be Round to Odd. Otherwise, let the rounding mode be specified by RN. Unless the result is an Infinity or a Zero, the intermediate result is rounded to quad-precision using the specified rounding mode.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into VSR[VRT+32] in quad-precision format.

FPRF is set to the class and sign of the result. FR is set to indicate if the rounded result was incremented. FI is set to indicate the result is inexact.

If a trap-disabled Invalid Operation exception occurs, FPRF is set to an undefined value, and FR and FI are set to 0.

If a trap-enabled Invalid Operation exception occurs, VSR[VRT+32] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered:

FPRF FR FI FX VXSNAN VXISI OX UX XX

 $^{1. \ \} The \ quad-precision \ default \ Quiet \ NaN \ is \ the \ value, \ 0x7FFF_8000_0000_0000_0000_0000_0000.$

VSR Data	Layout for xssubqp[o]
src1	VSR[VRA+32]
src2	VSR[VRB+32]
tgt	VSR[VRT+32]
0	127

					S	rc2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1					$v \leftarrow \text{-Infinity}$		
	-NZF		v ← sub(src1, src2)	∨ ←	src1	v ← sub(src1, src2)			
	-Zero		v ← src2	$v \leftarrow \text{Rezd}$	v ← -Zero	v ← src2		v ← src2	
src1	+Zero		V ← SI C2	v ← +Zero	v ← Rezd	V ← 51.C2		V ← 51 C2	v ← quiet(src2) vxsnan_flag ← 1
S	+NZF		v ← sub(src1, src2)	∨ ←	src1	v ← sub(src1, src2)			
	+Infinity	v ← +l nfi ni ty					v ← dQNaN vxisi_flag ← 1		
	QNaN				v ← src1			v ← src1 vxsnan_fl ag ← 1	
	SNaN					iet(src1) _flag ← 1			

Explanation:	
src1	The quad-precision floating-point value in VSR[VRA+32].
src2	The quad-precision floating-point value in VSR[VRB+32].
dQNaN	Default quiet NaN (0x7FFF_8000_0000_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (subtraction of two finite numbers having same magnitude and signs).
sub(x, y)	Return the normalized difference of floating-point value x and floating-point value y, having unbounded significand precision and exponent range.
	Note: If x = y, v is considered to be an exact-zero-difference result (Rezd).
qui et(x)	Convert x to the corresponding Quiet NaN.
V	The intermediate result having unbounded significand precision and unbounded exponent range.

Table 111. Actions for xssubqp[o]

VSX Scalar Subtract Single-Precision XX3-form

xssubsp XT,XA,XB

60 T A B 8 AXBXTX
0 6 11 16 21 293031

if MSR.VSX=0 then VSX_Unavailable()

reset_xfl ags()

```
← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[0])
src1
         ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[0])
         ← bfp_ADD(src1, bfp_NEGATE(src2))
V
         \leftarrow bfp_ROUND_TO_BFP32(FPSCR. RN, v)
rnd
resul t32 ← bfp32_CONVERT_FROM_BFP(rnd)
resul t64 ← bfp64_CONVERT_FROM_BFP(rnd)
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
vx_flag ← vxsnan_flag | vxisi_flag
vex_flag ← FPSCR. VE & vx_flag
if vex_flag=0 then do
   VSR[32\times TX+T]. dword[0] \leftarrow result64
   VSR[32\times TX+T]. dword[1] \leftarrow 0x0000 0000 0000 0000
   FPSCR. FPRF ← fprf_CLASS_BFP32(resul t32)
   FPSCR. FR ← inc_flag
   FPSCR. FI \leftarrow xx_flag
end
el se do
   FPSCR. FR ← 0b0
   FPSCR. FI ← 0b0
end
```

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value $32 \times BX + B$.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

src2 is negated and added^[1] to src1, producing the sum, v, having unbounded range and precision.

See Table 112, "Actions for xssubsp," on page 821.

v is normalized^[2] and rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element 0 of VSR[XT].

The contents of doubleword element 1 of VSR[XT] are set to 0.

FPRF is set to the class and sign of the result as represented in single-precision format. FR is set to indicate if the result was incremented when rounded. FI is set to indicate the result is inexact.

If a trap-enabled invalid operation exception occurs, VSR[XT] and FPRF are not modified, and FR and FI are set to 0.

See Table 63, "VSX Scalar Floating-Point Final Result," on page 670.

Special Registers Altered

FPRF FR FI FX OX UX XX VXSNAN VXISI

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xssubsp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
tgt	VSR[XT].dword[0]	0x0000_0000_0000
	0	64 127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

			src2						
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	v ← −Infinity	v ← −Infinity	v ← −Infinity	v ← −Infinity	v ← −Infinity	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
_	-NZF	$v \leftarrow +Infinity$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	v ← Q(src2) vxsnan_flag ← 1
	-Zero	$v \leftarrow +Infinity$	v ← -src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
5	+Zero	$v \leftarrow +Infinity$	v ← −src2	$v \leftarrow Rezd$	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	v ← Q(src2) vxsnan_flag ← 1
_	+Infinity	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1 vxsnan_flag ← 1
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The double-precision floating-point value in doubleword element 0 of VSR[XA].
src2	The double-precision floating-point value in doubleword element 0 of VSR[XB].
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
S(x,y)	The floating-point value y is negated and then added to the floating-point value x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = y$, v is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of x.
v	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 112.Actions for xssubsp

VSX Scalar Test for software Divide Double-Precision XX3-form

xstdivdp BF,XA,XB

60	BF	//	А	В	61	AXBX	/
0	6	9	11	16	21	29 30	31

if MSR. VSX=0 then VSX_Unavailable()

```
← VSR[32×AX+A]. dword[0]
src1
src2
        \leftarrow VSR[32×BX+B]. dword[0]
        ← src1. bi t[1:11] - 1023
e a
        ← src2. bi t[1:11] - 1023
fe_flag \leftarrow IsNaN(src1) \mid IsInf(src1) \mid
            IsNaN(src2) | IsInf(src2) | IsZero(src2) |
            ( e_b <= -1022 ) |
            (e_b >= 1021)
            (!IsZero(src1) & ((e_a - e_b) >= 1023))
            (!IsZero(src1) & ( (e_a - e_b) <= -1021 ) ) |
            (!IsZero(src1) & ( e_a <= -970 ) )
fg_flag \leftarrow IsInf(src1) \mid IsInf(src2) \mid
            IsZero(src2) | IsDen(src2)
fl_flag \leftarrow xsredp_error() <= 2^{-14}
CR[BF] \leftarrow Ob1 \mid \mid fg_flag \mid \mid fe_flag \mid \mid Ob0
```

Let XA be the value $32 \times AX + A$. Let XB be the value $32 \times BX + B$.

Let src1 be the double-precision floating-point value in doubleword element 0 of VSR[XA].

Let src2 be the double-precision floating-point value in doubleword element 0 of VSR[XB].

Let e_a be the unbiased exponent of src1. Let e_b be the unbiased exponent of src2.

fe_fl ag is set to 1 for any of the following conditions.

- src1 is a NaN or an infinity.
- src2 is a zero, a NaN, or an infinity.
- e b is less than or equal to -1022.
- e_b is greater than or equal to 1021.
- src1 is not a zero and the difference, e_a e_b, is greater than or equal to 1023.
- src1 is not a zero and the difference, e_a e_b, is less than or equal to -1021.
- src1 is not a zero and e_a is less than or equal to -970

Otherwise fe_fl ag is set to 0.

fg_fl ag is set to 1 for any of the following conditions.

- src1 is an infinity.
- src2 is a zero, an infinity, or a denormalized value.

Otherwise fg_fl ag is set to 0.

CR field BF is set to the value 0b1 || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered

CR field BF

VSR Data Layout for xstdivdp

src1	VSR[XA].dword[0]	unused
src2	VSR[XB].dword[0]	unused
	0	64 127

Power ISA™ Version 3.1B September 14, 2021

VSX Scalar Test for software Square Root **Double-Precision XX2-form**

BF,XB xstsgrtdp 60 BF // /// В 106

if MSR.VSX=0 then VSX_Unavailable()

src $\leftarrow \ \mathsf{VSR}[\,32{\times}\mathsf{BX+B}\,]\,.\,\mathsf{dword}[\,0\,]$ ← src. bi t[1:11] - 1023 e_b fe_flag ← IsNaN(src) | IsInf(src) | IsZero(src) | IsNeg(src) | (e_b <= -970) fg_flag \leftarrow IsInf(src) | IsZero(src) | IsDen(src) fl_flag \leftarrow xsrsqrtedp_error() <= 2^{-14}

CR. field[BF] \leftarrow Ob1 || fg_flag || fe_flag || Ob0

Let XB be the value 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

Let e_b be the unbiased exponent of src.

fe_fl ag is set to 1 for any of the following conditions.

- src is a zero, a NaN, an infinity, or a negative value.
- e_b is less than or equal to -970

Otherwise fe_fl ag is set to 0.

fg_fl ag is set to 1 for any of the following conditions. - src is a zero, an infinity, or a denormalized value.

Otherwise fg_fl ag is set to 0.

field is the value to 0b1 || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered

CR field BF

VSR Data Layout for xstsqrtdp



VSX Scalar Test Data Class Double-Precision XX2-form

BF,XB,DCMX xststdcdp

	60	BF	DCMX	В	362	ВХ	/
0		6	9	16	21	30	31

if MSR.VSX=0 then VSX_Unavailable()

```
\leftarrow VSR[32 \times BX + B]. dword[0]
src
                \leftarrow src. bi t[1:11]
exponent
fracti on
                ← src. bi t[12: 63]
class.Infinity \leftarrow (exponent = 0x7FF) & (fraction = 0)
cl ass. NaN
                \leftarrow (exponent = 0x7FF) & (fraction != 0)
cl ass. Zero
                \leftarrow (exponent = 0x000) & (fraction = 0)
class. Denormal \leftarrow (exponent = 0x000) & (fraction != 0)
                 \leftarrow (DCMX.bit[0] & class.NaN)
match
                    (DCMX.bit[1] & class.Infinity & !sign)
                    (DCMX.bit[2] & class.Infinity & sign)
                    (DCMX.bit[3] & class.Zero
                                                    &!sign)
                    (DCMX.bit[4] & class.Zero
                                                      & sign)
                    (DCMX.bit[5] & class.Denormal & !sign)
                    (DCMX.bit[6] & class.Denormal & sign)
```

CR. bi t[$4 \times BF + 32$] \leftarrow FPSCR. FL \leftarrow src. si gn CR. bi t[$4\times$ BF+33] \leftarrow FPSCR. FG \leftarrow 0b0 CR. bi t[$4 \times BF + 34$] \leftarrow FPSCR. FE \leftarrow match CR. bi t[$4 \times BF + 35$] \leftarrow FPSCR. FU \leftarrow 0b0

Let XB be the sum 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

Bit 0 of CR field BF and bit 0 of FPCC are set to the sign bit of src.

Bit 1 of CR field BF and bit 1 of FPCC are set to 0b0.

Bit 2 of CR field BF and bit 2 of FPCC are set to indicate whether the data class of src, as represented in double-precision format, matches any of the data classes specified by DCMX (Data Class Mask).

DCMX bit Data Class

- 0 NaN 1 +Infinity 2 -Infinity 3 +Zero -Zero 4 5 +Denormal
- 6 -Denormal

Bit 3 of CR field BF and bit 3 of FPCC are set to 0b0.

Special Registers Altered:


CR field BF **FPCC**

VSR Data Layout for xststdcdp

src	VSR[XB].dword[0]	unused
	0	64 127

VSX Scalar Test Data Class Quad-Precision X-form

BF, VRB, DCMX xststdcqp



if MSR. VSX=0 then VSX_Unavailable()

```
← VSR[VRB+32]
src
               ← src. bi t[1:15]
exponent
fracti on
               ← src. bi t[16: 127]
```

cl ass. NaN

```
cl ass. Zero
               \leftarrow (exponent = 0x0000) & (fraction = 0)
class. Denormal \leftarrow (exponent = 0x0000) & (fraction != 0)
                ← (DCMX.bit[0] & class.NaN)
match
                  (DCMX.bit[1] & class.Infinity & !sign)
                  (DCMX.bit[2] & class.Infinity & sign)
                  (DCMX.bit[3] & class.Zero
                                                  & !sign)
```

(DCMX. bit[4] & class. Zero

(DCMX.bit[5] & class.Denormal & !sign)

(DCMX.bit[6] & class.Denormal & sign)

& sign)

class.Infinity \leftarrow (exponent = 0x7FFF) & (fraction = 0)

← (exponent = 0x7FFF) & (fraction != 0)

```
CR. bit[4\times BF+32] \leftarrow FPSCR. FL \leftarrow src. sign
CR. bi t[4\timesBF+33] \leftarrow FPSCR. FG \leftarrow 0b0
CR. bi t[4 \times BF + 34] \leftarrow FPSCR. FE \leftarrow match
CR. bi t[4 \times BF + 35] \leftarrow FPSCR. FU \leftarrow Ob0
```

Let src be the quad-precision floating-point value in VSR[VRB+32].

Let the DCMX (Data Class Mask) field specify one or more of the 7 possible data classes, where each bit corresponds to a specific data class.

DCM bit Data Class 0 NaN

- 1 +Infinity 2 -Infinity
- 3 +Zero 4 -Zero
- 5 +Denormal 6 -Denormal

Bit 0 of CR field BF and bit 0 of FPCC are set to the sign of src.

Bit 1 of CR field BF and bit 1 of FPCC are set to 0b0.

Bit 2 of CR field BF and bit 2 of FPCC are set to indicate whether the data class of src, as represented in quad-precision format, matches any of the data classes specified by DCM.

Bit 3 of CR field BF and bit 3 of FPCC are set to 0b0.

Special Registers Altered:

CR field BF **FPCC**

VSR Data Layout for xststdcqp



VSX Scalar Test Data Class Single-Precision XX2-form

BF,XB,DCMX xststdcsp

60	BF	DCMX	В	298	ВХ	/
0	6	9	16	21	30	31

if MSR.VSX=0 then VSX_Unavailable()

```
\leftarrow VSR[32 \times BX + B]. dword[0]
src
                 ← src. bi t[1:11]
exponent
                 ← src. bi t[12: 63]
fracti on
class.Infinity \leftarrow (exponent = 0x7FF) & (fraction = 0)
cl ass. NaN
                ← (exponent = 0x7FF) & (fraction != 0)
                \leftarrow (exponent = 0x000) & (fraction = 0)
cl ass. Zero
class. Denormal ← (exponent = 0x000) & (fraction != 0)
                    (exponent > 0x000) & (exponent < 0x381)
                 \leftarrow (DCMX. bit[0] & class. NaN)
match
                    (DCMX.bit[1] & class.Infinity & !sign)
                    (DCMX.bit[2] & class.Infinity & sign)
                    (DCMX.bit[3] & class.Zero
                                                     & !sign)
                    (DCMX.bit[4] & class.Zero
                    (DCMX.bit[5] & class.Denormal & !sign)
                    (DCMX.bit[6] & class.Denormal & sign)
not_SP_value ← (src != Convert_SPtoDP(Convert_DPtoSP(src)))
CR. bi t[4 \times BF] \leftarrow FPSCR. FL \leftarrow src. si gn
CR. bi t[4 \times BF + 1] \leftarrow FPSCR. FG \leftarrow 0b0
```

Let XB be the sum 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

Bit 0 of CR field BF and bit 0 of FPCC are set to the sign bit of src.

Bit 1 of CR field BF and bit 1 of FPCC are set to 0b0.

Bit 2 of CR field BF and bit 2 of FPCC are set to indicate whether the data class of src, as represented in single-precision format, matches any of the data classes specified by DCMX (Data Class Mask).

DCMX bit Data Class

```
0
       NaN
1
       +Infinity
2
       -Infinity
3
       +Zero
       -Zero
4
5
       +Denormal
        -Denormal
6
```

Bit 3 of CR field BF and bit 3 of FPCC are set to indicate if src is not representable in single-precision format.

Special Registers Altered:

CR field BF

VSR Data Layout for xststdcsp

 $CR. bit[4\times BF+2] \leftarrow FPSCR. FE \leftarrow match$

CR. bi t[$4 \times BF + 3$] \leftarrow FPSCR. FU \leftarrow not_SP_val ue

src	VSR[XB].dword[0]	unused
	0	64 127

VSX Scalar Extract Exponent Double-Precision XX2-form

RT,XB xsxexpdp

60	RT	0	В	347	ВХ	/
0	6	11	16	21	30	31

if MSR. VSX=0 then VSX_Unavailable()

 $src \leftarrow VSR[32 \times BX + B]. dword[0]$

 $GPR[RT] \leftarrow (src >> 52) \& 0x0000_0000_0000_07FF$

Let XB be the sum 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

The value of the exponent field in src is placed into GPR[RT] in unsigned integer format.

Special Registers Altered:

None

Programming Note -

This instruction can be used to operate on a single-precision source operand.

VSX Scalar Extract Exponent Quad-Precision X-form

VRT, VRB xsxexpqp

63	VRT	2	VRB	804	1
0	6	11	16	21	31

if MSR. VSX=0 then VSX_Unavailable()

 $src \leftarrow VSR[VRB+32]$ $VSR[VRT+32]. dword[0] \leftarrow EXTZ64(src. bi t[1:15]), 64)$ $VSR[VRT+32].dword[1] \leftarrow 0x0000_0000_0000_0000$

Let src be the quad-precision floating-point value in VSR[VRB+32].


The contents of the exponent field of src (bits 1:15) are zero-extended and placed into doubleword 0 of VSR[VRT+32].

The contents of doubleword 1 of VSR[VRT+32] are set to


Special Registers Altered:

None

VSR Data Layout for xsxexpdp



VSR Data Layout for xsxexqp



VSX Scalar Extract Significand Double-Precision XX2-form

RT,XB xsxsiqdp

ſ	60	RT	1	В	347	ВХ	/
0)	6	11	16	21	30	31

if MSR. VSX=0 then VSX_Unavailable()

```
exponent \leftarrow VSR[32\times BX+B]. bi t[1:11]
fraction \leftarrow EXTZ64(VSR[32×BX+B]. bi t[12: 63])
if (exponent != 0) & (exponent != 2047) then
   significand \leftarrow fraction | 0x0010_0000_0000_0000
el se
   significand \leftarrow fraction
GPR[RT] ← significand
```

Let XB be the sum 32×BX + B.

Let src be the double-precision floating-point value in doubleword element 0 of VSR[XB].

The significand of src is placed into GPR[RT] in unsigned integer format. If src is a normal value, the implicit leading bit is set to 1.

Special Registers Altered:

None

Programming Note

This instruction can be used to operate on a single-precision source operand.

VSX Scalar Extract Significand Quad-Precision X-form

VRT, VRB xsxsigqp **VRT VRB** 804 18

if MSR. VSX=0 then VSX_Unavailable()

```
← VSR[VRB+32]
exponent \leftarrow EXTZ(src. bi t[1:15])
fraction \leftarrow EXTZ128(src. bi t[16: 127])
if (exponent != 0) & (exponent != 32767) then
   VSR[VRT+32] ← fraction |
                      0x0001_0000_0000_0000_0000_0000_0000
el se
   VSR[VRT+32] \leftarrow fraction
```

Let src be the quad-precision floating-point value in VSR[VRB+32].


The significand of src is placed into VSR[VRT+32].

If the value of the exponent field of src is equal to 0b000_0000_0000_0000 (i.e., Zero or Denormal value) or 0b111_1111_1111 (i.e., Infinity or NaN), 0b0 is placed into bit 15 of VSR[VRT+32]. Otherwise (i.e., Normal value), 0b1 is placed into bit 15 of VSR[VRT+32]. The contents of bits 0:14 of VSR[VRT+32] are set to 0.


Special Registers Altered:

None

VSR Data Layout for xsxsigdp



VSR Data Layout for xsxsigqp



VSX Vector Absolute Double-Precision XX2-form

XT,XB xvabsdp 60 Τ /// В 473

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
   src \leftarrow VSR[32 \times BX + B]. dword[i]
   VSR[32×TX+T]. dword[i] ← bfp64_ABS0LUTE(src)
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. The contents of doubleword element i of VSR[XB], with bit 0 set to 0, is placed into doubleword element i of VSR[XT].

Special Registers Altered

None

VSX Vector Absolute Single-Precision XX2-form

xvabssp	>	(T,XB			
60	Т	///	В	409	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
   src \leftarrow VSR[32 \times BX + B]. word[i]
   VSR[32×TX+T].word[i] ← bfp32_ABSOLUTE(src)
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. The contents of word element i of VSR[XB], with bit 0 set to 0, is placed into word element i of VSR[XT].

Special Registers Altered

None

VSR Data Layout for xvabsdp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XB].dword[1]
	0	64 127

VSR Data Layout for xvabssp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Add Double-Precision XX3-form

xvadddp XT.XA.XB 60 Τ Α В 96

if MSR. VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

do i = 0 to 1 reset xflags()

> src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i]) $src2 \leftarrow bfp_CONVERT_FROM_BFP64(VSR[32 \times BX + B].dword[i])$ $v \leftarrow bfp_ADD(src1, src2)$ rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxisi_flag=1 then SetFX(FPSCR.VXISI) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxi si _fl aq) (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl ag) (FPSCR. XE & xx_fl ag)

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src2 is added[1] to src1, producing a sum having unbounded range and precision.

The sum is normalized^[2].

See Table 113.

intermediate The result is rounded double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI

VSR Data Layout for xvadddp VSR[XA]. dword[0] VSR[XA]. dword[1] src1 src2 VSR[XB]. dword[0] VSR[XB]. dword[1] VSR[XT]. dword[0] VSR[XB]. dword[1] tgt 64 127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← -Zero	v ← Rezd	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S	+NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$					

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where i={0,1}).
src2	The double-precision floating-point value in doubleword element i of VSR[XB] (where i={0,1}).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
A(x,y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, v is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of x.
v	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 113.Actions for xvadddp (element i)

Case	FPSCR.VE	FPSCR.0E	FPSCR.UE	FPSCR.ZE	FPSCR.XE	vxsnan_fl ag	vxi mz_fl ag	vxi si _fl ag	vxi di _fl ag	vxzdz_fl ag	vxsqrt_fl ag	zx_fl ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? (q > v)	Returned Results and Status Setting
	-	-	-	-	-	0	0	0	0	0	0	0	-	-	-	-	T(r)
	-	-	1	0	-	-	-	-	-	-	-	1	-	-	-	-	T(r), $fx(ZX)$
	-	-	-	1	-	-	-	-	-	-	-	1	-	-	-	-	fx(ZX), error()
	0	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	T(r), fx(VXSQRT)
	0	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	T(r), fx(VXZDZ)
	0	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	T(r), fx(VXIDI)
	0	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	T(r), fx(VXISI)
	0	-	-	-	-	0	1	-	-	-	-	-	-	-	-	-	T(r), fx(VXIMZ)
Special	0	-	-	-	-	1	0	-	-	-	-	-	-	-	-	-	T(r), fx(VXSNAN)
	0	-	-	-	-	1	1	-	-	-	-	-	-	-	-	-	T(r), fx(VXSNAN), fx(VXIMZ)
	1	-	-	-	-	-	-	-	-	-	1	-	-	-	-	-	T(r), fx(VXSQRT)
	1	-	-	-	-	-	-	-	-	1	-	-	-	-	-	-	fx(VXZDZ), error()
	1	-	-	-	-	-	-	-	1	-	-	-	-	-	-	-	fx(VXIDI), error()
	1	-	-	-	-	-	-	1	-	-	-	-	-	-	-	-	fx(VXISI), error()
	1	-	-	-	-	0	1	-	-	-	-	-	-	-	-	-	fx(VXIMZ), error()
	1	-	-	-	-	1	0	-	-	-	-	-	-	-	-	-	fx(VXSNAN), error()
	1	-	-	-	-	1	1	-	-	-	-	-	-	-	-	-	fx(VXSNAN), fx(VXIMZ), error()
	-	-	-	-	-	-	-	-	-	-	-	-	no	-	-	-	T(r)
	-	-	-	-	0	-	-	١	-	-	ı	-	yes	no	١	-	T(r), fx(XX)
Normal	-	-	-	-	0	-	-	-	-	-	-	-	yes	yes	-	-	$T(r)$, $f_X(XX)$
	-	-	-	-	1	-	-	-	-	-	-	-	yes	no	-	-	T(r), fx(XX), error()
	-	-	-	1	1	1	-	-	ı	ı	-	ı	yes	yes	-	-	T(r), fx(XX), error()
	-	0	-	-	0	-	-	-	-	-	-	-	-	-	-	-	T(r), $fx(0X)$, $fx(XX)$
	-	0	-	-	1	-	-	1	ı	ı	ı	ı	ı	ı	ı	-	T(r), fx(0X), fx(XX), error()
Overflow	-	1	-	-	-	-	-	1	ı	ı	ı	ı	ı	ı	no	-	fx(0X), error()
	-	1	-	-	-	-	-	ı	ı	ı	ı	ı	ı	ı	yes	no	fx(0X), fx(XX), error()
	-	1	-	-	-	-	-	-	-	-	-	ı	-	-	yes	yes	fx(0X), fx(XX), error()

Explanation:

The results do not depend on this condition.

FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1. fx(x)

The value defined in Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669, signficand rounded to the target precision, unbounded exponent range.

The value defined in Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669, signficand rounded to the target precision, bounded exponent range.

The precise intermediate result defined in the instruction having unbounded signficand precision, unbounded exponent range.

The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 bits are set to any mode other than the error() ignore-exception mode. Update of the target VSR is suppressed for all vector elements.

The value x is placed in element i of VSR[XT] in the target precision format (where $i = \{0, 1\}$ for results with 64-bit elements, and $i = \{0, 1, 3, 4\}$) for results with 32-bit elements). T(x)

Table 114.Vector Floating-Point Final Result

Power ISA™ Version 3.1B September 14, 2021

Case	FPSCR.VE	FPSCR.0E	FPSCR.UE	FPSCR.ZE	FPSCR.XE	vxsnan_fl ag	vxi mz_fl ag	vxi si _fi ag	vxi di _fl ag	vxzdz_fl ag	vxsqrt_fl ag	zx_fl ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? (q > v)	Returned Results and Status Setting
	-	-	0	-	-	-	-	-	-	-	-	_	no	-	-	-	T(r)
	_	-	0	-	0	-	-	-	1	ı	ı	-	yes	no	-	1	T(r), $fx(UX)$, $fx(XX)$
	_	-	0	-	0	-	-	-	1	ı	ı	-	yes	yes	-	ı	T(r), $fx(UX)$, $fx(XX)$
Tiny	_	-	0	-	1	-	-	-	ı	-	ı	-	yes	no	-	-	T(r), fx(UX), fx(XX), error()
I IIIy	_	-	0	-	1	-	-	-	-	-	-	-	yes	yes	-	-	T(r), fx(UX), fx(XX), error()
	_	-	1	-	-	-	-	-	1	ı	ı	-	yes	ı	no	ı	fx(UX), error()
	-	-	1	-	-	-	-	-	ı	-	ı	-	yes	ı	yes	no	fx(UX), fx(XX), error()
	-	-	1	-	-	-	-	-	-	-	-	-	yes	-	yes	yes	fx(UX), fx(XX), error()
Explanati	xplanation:																
-	The results do not depend on this condition.																
fx(x)		FPSCI	R. FX	is se	t to 1	if FP	SCR.	x=0.	FPSC	R. x i	s set	to 1.					
q	The value defined in Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669, signficand rounded to the target precision, unbounded exponent range.																
r	The value defined in Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669, signficand rounded to the target																

precision, bounded exponent range.

The precise intermediate result defined in the instruction having unbounded signficand precision, unbounded exponent range.

The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 bits are set to any mode other than the ignore-exception mode. Update of the target VSR is suppressed for all vector elements. error()

The value x is placed in element i of VSR[XT] in the target precision format (where $i = \{0, 1\}$ for results with 64-bit elements, and $i = \{0, 1, 3, 4\}$) for results with 32-bit elements). T(x)

Table 114.Vector Floating-Point Final Result (Continued)

VSX Vector Add Single-Precision XX3-form

xvaddsp XT.XA.XB Τ Α В 64 60

if MSR.VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

do i = 0 to 3 reset xflags()

> src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i]) $src2 \leftarrow bfp_CONVERT_FROM_BFP32(VSR[32 \times BX + B].word[i])$ $v \leftarrow bfp_ADD(src1, src2)$ rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxisi_flag=1 then SetFX(FPSCR.VXISI) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxi si _fl aq) (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl ag) (FPSCR. XE & xx_fl ag)

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src2 is added[1] to src1, producing a sum having unbounded range and precision.

The sum is normalized^[2].

See Table 115.

intermediate result is rounded rounding single-precision using the specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI

VSR Data Layout for xvaddsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
•	0	32	64	96	127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	$v \leftarrow$ -Infinity	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← -Zero	v ← Rezd	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow \text{-Infinity}$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S	+NZF	$v \leftarrow \text{-Infinity}$	$v \leftarrow A(src1,src2)$	v ← src1	v ← src1	$v \leftarrow A(src1,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$					

Explanation:	
src1	The single-precision floating-point value in word element i of $VSR[XA]$ (where i = {0, 1, 2, 3}).
src2	The single-precision floating-point value in word element i of VSR[XB] (where i = $\{0, 1, 2, 3\}$).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
A(x, y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If X = -y, V is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 115.Actions for xvaddsp (element i)

xvb	f16ger2		A	AT,XA	A,XB					
0	59	AT 6	9	11	A	16	В	21	51	AXBX , 29 30 3
up	SX Ved date) sitive	Pos	itive	e m	ultip	oly,	•			
xvb	f16ger2p	р	A	AT,XA	A,XB					
0	59	AT 6	9	11	A	16	В	21	50	AXBX 29 30 3
	egative f16ger2p 59			AT,XA			В	<u> </u>	178	АХВХ
0		6	9	11		16		21		29 30
VS	X Vec	tor l	bflo	at1	6 GI	ER	(ran	k-2		
up Po	SX Vec date) sitive f16ger2n	Neg acc	ativ um	re m ulat AT,XA	ulti e X	ply	· ,		114	AXBX 29 30(
vs vs vs	f16ger2n 59 6X Vec date) egative	P AT 6 Negation	ativum // 9	AT,XA	A,XB A A A A A A A A	ply X3-	B (ran	21 k-2		
xvb VS up	f16ger2n 59 SX Vec odate)	P AT 6 Negation	ativum /// 9 /// 9 /// 9 /// //	AT,XA	A,XB A A A A,XB A A A,XB A A,XB A	ER PLY	B (rand)	21 k-2 n	242	29 30 AXBX
vyb VS VS VS VS VS VS VS VS VS VS VS VS VS	sitive f16ger2n 59 6X Vec date) egative f16ger2n 59 efixed ank-2 u	Negacc p AT 6 stor I Negacc n AT 6	ativum // 9 // 9 // 9 // 9 // 9 // 9 // 9 //	Per mulate MAT,XA	A,XB A A,XB A A A,XB A A A A A A A A A A A A A A A A A A A	ER plyy	B (rand) -form	21 k-2 m 21 21 offloai	242 116 GE	29 30 AXBX 29 30
vyb VS VS VS VS VS VS VS VS VS VS VS VS VS	f16ger2n 59 6X Vecodate) egative f16ger2n 59 efixed ank-2 u cvbf16ge	Negacc p AT 6 stor I Negacc n AT 6	ativum // 9 // 9 // 9 // 9 // 9 // 9 // 9 //	Per mulate MAT,XA	A,XB A A,XB A A A,XB A A A A A A A A A A A A A A A A A A A	ER plyy	B (rand) -form	21 k-2 m	242 t16 GE	29 30 AX BX 29 30

0

Suffix:

59

ΑT

Α

В

Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvbf16ger2pp AT,XA,XB,XMSK,YMSK,PMSK Prefix: / PMSK /// XMSK YMSK 3 28 Suffix: 59 ΑT // Α В 50

Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form

AT,XA,XB,XMSK,YMSK,PMSK pmxvbf16ger2pn Prefix: 3 9 // **PMSK** /// XMSK YMSK 16 18 28 Suffix: 59 ΑT // В 178

Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form

pmxvbf16ger2np AT,XA,XB,XMSK,YMSK,PMSK Prefix: 3 9 // PMSK /// XMSK YMSK Suffix: 59 ΑT // В 114

Prefixed Masked VSX Vector bfloat16 GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form

pmxvbf16ger2nn AT,XA,XB,XMSK,YMSK,PMSK Prefix: 3 9 // PMSK /// XMSK

Suffix:												
59	AT	//	Α	В	242	AXBX /						
0	6	9	11	16	21	29 30 31						

31

51

YMSK

```
if MSR. VSX=0 then VSX_Unavailable()
if "xvbf16ger2" | "xvbf16ger2pp" | "xvbf16ger2pn" | "xvbf16ger2np" | "xvbf16ger2np" | "xvbf16ger2nn" then do
   PMSK ← 0b11
                  // enable all rank updates
   XMSK \leftarrow Ob1111 // enable all ACC[AT] rows
   YMSK ← Ob1111 // enable all ACC[AT] columns
do i = 0 to 3
   do j = 0 to 3
      if XMSK.bit[i]=1 & YMSK.bit[i]=1 then do
         src11 \leftarrow (PMSK. bit[0]=0) ? bfp\_ZER0 : bfp\_CONVERT\_FROM\_BFLOAT16(VSR[32\times AX+A]. word[i]. hword[0])
         src21 \leftarrow (PMSK. bit[0]=0) ? bfp\_ZER0 : bfp\_CONVERT\_FROM\_BFLOAT16(VSR[32xBX+B]. word[j]. hword[0])
         src12 \leftarrow (PMSK. bit[1]=0)? bfp\_ZER0 : bfp\_CONVERT\_FROM\_BFLOAT16(VSR[32xAX+A].word[i].hword[1])
         src22 \leftarrow (PMSK. bit[1]=0) ? bfp\_ZER0 : bfp\_CONVERT\_FROM\_BFLOAT16(VSR[32×BX+B]. word[j]. hword[1])
         reset_flags()
         p1 ← bfp_MULTIPLY(src11, src21)
         v1 ← bfp_MULTIPLY_ADD(src12, src22, p1)
         r1 ← bfp_ROUND_TO_BFP32_SIGNIFICAND(v1)
         if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
         if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
         if vxisi_flag=1 then SetFX(FPSCR.VXISI)
         if xx_flag=1 then SetFX(FPSCR.XX)
         if "[pm]xvbf16ger2" then do
             reset_flags()
             r2 \leftarrow bfp_ROUND_TO_BFP32_DEFAULT(FPSCR. RN, r1)
             ACC[AT][i].word[j] \leftarrow bfp32\_CONVERT\_FROM\_BFP(r2)
             if vxsnan flag=1 then SetFX(FPSCR.VXSNAN)
             if vxisi flag=1 then SetFX(FPSCR.VXISI)
             if ox_flag=1 then SetFX(FPSCR.OX)
             if ux_flag=1 then SetFX(FPSCR.UX)
             if xx_flag=1 then SetFX(FPSCR.XX)
         el se do
             \texttt{acc} \leftarrow \texttt{bfp\_CONVERT\_FROM\_BFP32(ACC[AT][i].word[j])}
             reset_flags()
             if "[pm]xvbf16ger2pp" then v \leftarrow bfp\_ADD(r1, acc)
             if "[pm]xvbf16ger2pn" then v \leftarrow bfp\_ADD(r1, bfp\_NEGATE(acc))
             if "[pm]xvbf16ger2np" then v \leftarrow bfp\_ADD(bfp\_NEGATE(r1), acc)
             if "[pm]xvbf16ger2nn" then v \leftarrow bfp\_ADD(bfp\_NEGATE(r1), bfp\_NEGATE(acc))
             r2 ← bfp_ROUND_TO_BFP32_DEFAULT(FPSCR.RN, v)
             ACC[AT][i].word[j] ← bfp32_CONVERT_FROM_BFP(r2)
             if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
             if vxisi_flag=1 then SetFX(FPSCR.VXISI)
             if ox_flag=1 then SetFX(FPSCR.OX)
             if ux_flag=1 then SetFX(FPSCR.UX)
             if xx_flag=1 then SetFX(FPSCR.XX)
      end
      el se
          ACC[AT][i][j] \leftarrow 0x0000\_0000
   end
end
```

Let XA be the value of $32 \times AX + A$. If XA is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid. Let XB be the value of $32 \times BX + B$. If XB is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×4 matrix of single-precision floating-point values.

For xvbf16ger2, xvbf16ger2pp, xvbf16ger2pn, xvbf16ger2np, or xvbf16ger2nn, let PMSK=0b11, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3, and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let src10 be the bfloat16 floating-point value in halfword 0 of word element i of VSR[XA] and let src20 be the bfloat16 floating-point value in halfword 0 of word element j of VSR[XB]. Otherwise, let src10 be the value 0.0 and let src20 be the value 0.0, causing the product of src10 and src20 to be 0.0.

If bit 1 of PMSK is equal to 1, let src11 be the bfloat16 floating-point value in halfword 1 of word element i of VSR[XA] and let src21 be the bfloat16 floating-point value in halfword 1 of word element j of VSR[XB]. Otherwise, let src11 be the value 0.0 and let src21 be the value 0.0, causing the product of src11 and src21 to be 0.0.

Let prod be the product of src10 and src20, having infinite precision and unbounded exponent range.

Let psum be the sum of the product, src11 multiplied by src21, and prod, having infinite precision and unbounded exponent range.

Let r1 be the value psum with its significand rounded to 24-bit precision using the rounding mode specified by RN, but retaining unbounded exponent range (i.e., cannot overflow or underflow).

For [pm]xvbf16ger2, do the following.

Let r2 be the value r1 rounded to 24-bit significand precision and 8-bit exponent range (i.e., single-precision) using the rounding mode specified by RN.

r2 is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvbf16ger2pp, do the following.

Let v2 be the sum of r1 added to the single-precision floating-point value in word element j of ACC[AT][i], having infinite precision and unbounded exponent range.

Let r2 be the value v2 rounded to 24-bit significand precision and 8-bit exponent range (i.e., single-precision) using the rounding mode specified by RN.

r2 is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvbf16ger2pn, do the following.

Let v2 be the sum of r2 added to the negation of the single-precision floating-point value in word element j of ACC[AT][i], having infinite precision and unbounded exponent range.

Let r2 be the value v2 rounded to 24-bit significand precision and 8-bit exponent range (i.e., single-precision) using the rounding mode specified by RN.

r2 is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvbf16ger2np, do the following.

Let v2 be the sum of the negation of r2 added to the single-precision floating-point value in word element j of ACC[AT][i], having infinite precision and unbounded exponent range.

Let r3 be the value v3 rounded to 24-bit significand precision and 8-bit exponent range (i.e., single-precision) using the rounding mode specified by RN.

r2 is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvbf16ger2nn, do the following.

Let v2 be the sum of the negation of r2 added to the negation of the single-precision floating-point value in word element j of ACC[AT][i], having infinite precision and unbounded exponent range.

Let r2 be the value v3 rounded to 24-bit significand precision and 8-bit exponent range (i.e., single-precision) using the rounding mode specified by RN.

r2 is placed into word element | of ACC[AT][i] in single-precision floating-point format.

Otherwise, the contents of word element j of ACC[AT][i] are set to 0x0000_0000.

Unlike most other VSX Vector Floating-Point instructions, this instruction always updates the target register (here, ACC[AT], even when a trap-enabled exception occurs. For every multiply-add operation that is performed as part of the execution of this instruction, the operation is performed as if all exception enable bits are zero, and the trap-disabled result is returned. If the operation causes underflow or produces an inexact result, whether the operation causes an Underflow or Inexact exception is based on the actual contents of the Underflow and Overflow Enable bits. Exception status is accumulated and the appropriate exception status bits in the FPSCR are updated at the completion of execution of the instruction. Otherwise, behavior is the same as any vector floating-point instruction that can cause an exception. Taking a Program interrupt on a trap-enabled exception when interrupts are enabled by MSR. FE0 and MSR. FE1 is still supported, albeit with ACC[AT] updated based on a trap-disabled result.

Special Registers Altered:

FX VXSNAN VXIMZ VXISI OX UX XX

Register Oper	and Data	Layout fo	r [pm]xvbf	16ger2[pp	pn np nn]

VSR[XA]	X[0][0]	X[0][1]	X[1][0]	X[1][1]	X[2][0]	X[2][1]	X[3][0]	X[3][1]
VSR[XB]	Y[0][0]	Y[0][1]	Y[1][0]	Y[1][1]	Y[2][0]	Y[2][1]	Y[3][0]	Y[3][1]
ACC[AT][0] T[0][0]		T[0][1]		T[0][2]		T[0][3]		
ACC[AT][1]	T[1][0]		T[1][1]		T[1][2]		T[1][3]	
ACC[AT][2]	[2] T[2][0]		T[2][1]		T[2][2]		T[2][3]	
ACC[AT][3]	T[3][0]		T[3][1]		T[3][2]		T[3][3]	
·	0	16	32	48	64	80	96	112 127

Programming Note

Let X be the 4×2 matrix of bfloat16 floating-point values contained in VSR[XA] in row-major format. Let Y be the 4×2 matrix of bfloat16 floating-point values contained in VSR[XB] in row-major format. Let ACC[AT] be the accumulator containing a 4×4 matrix of single-precision floating-point values.

[pm]xvbf16ger2 performs the following form of accumulation of two outer products (rank 2 update).

```
for i=0 to 3, j=0 to 3: 
 ACC[AT][i][j] = fmadds(X[i][1], Y[j][1], fmul sx(X[i][0], Y[j][0]))
```

where fmul sx() is equivalent to a *fmuls* instruction that rounds the significand of its result to single-precision but retains an exponent having unbounded range.

[pm]xvbf16ger2pp performs the following form of accumulation of two outer products (rank 2 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fadds(fmadds(X[i][1], Y[j][1], fmul sx(X[i][0], Y[j][0])), ACC[AT][i][j])
```

[pm]xvbf16ger2pn performs the following form of accumulation of two outer products (rank 2 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fsubs(fmadds(X[i][1], Y[j][1], fmul sx(X[i][0], Y[j][0])), ACC[AT][i][j])
```


[pm]xvbf16ger2np performs the following form of accumulation of two outer products (rank 2 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fadds(fnmadds(X[i][1], Y[j][1], fmul sx(X[i][0], Y[j][0])), ACC[AT][i][j])
```

[pm]xvbf16ger2nn performs the following form of accumulation of two outer products (rank 2 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fsubs(fnmadds(X[i][1], Y[j][1], fmul sx(X[i][0], Y[j][0])), ACC[AT][i][j])
```

VSX Vector Compare Equal To Double-Precision XX3-form



if MSR.VSX=0 then VSX_Unavailable()

```
ex_fl ag \leftarrow 0b0
all_false ← 0b1
all_true \leftarrow 0b1
do i = 0 to 1
   reset_xfl ags()
   src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
   vxsnan_flag \leftarrow IsSNaN(src1) | IsSNaN(src2)
   if src1 = src2 then do
       vresul t. dword[i] ← 0xFFFF_FFFF_FFFF
       all_false
                          ← 0b0
   end
   el se do
       vresul t. dword[i] \( - 0x0000_0000_0000_0000
       all_true
                          ← 0b0
   end
   if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
   ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
end
if ex_flag=0 then VSR[32×TX+T] ← vresult
if Rc=1 then do
   if vex_flag=0 then
       \texttt{CR[6]} \leftarrow \texttt{all\_true} ~||~ \texttt{ObO} ~||~ \texttt{all\_false} ~||~ \texttt{ObO}
```

```
Let XT be the value 32xTX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src1 is compared to src2.

The contents of doubleword element i of VSR[XT] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.

A NaN input causes the comparison to return false for that element.

Two zero inputs of same or different signs return true for that element.

Two infinity inputs of same signs return true for that element.

If Rc=1, CR Field 6 is set as follows.

- Bit 0 is set to indicate all vector elements compared true.
- Bit 1 is set to 0.
- Bit 2 is set to indicate all vector elements compared false.
- Bit 3 is set to 0.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT] and the contents of CR field 6 are undefined if Rc is equal to 1.

Special Registers Altered

CR field 6	 (if Rc=1)
FX VXSNAN	

VSR Data Layout for xvcmpeqdp[.]

CR[6] ← ObUUUU

end

src1	VSR[XA].dword[0]	VSR[XA]. dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XB].dword[1]
C	0	64 127

VSX Vector Compare Equal To Single-Precision XX3-form

xvcmpeqsp.		(T,XA,XB (T,XA,XB					(Ro		
60	Т	А	В	Rc	6	7	AX	ВХ	ТХ
0	6	11	16	21	22		29	30	31

```
if MSR. VSX=0 then VSX_Unavailable()
ex_flag \leftarrow 0b0
all_false ← 0b1
all_true ← 0b1
do i = 0 to 3
   reset_xfl ags()
   src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
   src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
   vxsnan_flag ← IsSNaN(src1) | IsSNaN(src2)
   if src1 = src2 then do
      vresult.word[i] ← 0xFFFF_FFFF
      all_false
                       ← 0b0
   end
   el se do
      vresult.word[i] \leftarrow 0x0000_0000
      all_true
                       \leftarrow 0b0
   if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
   ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
end
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
if Rc=1 then do
   if vex_flag=0 then
```

CR. field[6] \leftarrow all_true || ObO || all_false || ObO

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src1 is compared to src2.

The contents of word element i of VSR[XT] are set to all 1s if src1 is equal to src2, and is set to all 0s otherwise.

A NaN input causes the comparison to return false for that element.

Two zero inputs of same or different signs return true for that element.

Two infinity inputs of same signs return true for that element.

If Rc=1, CR Field 6 is set as follows.

- Bit 0 is set to indicate all vector elements compared true.
- Bit 1 is set to 0.
- Bit 2 is set to indicate all vector elements compared false.
- Bit 3 is set to 0.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT] and the contents of CR field 6 are undefined if Rc is equal to 1.

Special Registers Altered

```
CR field 6 . . . . . (if Rc=1)
FX VXSNAN
```


VSR Data Layout for xvcmpeqsp[.]

CR. fi el d[6] ← ObUUUU

end

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
Ì	0	32	64	96	127

VSX Vector Compare Greater Than or Equal To Double-Precision XX3-form



if MSR. VSX=0 then VSX_Unavailable()

```
ex_fl ag \leftarrow 0b0
all_false ← 0b1
all_true ← 0b1
do i = 0 to 1
   reset_xfl ags()
   src1 ← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[i])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
   if src1.class.SNaN | src2.class.SNaN then do
      vxsnan_fl ag ← 0b1
      if FPSCR. VE=0 then vxvc flag ← 0b1
   else vxvc_flag ← IsQNaN(src1) | IsQNaN(src2)
  if src1 >= src2 then do
      vresul t. dword[i] ← 0xFFFF_FFFF_FFFF
      all false
                        ← 0b0
   end
   el se do
      vresult.dword[i] \leftarrow 0x0000_0000_0000_0000
      all_true
   end
  if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
  if vxvc_flag=1 then SetFX(FPSCR. VXVC)
   ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
                       | (FPSCR. VE & vxvc_flag)
end
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
if Rc=1 then do
   if vex flag=0 then
      CR. field[6] \leftarrow all_true || ObO || all_false || ObO
      CR. fi el d[6] ← ObUUUU
end
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src1 is compared to src2.

The contents of doubleword element i of VSR[XT] are set to all 1s if src1 is greater than or equal to the double-precision floating-point operand in doubleword element i of src2, and is set to all 0s otherwise.

A NaN input causes the comparison to return false for that element.

Two zero inputs of same or different signs return true for that element.

Two infinity inputs of same signs return true for that element.

If Rc=1, CR Field 6 is set as follows.

- Bit 0 is set to indicate all vector elements compared true.
- Bit 1 is set to 0.
- Bit 2 is set to indicate all vector elements compared false.
- Bit 3 is set to 0.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT] and the contents of CR field 6 are undefined if Rc is equal to 1.

Special Registers Altered

```
CR field 6 ..... (if Rc=1)
FX VXSNAN VXVC
```

VSR Data Layout for xvcmpgedp[.]

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XB].dword[1]
	0	64 127

VSX Vector Compare Greater Than or Equal To Single-Precision XX3-form

```
XT,XA,XB
                                                        (Rc=0)
xvcmpqesp
xvcmpgesp.
                    XT,XA,XB
                                                        (Rc=1)
               Т
                                   В
    60
                         Α
                                                83
                                         21 22
```

```
if MSR. VSX=0 then VSX_Unavailable()
ex_flag \leftarrow 0b0
all_false ← 0b1
all_true ← 0b1
do i =0 to 3
   reset_xfl ags()
   src1 ← bfp CONVERT FROM BFP32(VSR[32×AX+A].word[i])
   src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
   if src1.class.SNaN | src2.class.SNaN then do
      vxsnan_fl aq ← 0b1
      if FPSCR.VE=0 then vxvc_flag \leftarrow 0b1
   else vxvc_flag ← IsQNaN(src1) | IsQNaN(src2)
   if src1 >= src2 then do
      vresult.word[i] ← 0xFFFF_FFF
      al I_fal se
                        ← 0b0
   end
   el se do
      vresult.word[i] \leftarrow 0x0000_0000
      all_true
                       ← 0b0
   if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
   if vxvc_flag=1 then SetFX(FPSCR. VXVC)
   ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag)
                        | (FPSCR. VE & vxvc_fl aq)
end
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
if Rc=1 then do
   if vex flag=0 then
      CR. field[6] \leftarrow all\_true \mid \mid ObO \mid \mid all\_false \mid \mid ObO
      CR. fi el d[6] \leftarrow ObUUUU
end
```

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src1 is compared to src2.

The contents of word element i of VSR[XT] are set to all 1s if src1 is greater than or equal to src2, and is set to all 0s otherwise.

A NaN input causes the comparison to return false for that element.

Two zero inputs of same or different signs return true for that element.

Two infinity inputs of same signs return true for that element.

If Rc=1, CR Field 6 is set as follows.

- Bit 0 is set to indicate all vector elements compared true.
- Bit 1 is set to 0.
- Bit 2 is set to indicate all vector elements compared false.
- Bit 3 is set to 0.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT] and the contents of CR field 6 are undefined if Rc is equal to 1.


Special Registers Altered

```
CR field 6 ..... (if Rc=1)
FX VXSNAN VXVC
```

VSR Data Layout for xvcmpgesp[.]

src2 VSR[XB]. word[0] VSR[XB]. word[1] VSR[XB]. word[2] VSR[XB]	
tgt	. word[3]

VSX Vector Compare Greater Than Double-Precision XX3-form



if MSR. VSX=0 then VSX_Unavailable()

```
ex_fl ag \leftarrow 0b0
all_false ← 0b1
all_true ← 0b1
do i = 0 to 1
   reset_xfl ags()
   src1 ← bfp CONVERT FROM BFP64(VSR[32×AX+A].dword[i])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
   if src1.class.SNaN | src2.class.SNaN then do
      vxsnan_fl ag ← 0b1
      if FPSCR. VE=0 then vxvc flag ← 0b1
   else vxvc_flag ← IsQNaN(src1) | IsQNaN(src2)
   if src1 > src2 then do
      vresul t. dword[i] ← 0xFFFF_FFFF_FFFF
      all false
                         ← 0b0
   end
   el se do
      vresult.dword[i] \leftarrow 0x0000_0000_0000_0000
      all_true
   end
   if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
   if vxvc_flag=1 then SetFX(FPSCR. VXVC)
   ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
                        | (FPSCR. VE & vxvc_flag)
end
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
if Rc=1 then do
   if vex flag=0 then
      CR. field[6] \leftarrow all\_true \mid \mid ObO \mid \mid all\_false \mid \mid ObO
      CR. fi el d[6] ← ObUUUU
```

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src1 is compared to src2.

The contents of doubleword element i of VSR[XT] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

A NaN input causes the comparison to return false for that element.

Two zero inputs of same or different signs return false for that element.

If Rc=1. CR Field 6 is set as follows.

- Bit 0 is set to indicate all vector elements compared true.
- Bit 1 is set to 0.
- Bit 2 is set to indicate all vector elements compared false.
- Bit 3 is set to 0.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT] and the contents of CR field 6 are undefined if Rc is equal to 1.

Special Registers Altered

```
CR field 6 ..... (if Rc=1)
FX VXSNAN VXVC
```

VSR Data Layout for xvcmpgtdp[.]

end

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XB].dword[1]
	0	64 127

VSX Vector Compare Greater Than Single-Precision XX3-form

xvcmpgtsp xvcmpgtsp.		(T,XA,XB (T,XA,XB				(Rc		
60	Т	А	В	Rc	75	AXB	XΤ	X
0	6	11	16	21 22		29 3	03	1

```
if MSR. VSX=0 then VSX_Unavailable()
ex_flag \leftarrow 0b0
all_false ← 0b1
all_true ← 0b1
do i = 0 to 3
   reset_xfl ags()
   src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
   src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
   if IsSNaN(src1)=1 | IsSNaN(src2)=1 then do
      vxsnan_fl aq ← 0b1
      if FPSCR.VE=0 then vxvc_flag \leftarrow 0b1
   el se
      vxvc_fl ag ← src1. cl ass. QNaN | src2. cl ass. QNaN
   if src1 > src2 then do
      vresul t. word[i] ← 0xFFFF_FFF
      all_false
                       ← 0b0
   end
   el se do
      vresult.word[i] \leftarrow 0x0000_0000
      all_true
                        \leftarrow 0b0
   end
   if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
   if vxvc_flag=1 then SetFX(FPSCR. VXVC)
   ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
                        | (FPSCR. VE & vxvc_flag)
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
if Rc=1 then do
   if vex flag=0 then
```

```
Let XT be the value 32xTX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src1 is compared to src2.

The contents of word element i of VSR[XT] are set to all 1s if src1 is greater than src2, and is set to all 0s otherwise.

A NaN input causes the comparison to return false for that element.

Two zero inputs of same or different signs return false for that element.

If Rc=1. CR Field 6 is set as follows.

- Bit 0 is set to indicate all vector elements compared true.
- Bit 1 is set to 0.
- Bit 2 is set to indicate all vector elements compared false.
- Bit 3 is set to 0.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT] and the contents of CR field 6 are undefined if Rc is equal to 1.

Special Registers Altered

```
CR field 6 ..... (if Rc=1)
FX VXSNAN VXVC
```

VSR Data Layout for xvcmpgtsp[.]

CR. fi el d[6] \leftarrow ObUUUU

el se

CR. field[6] \leftarrow all_true || ObO || all_false || ObO

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96 1	127

VSX Vector Copy Sign Double-Precision XX3-form

XT,XA,XB xvcpsgndp 60 Α В 240

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
   src1 ← VSR[32×AX+A].dword[i] & 0x8000_0000_0000_0000
   src2 \( \text{VSR[32\timesBX+B].dword[i] & 0x7FFF_FFFF_FFFF_FFFF
   VSR[32\times TX+T]. dword[i] \leftarrow src1 | src2
end
```

Let XT be the value $32 \times TX + T$. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. The contents of bit 0 of doubleword element i of VSR[XA] are concatenated with the contents of bits 1:63 of doubleword element i of VSR[XB] and placed into doubleword element i of VSR[XT].

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonic for VSX Vector Copy Sign Double-Precision:

Extended mnemonic:

xvmovdp XT. XB Equivalent to:

xvcpsgndp XT, XB, XB

VSX Vector Copy Sign Single-Precision XX3-form

xvcpsgnsp	>	(T,XA,XB			
60	Т	Α	В	208	AXBXTX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
   src1 ← VSR[32×AX+A].word[i] & 0x8000_0000
   src2 ← VSR[32×BX+B].word[i] & 0x7FFF FFFF
  VSR[32\times TX+T]. word[i] \leftarrow src1 | src2
end
```

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. The contents of bit 0 of word element i of VSR[XA] are concatenated with the contents of bits 1:31 of word element i of VSR[XB] and placed into word element i of VSR[XT].

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonic for VSX Vector Copy Sign Single-Precision:

Extended mnemonic: Equivalent to: xvmovsp XT, XB xvcpsgnsp XT, XB, XB

VSR Data Layout for xvcpsgndp

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XB].dword[1]
0		64 127

VSR Data Layout for xvcpsgnsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Convert bfloat16 to Single-Precision format Non-signaling XX2-form

xvcvbf16spn XT,XB

60	Т	16	В	475	BX TX
0	6	11	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 3, do the following.

The contents of the rightmost halfword of word element i of VSR[XB] are placed into the leftmost halfword of word element i of VSR[XT].

The contents of the rightmost halfword of word element i of VSR[XT] are set to 0.

Special Registers Altered:

None

Register Operand Data Layout for xvcvbf16spn

src2	unused	VSR[XB].word[0].hw[1]	unused	VSR[XB].word[1].hw[1]	unused	VSR[XB].word[2].hw[1]	unused	VSR[XB].word[3].hw[1]
tgt	VSR[XT].	word[0]	VSR[XT].	word[1]	VSR[XT].	word[2]	VSR[XT].	word[3]
Ţ	0	16	32	48	64	80	90	112 127

VSX Vector Convert with round Double-Precision to Single-Precision format XX2-form

xvcvdpsp XT,XB Τ 393 В

if MSR.VSX=0 then VSX_Unavailable()

```
ex_fl aq ← 0b0
```

do i = 0 to 1 reset_xfl ags()

```
src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
rnd ← bfp_ROUND_TO_BFP32(FPSCR. RN, src)
```

vresul t. dword[i]. word[0] ← bfp32_CONVERT_FROM_BFP(rnd) vresult.dword[i].word[1] ← bfp32_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

end

if $ex_flag=0$ then $VSR[XT] \leftarrow result$

```
Let XT be the value 32 \times TX + T.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

src is rounded to single-precision using the rounding mode specified by RN.

The result is placed into bits 0:31 and bits 32:63 of doubleword element of VSR[XT] single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN

Programming Note

Previous versions of the architecture allowed the contents of bits 32:63 of each doubleword in the result register to be undefined, however, all processors that support this instruction write the result into bits 32:63 of each doubleword in the result register as well as into bits 0:31, as is required by this version of the architecture.

Programming Note

Previous versions of the architecture allowed the contents of doubleword 1 of the result register to be undefined. However, all processors that support this instruction write 0s into doubleword 1 of the result register, as is required by this version of the architecture.

VSR Data Layout for xvcvdpsp

src	VSR[XB].	dword[0]	VSR[XB].dword[1]			
tgt	VSR[XT].dword[0].word[0]	VSR[XT].dword[0].word[1]	VSR[XT].dword[1].word	d[0] VSR[XT].	dword[1].word[1]	
	0	32	64	96	127	

VSX Vector Convert with round to zero **Double-Precision to Signed Doubleword** format XX2-form

xvcvdpsxds XT,XB 472 60 Τ /// В

if MSR. VSX=0 then VSX_Unavailable()

ex_fl aq ← 0b0

do i = 0 to 1 reset_xfl ags()

> src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i]) rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src)

vresul t. dword[i] ← si64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxcvi_flag=1 then SetFX(FPSCR.VXCVI) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxcvi_flag) (FPSCR. XE & xx_fl ag)

end

if $ex_flag=0$ then $VSR[XT] \leftarrow result$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

If src is a NaN, the result is the value 0x8000_0000_0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 263-1, the result is 0x7FFF_FFFF_FFFF_FFFF and VXCVI is set to

Otherwise, if the rounded value is less than -2⁶³, the result is 0x8000 0000 0000 0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit signed-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into doubleword element i of VSR[XT].

See Table 116.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note -

xvcvdpsxds rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xvrdpic which uses the rounding mode specified by the RN.

VSR Data Layout for xvcvdpsxds

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
•	0	64 127

September 14, 2021 Power ISA™ Version 3.1B

		FPSCR.VE	FPSCR.XE	Inexact? (RoundToDPintegerTrunc(src) ≠ src)	Returned Results and Status Setting
sr	c [Nmin-1	0	_	-	T(Nmin), fx(VXCVI)
		1	-	-	fx(VXCVI), error()
Nmi n-	1 < src < Nmi n	_	0	yes	
			1	·	fx(XX), error()
	src = Nmi n	-	-	no	T(Nnin)
No. to	No. a.		_	no	T(f2i (trunc(src)))
Nmin	< src < Nmax	-	0	yes	
			1	yes	fx(XX), error() T(Nmax)
S	src = Nmax	_	-	no	Note: This case cannot occur as Nmax is not representable in DP format but is included here for completeness.
Nmay	< src < Nmax+1		0	yes	T(Nmax), $fx(XX)$
IVIIIdX	< SIC < IVIIIax+1	Ī	1	yes	fx(XX), error()
erc	: m Nmax+1	0	-	-	T(Nmax), fx(VXCVI)
310	TII NIIIAATI	1	-	_	fx(VXCVI), error()
er	c is a QNaN	0	-	-	T(Nmin), fx(VXCVI)
31	C IS a QIVAIV	1	-	-	fx(VXCVI), error()
12	rc is a SNaN	0	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)
		1	_	_	fx(VXCVI), fx(VXSNAN), error()
Explanation error()		or ha	ındle	r is ir	woked for the trap-enabled exception if MSR. FE0 and MSR. FE1 bits are set to any mode other than the
	ignore-exception				
	Update of VSR[XT] is suppressed.				
f2i (x)	The double-precision floating-point integer value x is converted to 64-bit signed integer format.				
, ,	fx(x) FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.				
Nmi n	•		_		publeword value, -2 ⁶³ (0x8000_0000_0000_0000).
Nmax			_		bleword value, 2 ⁶³ -1 (0x7FFF_FFFF_FFFF).
src					point value in doubleword element i of VSR[XB] (where i = {0, 1}).
T(x)	•	•			d value X is placed in doubleword element i of $VSR[XT]$ (where i ={0, 1}).
trunc(x) The double-precision floating-point value x is truncated to a floating-point integer.					

Table 116.Actions for xvcvdpsxds

VSX Vector Convert with round to zero Double-Precision to Signed Word format XX2-form

 xvcvdpsxws
 XT,XB

 60
 T
 ///
 B
 216
 BXT)

 0
 6
 11
 16
 21
 30 31

if MSR. VSX=0 then VSX_Unavailable()

 $ex_fl \ ag \ \leftarrow \ 0b0$

do i = 0 to 1 reset_xflags()

$$\begin{split} &\text{src} \leftarrow \text{bfp_CONVERT_FROM_BFP64(VSR[32\times BX+B].dword[i])} \\ &\text{rnd} \leftarrow \text{bfp_ROUND_TO_INTEGER_TRUNC(src)} \end{split}$$

vresul t. dword[i]. word[0] \leftarrow si 32_CONVERT_FROM_BFP(rnd) vresul t. dword[i]. word[1] \leftarrow si 32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)

 $\begin{array}{lll} \text{ex_flag} \leftarrow \text{ex_flag} & | & (\text{FPSCR.VE \& vxsnan_flag}) \\ & | & (\text{FPSCR.VE \& vxcvi_flag}) \\ & | & (\text{FPSCR.XE \& xx_flag}) \end{array}$

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

If src is a NaN, the result is the value 0x8000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 2^{31} -1, the result is $0x7FFF_FFFF$ and VXCVI is set to 1.

Otherwise, if the rounded value is less than -2³¹, the result is 0x8000 0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit signed-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into bits 0:31 of doubleword element i of VSR[XT].

The result is also placed into bits 32:63 of doubleword element i of VSR[XT].

See Table 117.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note

xvcvdpsxws rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xvrdpic which uses the rounding mode specified by RN.

Programming Note

Previous versions of the architecture allowed the contents of words 1 and 3 of the result register to be undefined. However, all processors that support this instruction write the result into words 0 and 1 and words 2 and 3 of the result register, as is required by this version of the architecture.

VSR Data Layout for xvcvdpsxws

src	VSR[XB].	dword[0]	VSR[XB].dword[1]		
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
·	0	32	64	96	127

		FPSCR.VE	FPSCR.XE	<pre>Inexact? (trunc(src) ≠ src)</pre>	Returned Results and Status Setting
src	[Nmin-1	0	-	-	T(Nmin), fx(VXCVI)
0.0	[1	-	-	fx(VXCVI), error()
Nmi n-1	< src < Nmi n	_	0	yes	T(Nmin), fx(XX)
			1	yes	fx(XX), error()
STC	= Nmi n	-	-	no	T(Nmin)
			<u> </u>	no	T(f2i (trunc(src)))
Nmin <	: src < Nmax	-	0	yes	T(f2i (trunc(src))), fx(XX)
	= Nmax		1	yes	fx(XX), error()
SIC	= NMax	-	0	no ves	T(Nmax) T(Nmax), fx(XX)
Nmax < src < Nmax+1 src m Nmax+1		-	1	yes	T(Nmax), fx(XX), error()
		0	_	yes -	T(Nmax), fx(VXCVI)
		1	_	-	fx(VXCVI), error()
		0	-	-	T(Nmin), fx(VXCVI)
src i	s a QNaN	1	-	-	fx(VXCVI), error()
	011.11	0	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)
SIC	s a SNaN	1	-	-	fx(VXCVI), fx(VXSNAN), error()
Explanation	1:				
error()	ignore-exception	mod	de.		voked for the trap-enabled exception if MSR. FE0 and MSR. FE1 bits are set to any mode other than the
601 ()	Update of VSR[X]	-			
f2i (x)	•	The double-precision floating-point integer value x is converted to 32-bit signed integer format.			
fx(x) Nmin		FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1. The smallest signed integer word value, -2 ³¹ (0x8000_0000).			
Nmi n Nmax			_		ord value, 2 ³¹ -1 (0x7FFF_FFFF).
src			•		point value in doubleword element i of VSR[XB] (where i ={0, 1}).
T(x)	•			٠.	X is placed in word elements 2xi and 2xi +1 of VSR[XT] (where i = {0, 1}).
trunc(x)					point value x is truncated to a floating-point integer.

Table 117.Actions for xvcvdpsxws

VSX Vector Convert with round to zero **Double-Precision to Unsigned Doubleword** format XX2-form

xvcvdpuxds XT,XB 60 Τ /// В 456

if MSR. VSX=0 then VSX_Unavailable()

ex_fl aq ← 0b0

do i = 0 to 1 reset_xfl ags()

> src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i]) rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src)

vresult.dword[i] ← ui64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxcvi_flag=1 then SetFX(FPSCR.VXCVI) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxcvi_flag) (FPSCR. XE & xx_fl ag)

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

If src is a NaN, the result is the value 0x0000_0000_0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 264-1, the result is 0xFFFF_FFFF_FFFF and VXCVI is set to

Otherwise, if the rounded value is less than 0, the result is 0x0000 0000 0000 0000 and VXCVI is set to

Otherwise, the result is the rounded value converted to 64-bit unsigned-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into doubleword element i of VSR[XT].

See Table 118.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note -

xvcvdpuxds rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xvrdpic which uses the rounding mode specified by the RN.

VSR Data Layout for xvcvdpuxds

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

		VE	XE	Inexact? (RoundToDPintegerTrunc(src) \neq src)	Returned Results and Status Setting
src [Ni	min-1 ⊢	0	-	-	T(Nmin), fx(VXCVI)
0.0 [-	-	fx(VXCVI), error()
Nmi n-1 < s	src < Nmi n		-	,	T(Nmin), fx(XX)
	Nimi m			•	
Src =	NMI N	-	-+		T(Nmin) T(f2i(trunc(src)))
Nmi n < sr	o - Nmay	<u> </u>			T(f2i (trunc(src))), fx(XX)
14111111 < 511	C \ Nillax		-+	•	
Src =	Nmax	-	-	no	T(Nmax) Note: This case cannot occur as Nmax is not representable in DP format but is included here for completeness.
Nmax < src	- Nmov - 1		0	yes	T(Nmax), $fx(XX)$
Willax < SIC	< Nillax+1		1	yes	T(Nmax), fx(XX), error()
src m N	llmay 1	0	-	-	T(Nmax), fx(VXCVI)
510 111 1	VIIIaX+I	1	-	-	fx(VXCVI), error()
src is a	ONaN	0	-	-	T(Nmin), fx(VXCVI)
310 i3 a	QIVAIN	1	-	-	fx(VXCVI), error()
src is a	SNaN –	•	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)
310 10 u	Ortart	1	-	-	fx(VXCVI), fx(VXSNAN), error()
Explanation: error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the ignore-exception mode.					
(C) ()	Update of VSR[XT] is suppressed.				
f2i (x)					
fx(x) FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.					
Nmin The smallest unsigned integer doubleword value, 0 (0x0000_0000_0000).					
	The largest unsign	Nmax The largest unsigned integer doubleword value, 2 ⁶⁴ -1 (0xFFFF_FFFF_FFFF).			
Nmax			_		
Nmax	The double-precis	sion fl	loati	ng-p	point value in doubleword element i of VSR[XB] (where i ={0,1}). For value x is placed in doubleword element i of VSR[XT] (where i ={0,1}).

Table 118.Actions for xvcvdpuxds

VSX Vector Convert with round to zero Double-Precision to Unsigned Word format XX2-form

 xvcvdpuxws
 XT,XB

 60
 T
 ///
 B
 200
 BXT)

 0
 6
 11
 16
 21
 30 31

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src)

vresult.dword[i].word[0] ← ui32_CONVERT_FROM_BFP(rnd)
vresult.dword[i].word[1] ← ui32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)

 $\begin{array}{lll} \text{ex_flag} \leftarrow \text{ex_flag} & | & (\text{FPSCR.VE \& vxsnan_flag}) \\ & | & (\text{FPSCR.VE \& vxcvi_flag}) \\ & | & (\text{FPSCR.XE \& xx_flag}) \end{array}$

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

If src is a NaN, the result is the value 0x0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 2^{32} -1, the result is $0xFFFF_FFFF$ and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, the result is 0x0000_0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit unsigned-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into bits 0:31 of doubleword element i of VSR[XT].

The result is also placed into bits 32:63 of doubleword element i of VSR[XT].

See Table 119.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note

xvcvdpuxws rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Double-Precision Integer instruction that corresponds to the desired rounding mode, including xvrdpic which uses the rounding mode specified by RN.

Programming Note

Previous versions of the architecture allowed the contents of words 1 and 3 of the result register to be undefined. However, all processors that support this instruction write the result into words 0 and 1 and words 2 and 3 of the result register, as is required by this version of the architecture.

VSR Data Layout for xvcvdpuxws

src	VSR[XB].	dword[0]	VSR[XB].dword[1]		
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
·	0	32	64	96	127

September 14, 2021 Power ISA™ Version 3.1B

		VE	XE	Inexact? (RoundToDPintegerTrunc(src) ≠ src)	Returned Results and Status Setting
src I	Nmi n-1	0	-	-	T(Nmin), fx(VXCVI)
010		1	-	-	fx(VXCVI), error()
Nmi n-1	< src < Nmi n	_	0	yes	T(Nmin), fx(XX)
	No. L.		1	yes	fx(XX), error()
Src	= Nmi n	-	-	no	T(Si) (Autocont))
Nmi n	src < Nmax	_	- 0	no	T(f2i (trunc(src)))
	SIC < NIIIAX	_	1	yes yes	T(f2i(trunc(src))), fx(XX) fx(XX), error()
ere	= Nmax	_	<u> </u>	no	T(Nmax)
310	- Milax		0	ves	T(Nmax), fx(XX)
Nmax < s	rc < Nmax+1	-	1	ves	fx(XX), error()
		0	÷	-	T(Nmax), fx(VXCVI)
src n	n Nmax+1	1	_	_	fx(VXCVI), error()
		0	-	-	T(Nmin), fx(VXCVI)
STC IS	s a QNaN	1	-	-	fx(VXCVI), error()
!	s a SNaN	0	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)
SIC	s a Sinain	1	ı	-	fx(VXCVI), fx(VXSNAN), error()
Explanation	:				
error()	ignore-exception	n mod	de.		invoked for the trap-enabled exception if MSR. FEO and MSR. FE1 are set to any mode other than the
f2i (x)	Update of VSR[XT] is suppressed. The double-precision floating-point integer value x is converted to 32-bit unsigned integer format.				
fx(x) FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.					
Nmi n					word value, 0 (0x0000_0000).
Nmax					vord value, 2 ³² -1 (0xFFFF_FFFF).
src					point value in doubleword element i of VSR[XB] (where i ={0, 1}).
T(x)	•			٠.	ue x is placed in word elements 2×i and 2×i +1 of VSR[XT] (where i ={0, 1}).
trunc(x) The double-precision floating-point value x is truncated to a floating-point integer.					

Table 119. Actions for xvcvdpuxws

VSX Vector Convert Half-Precision to Single-Precision format XX2-form

XT,XB xvcvhpsp 60 Т В 475 24

if MSR.VSX=0 then VSX_Unavailable()

reset_flags() do i = 0 to 3 src ← bfp_CONVERT_FROM_BFP16(VSR[BX×32+B].word[i].hword[1]) if src. class. SNaN=1 then $vresul\ t.\ word[i] \leftarrow bfp32_CONVERT_FROM_BFP(bfp_QUIET(src))$ vresult.word[i] \leftarrow bfp32_CONVERT_FROM_BFP(src) $vxsnan_fl\ ag\ \leftarrow\ src.\ cl\ ass.\ SNaN$ if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag) if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the half-precision floating-point value in the rightmost halfword of word element i of VSR[XB].

If src is an SNaN, the result is the single-precision representation of that SNaN converted to a QNaN.

Otherwise, if src is a QNaN, the result is the single-precision representation of that QNaN.

Otherwise, if src is an Infinity, the result is the single-precision representation of Infinity with the same sign as src.

Otherwise, if src is a Zero, the result is the single-precision representation of Zero with the same sign as src.

Otherwise, if src is a denormal value, the result is the normalized single-precision representation of src.

Otherwise, the result is the single-precision representation of src.

The result is placed into word element i of VSR[XT].

If a trap-enabled exception occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN

VSR Data Layout for xvcvhpsp

src	unused	VSR[XB].hword[1]	unused	VSR[XB].hword[3]	unused	VSR[XB].hword[5]	unused	VSR[XB].hword[7]
tgt	VSR[XT]	.word[0]	VSR[XT].	word[1]	VSR[XT].	word[2]	VSR[XT]	.word[3]
•	0	16	32	48	64	80	96	112 127

VSX Vector Convert with round Single-Precision to bfloat16 format XX2-form

xvcvspbf16 XT,XB 475 17 В 16 if MSR.VSX=0 then VSX_Unavailable() do i = 0 to 3 reset_flags() src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i]) rnd ← bfp ROUND TO BFLOAT16(FPSCR.RN.src) result.word[i].hword[0] \leftarrow 0x0000 $result.word[i].hword[1] \leftarrow bfloat16_CONVERT_FROM_BFP(rnd)$

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if ox flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX)

ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag) (FPSCR. OE & ox_flag) (FPSCR. UE & ux_fl ag) (FPSCR. XE & xx_flag)

end

if ex_flag=0 then VSR[32×TX+T] ← result

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following.

Let src be the single-precision floating-point value in word element i of VSR[XB].

If src is an SNaN, let result be the bfloat16 representation of that SNaN converted to a QNaN.

Otherwise, if src is a QNaN, let result be the bfloat16 representation of that QNaN.

Otherwise, if src is an Infinity, let result be the bfloat16 representation of Infinity with the same sign as src.

Otherwise, if src is a Zero, let result be the bfloat16 representation of Zero with the same sign as src.

Otherwise, the bfloat16 let result be representation of src rounded to bfloat16 precision using the rounding mode specified in RN.

result is placed into rightmost halfword of word element i of VSR[XT].

The leftmost halfword of word element i of VSR[XT] is set to 0x0000.

If a trap-enabled exception occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN OX UX XX

Register Operand Data Layout for xvcvspbf16

src	VSR[XB]	word[0]	VSR[XB]	VSR[XB].word[1]		VSR[XB].word[2]		VSR[XB].word[3]	
tgt	0x0000	VSR[XT].word[0].hw[1]	0x0000	VSR[XT].word[1].hw[1]	0x0000	VSR[XT].word[2].hw[1]	0x0000	VSR[XT].word[3].hw[1	
	0	16	32	48	64	80	90	112 12	7

VSX Vector Convert Single-Precision to Double-Precision format XX2-form

XT,XB xvcvspdp

60	Т	///	В	457	вхтх
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

- do i = 0 to 1 reset_xfl ags()
- src ← bfp_CONVERT_FROM_BFP32(VSR[BX×32+B].dword[i].word[0])
- vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(src)

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the single-precision floating-point operand in bits 0:31 of doubleword element i of VSR[XB].

src is placed into doubleword element i of VSR[XT] in double-precison format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvcvspdp

src	VSR[XB].word[0]	unused	VSR[XB].word[2]	unused
tgt	VSR[XT].	dword[0]	VSR[XT].	dword[1]
'	0	32	64	96 127

VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form

xvcvsphp XT,XB Т 475 60 25 В

if MSR.VSX=0 then VSX_Unavailable()

reset_fl ags() do i = 0 to 3 src ← bfp_CONVERT_FROM_BFP32(VSR[BX×32+B].word[i]) rnd ← bfp_ROUND_TO_BFP16(FPSCR.RN, src) vresult.word[i].hword[0] \leftarrow 0x0000 vresult.word[i].hword[1] \leftarrow bfp16_CONVERT_FROM_BFP(rnd) if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX) $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl ag) (FPSCR. XE & xx_fl aq) end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in word element i of VSR[XB].

If src is an SNaN, the result is the half-precision representation of that SNaN converted to a QNaN.

Otherwise, if src is a QNaN, the result is the half-precision representation of that QNaN.

Otherwise, if src is an Infinity, the result is the half-precision representation of Infinity with the same sign as src.

Otherwise, if src is a Zero, the result is the half-precision representation of Zero with the same sign as src.

Otherwise, the result is the half-precision representation of src rounded to half-precision using the rounding mode specified by RN.

The result is zero-extended and placed into word element i of VSR[XT].

If a trap-enabled exception occurs, VSR[XT] is not modified.

Special Registers Altered:

FX VXSNAN OX UX XX

VSR Data Layout for xvcvsphp

src	VSR[XB]	.word[0]	VSR[XB]	word[1]	VSR[XB]	word[2]	VSR[XB]	. word[3]
tgt	0x0000	VSR[XT]. hword[1]	0x0000	VSR[XT].hword[3]	0x0000	VSR[XT].hword[5]	0x0000	VSR[XT].hword[7]
	0	16	32	48	64	80	96	112 127

VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format XX2-form

xvcvspsxds XT,XB 60 Τ /// В 408

if MSR. VSX=0 then VSX_Unavailable()

ex_fl aq ← 0b0 do i = 0 to 1 reset_xfl ags()

> src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].dword[i].word[0]) rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src)

vresult.dword[i] ← si64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxcvi_flag=1 then SetFX(FPSCR.VXCVI) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxcvi_flag) (FPSCR. XE & xx_fl ag) end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the single-precision floating-point operand in word element i ×2 of VSR[XB].

If src is a NaN, the result is the value 0x8000_0000_0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 263-1, the result is 0x7FFF_FFFF_FFFF_FFFF and VXCVI is set to

Otherwise, if the rounded value is less than -2⁶³, the result is 0x8000 0000 0000 0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit signed-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into doubleword element i of VSR[XT].

See Table 119.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note -

xvcvspsxds rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Single-Precision Integer instruction that corresponds to the desired rounding mode, including xvrspic which uses the rounding mode specified by RN.

VSR Data Layout for xvcvspsxds

src	VSR[XB].word[0]	unused	VSR[XB].word[2]	unused
tgt	VSR[XT].	dword[0]	VSR[XT].	dword[1]
	0	32	64	96 127

September 14, 2021 Power ISA™ Version 3.1B

	!	XE XE	Inexact? (RoundToSPintegerTrunc(src) ≠ src)	Returned Results and Status Setting
src [N	min-1 ⊢	0 –	_	T(Nmin), fx(VXCVI)
0.0 [1 -	_	fx(VXCVI), error()
Nmi n-1 < s	src < Nmi n	_ 0	yes	
Src =	Nmi n	_ 1	+'-	fx(XX), error() T(Nmin)
SIC =	NIII II	╁	no no	T(f2i (trunc(src)))
Nmin < sr	c < Nmax	- 0	ves	
Num II V SI	o v milax	1	,	fx(XX), error()
Src =	Nmax	- -	no	T(Nmax) Note: This case cannot occur as Nmax is not representable in SP format but is included here for completeness.
Nmax < src	∠ Nmay⊥1	0	yes	
Williax < 510	\ IVIIIQAT I	1	yes	fx(XX), error()
src m !	Vmax+1	0 –	-	T(Nmax), fx(VXCVI)
310 111 1		1 –	_	fx(VXCVI), error()
src is a	ONaN	0 –	-	T(Nmin), fx(VXCVI)
0.0.00		1 –	_	fx(VXCVI), error()
src is a	SNaN —	0 –		T(Nmin), fx(VXCVI), fx(VXSNAN)
		1 –	<u> </u>	fx(VXCVI), fx(VXSNAN), error()
Explanation: error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the ignore-exception mode.				
Update of VSR[XT] is suppressed. f3i (x) The single-precision floating-point integer value x is converted to 64-bit signed integer format.				
fx(x)	f2i (x) The single-precision floating-point integer value x is converted to 64-bit signed integer format. fx(x) FPSCR. FX is set to 1 if FPSCR. x=0. FPSCR. x is set to 1.			
Nmi n				publeword value, -2 ⁶³ (0x8000_0000_0000_0000).
Nmax	•		_	: ; = = - /
src	The single-precision	n floa	tina-n	oint value in word element i of VSR[XB] (where i ={0, 2}).
src T(x)	• .		٠.	oint value in word element i of VSR[XB] (where i ={0, 2}). d value x is placed in doubleword element i of VSR[XT] (where i ={0, 1}).

Table 120.Actions for xvcvspsxds

VSX Vector Convert with round to zero Single-Precision to Signed Word format XX2-form

xvcvspsxws XT,XB Τ /// В 152

if MSR. VSX=0 then VSX_Unavailable() $ex_flaq \leftarrow 0b0$ do i = 0 to 3 reset_xfl ags() src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i]) rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src) vresul t. word[i] ← si 32_CONVERT_FROM_BFP(rnd) if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxcvi_flag=1 then SetFX(FPSCR.VXCVI) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxcvi_flag) (FPSCR. XE & xx_fl ag)

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32xTX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

If src is a NaN, the result is the value 0x8000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 231-1, the result is 0x7FFF_FFFF, and VXCVI is set to 1.

Otherwise, if the rounded value is less than -2³¹, the result is 0x8000_0000, and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit signed-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into word element i of VSR[XT].

See Table 119.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note -

xvcvspsxws rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Single-Precision Integer instruction that corresponds to the desired rounding mode, including xvrspic which uses the rounding mode specified by RN.

VSR Data Layout for xvcvspsxws

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

September 14, 2021 Power ISA™ Version 3.1B

		VE	XE	Inexact? (RoundToSPintegerTrunc(src) ≠ src)	Returned Results and Status Setting	
src [Nmi n-1	0	-	-	T(Nmin), fx(VXCVI)	
5.0 [1	-	-	fx(VXCVI), error()	
Nmi n-1	< src < Nmi n	_	0	,	T(Nnin), fx(XX)	
oro	= Nmi n	_	1	•	fx(XX), error() T(Nmin)	
SIC	=	_	_		T(f2i (trunc(src)))	
Nmi n /	erc / Nmay	, _	_	0		T(f2i (trunc(src))), fx(XX)
Will 11	Nmi n < src < Nmax		1	•	fx(XX), error()	
src	= Nmax	-	-	no	T (Nmax) Note: This case cannot occur as Nmax is not representable in SP format but is included here for completeness.	
Nmay - c	rc < Nmax+1		0	yes	T(Nmax), $fx(XX)$	
IVIIIax < 5	IC < IVIIIdX+1	_	1	yes	fx(XX), error()	
ere m	n Nmax+1	0	-	-	T(Nmax), fx(VXCVI)	
310 11	I WIIIGA I I	1	-	-	fx(VXCVI), error()	
src is	a QNaN	0	-	-	T(Nmin), fx(VXCVI)	
01010	a Qitait	1	-	-	fx(VXCVI), error()	
src is	a SNaN	0	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)	
		1	-	-	fx(VXCVI), fx(VXSNAN), error()	
Explanation: error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the ignore-exception mode. Update of VSR[XT] is suppressed.						
f2i (x)						
fx(x)						
Nmi n	The smallest sign	ned i	nteg	er wo	ord value, -2 ³¹ (0x8000_0000).	
Nmax The largest signed integer word value, 2 ³¹ -1 (0x7FFF_FFFF).			d value, 2 ³¹ -1 (0x7FFF_FFFF).			
src					pint value in word element i of VSR[XB] (where i ={0, 1, 2, 3}).	
$T(x)$ The signed integer word value x is placed in word element i of VSR[XT] (where i = {0, 1, 2, 3}).						
trunc(x) The single-precision floating-point value x is truncated to a floating-point integer.						

Table 121.Actions for xvcvspsxws

VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format XX2-form

xvcvspuxds XT,XB

60 T /// B 392 BXTX
0 6 11 16 21 3031

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].dword[i].word[0])
rnd ← bfp_ROUND_TO_INTEGER_TRUNC(src)

vresult.dword[i] ← ui64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
if xx_flag=1 then SetFX(FPSCR.XX)

ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag) | (FPSCR.VE & vxcvi_flag) | (FPSCR.XE & xx_flag)

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the single-precision floating-point operand in word element i ×2 of VSR[XB].

If src is a NaN, the result is the value 0x0000_0000_0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 2^{64} -1, the result is $0xFFFF_FFFF_FFFF_FFFF$ and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, the result is $0x0000_0000_0000_0000$ and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 64-bit unsigned-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into doubleword element i of VSR[XT].

See Table 119.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].


Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note

xvcvspuxds rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Single-Precision Integer instruction that corresponds to the desired rounding mode, including xvrspic which uses the rounding mode specified by RN.

VSR Data Layout for xvcvspuxds



September 14, 2021 Power ISA™ Version 3.1B

		VE	XE	Inexact? (RoundToSPintegerTrunc(src) ≠ src)	Returned Results and Status Setting
src [Nmi n-1	0	-	_	T(Nmin), fx(VXCVI)
		1	-	-	fx(VXCVI), error()
Nmin-1 <	src < Nmin	_	0	yes	T(Nmin), fx(XX)
	Mari es	-	1	yes	fx(XX), error()
SrC :	= Nmi n	-	-	no	T(Nnin)
Nmi n	oro - Nmov	_	- 0	no	T(f2i (trunc(src))) T(f2i (trunc(src))), fx(XX)
Nmi n < src < Nmax		-	1	yes ves	fx(XX), error()
				yes	T(Nmax)
src	= Nmax	-	-	no	Note: This case cannot occur as Nmax is not representable in SP format but is included here for completeness.
Nmov	n Mmay 1		0	yes	T(Nmax), fx(XX)
Nillax < Si	c < Nmax+1	-	1	yes	fx(XX), error()
ere m	Nmax+1	0	ı	-	T(Nmax), fx(VXCVI)
510 11	I WIIIdX+1	1	-	-	fx(VXCVI), error()
erc ie	a QNaN	0	-	-	T(Nmin), fx(VXCVI)
310 13	a Qivaiv	1	-	_	fx(VXCVI), error()
src is	a SNaN	0	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)
01010	a Grant	1	-	_	fx(VXCVI), fx(VXSNAN), error()
error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than signore-exception mode. Update of VSR[XT] is suppressed.					
f2i (x)					
fx(x)					
* *		d int	eger	doubleword value, 0 (0x0000_0000_0000_0000).	
Nmax				oubleword value, 2 ⁶⁴ -1 (0xFFFF_FFFF_FFFF_FFFF).	
src	The single-precis	sion 1	floati	ng-p	oint value in word element i of VSR[XB] (where i ={0, 2}).
T(x)				ord value x is placed in doubleword element i of VSR[XT] (where $i = \{0, 1\}$).	
trunc(x)	The single-precis	sion 1	floati	ng-p	pint value x is truncated to a floating-point integer.

Table 122.Actions for xvcvspuxds

VSX Vector Convert with round to zero Single-Precision to Unsigned Word format XX2-form

 xvcvspuxws
 XT,XB

 60
 T
 ///
 B
 136
 BXT

 0
 6
 11
 16
 21
 303

if MSR. VSX=0 then VSX_Unavailable()

ex_flag ← 0b0

do i = 0 to 3
 reset_xflags()

src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
 rnd ← bfp_ROUND_TO_INTEGER_TRUNC(src)

vresult.word[i] ← ui 32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
 if vxcvi_flag=1 then SetFX(FPSCR.VXCVI)
 if xx_flag=1 then SetFX(FPSCR.XX)

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

If src is a NaN, the result is the value 0x0000_0000 and VXCVI is set to 1. If src is an SNaN, VXSNAN is also set to 1.

Otherwise, src is rounded to a floating-point integer using the rounding mode Round Toward Zero.

If the rounded value is greater than 2³²-1, the result is 0xFFFF_FFFF and VXCVI is set to 1.

Otherwise, if the rounded value is less than 0, the result is 0x0000_0000 and VXCVI is set to 1.

Otherwise, the result is the rounded value converted to 32-bit unsigned-integer format, and if the result is inexact (i.e., not equal to src), XX is set to 1.

The result is placed into word element i of VSR[XT].

See Table 119.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXCVI

Programming Note -

xvcvspuxws rounds using Round towards Zero rounding mode. For other rounding modes, software must use a Round to Single-Precision Integer instruction that corresponds to the desired rounding mode, including xvrspic which uses the rounding mode specified by RN.

VSR Data Layout for xvcvspuxws

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
ì	0	32	64	96 127

		VE	XE	Inexact? (RoundToSPintegerTrunc(src) ≠ src)	Returned Results and Status Setting
src	[Nmi n-1	0	-	_	T(Nmin), fx(VXCVI)
		1	-	-	fx(VXCVI), error()
Nmi n-1	< src < Nmi n	-	1	yes	T(Nmin), fx(XX) fx(XX), error()
gro	c = Nmin	-	_	no	T(Nmin)
510) — Niiii II		_		T(f2i (trunc(src)))
Nmi n <	< src < Nmax	max	0		
	IVIIII II < SIC < IVIII AX		1		fx(XX), error()
src = Nmax		-	- 1	no	T(Nmax) Note: This case cannot occur as Nmax is not representable in SP format but is included here for completeness.
Nmay	Nmax < src < Nmax+1		0	yes	T(Nmax), $fx(XX)$
Williax	SIC \ IVIIIdX I		1	yes	fx(XX), error()
src i	m Nmax+1	0	-	-	T(Nmax), fx(VXCVI)
	TT TIMOTO T	1	-	-	fx(VXCVI), error()
src	is a QNaN	0	-	-	T(Nmin), fx(VXCVI)
		1	-	-	fx(VXCVI), error()
src	is a SNaN	0	-	-	T(Nmin), fx(VXCVI), fx(VXSNAN)
F	_	1	_		fx(VXCVI), fx(VXSNAN), error()
error()	Explanation: error() The system error handler is invoked for the trap-enabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the ignore-exception mode. Update of VSR[XT] is suppressed.				
f2i (x)	•	-			pint integer value x is converted to 32-bit unsigned integer format.
fx(x)	= :				D. FPSCR. x is set to 1.
Nmi n					word value, 0 (0x0000_0000).
Nmax					ord value, 2 ³² -1 (0xFFFF_FFF).
src	The single-precis	sion	floati	ng-p	pint value in word element i of VSR[XB] (where i ={0, 1, 2, 3}).
T(x) The unsigned integer word value x is placed in word element i of $VSR[XT]$ (where i = {0, 1, 2, 3}).			ue x is placed in word element i of VSR[XT] (where i = {0, 1, 2, 3}).		
trunc(x) The single-precision floating-point value x is truncated to a floating-point integer.					

Table 123.Actions for xvcvspuxws

VSX Vector Convert with round Signed Doubleword to Double-Precision format XX2-form

xvcvsxddp XT,XB Τ В 504 ///

if MSR.VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

do i = 0 to 1 reset_xfl ags()

> src ← bfp_CONVERT_FROM_SI64(VSR[32×BX+B].dword[i]) rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)

vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. XE \& xx_flag)$

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the signed integer in doubleword element i of VSR[XB].

src is converted to an unbounded-precision floating-point value and rounded double-precision using the rounding mode specified by RN.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX

VSR Data Layout for xvcvsxddp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSX Vector Convert with round Signed Doubleword to Single-Precision format XX2-form

xvcvsxdsp XT,XB Τ 440 /// В

if MSR.VSX=0 then VSX_Unavailable()

- do i = 0 to 1 reset_xfl ags()
- src ← bfp_CONVERT_FROM_SI64(VSR[32×BX+B].dword[i]) rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)
- vresul t. dword[i]. word[0] ← bfp32_CONVERT_FROM_BFP(rnd) vresul t. dword[i]. word[1] ← bfp32_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

$$ex_flag \leftarrow ex_flag \mid (FPSCR. XE \& xx_flag)$$
 end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the signed integer in doubleword element i of VSR[XB].

src is converted to an unbounded-precision floating-point value and rounded single-precision using the rounding mode specified by RN.

The result is placed into bits 0:31 of doubleword element i of VSR[XT] in single-precision format.

The result is also placed into bits 32:63 of doubleword element i of VSR[XT] single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX

Programming Note

Previous versions of the architecture allowed the contents of words 1 and 3 of the result register to be undefined. However, all processors that support this instruction write the result into words 0 and 1 and words 2 and 3 of the result register, as is required by this version of the architecture.

VSR Data Layout for xvcvsxdsp

src	VSR[XB].	dword[0]	VSR[XB].	dword[1]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
	0	32	64	96 12

VSX Vector Convert Signed Word to Double-Precision format XX2-form

XT,XB xvcvsxwdp 60 Τ /// В 248

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
  src ← bfp_CONVERT_FROM_SI32(VSR[32×BX+B].dword[i].word[0])
   VSR[32×TX+T].dword[i] ← bfp64_CONVERT_FROM_BFP(src)
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the signed integer value in bits 0:31 of doubleword element i of VSR[XB].

src is placed into doubleword element i of VSR[XT] in double-precision format.

Special Registers Altered

None

VSX Vector Convert with round Signed Word to Single-Precision format XX2-form

xvcvsxwsp)	(I,XB			
60	Т	///	В	184	вхтх
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
ex_fl ag ← 0b0
do i = 0 to 3
   reset_xfl ags()
   src ← bfp_CONVERT_FROM_SI32(VSR[32×BX+B].word[i])
   rnd \leftarrow bfp_ROUND_TO_BFP32(FPSCR.RN, src)
   vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)
   if xx_flag=1 then SetFX(FPSCR.XX)
   ex_flag \leftarrow ex_flag \mid (FPSCR. XE \& xx_flag)
if ex_flag=0 then VSR[32×TX+T] ← vresult
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the signed integer in word element i of VSR[XB].

src is converted to an unbounded-precision floating-point value and rounded single-precision using the rounding specified by RN.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX

VSR Data Layout for xvcvsxwdp

src	VSR[XB].word[0]	unused	VSR[XB].word[2]	unused
tgt	VSR[XT].dword[0]		VSR[XT].	dword[1]
	32		64	96 127

VSR Data Layout for xvcvsxwsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Convert with round Unsigned Doubleword to Double-Precision format XX2-form

xvcvuxddp XT,XB

60	Т	///	В		ВХ	ТХ
0	6	11	16	21	30	31

if MSR.VSX=0 then VSX_Unavailable()

do i = 0 to 1 reset_xfl ags()

> src ← bfp_CONVERT_FROM_UI 64(VSR[32×BX+B].dword[i]) rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, src)

vresul t. dword[i] \leftarrow bfp64_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. XE \& xx_flag)$

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the unsigned integer in doubleword element i of VSR[XB].

src is converted to an unbounded-precision floating-point rounded value and double-precision using the rounding mode specified by RN.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX

VSR Data Layout for xvcvuxddp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
i)	64 127

VSX Vector Convert with round Unsigned Doubleword to Single-Precision format XX2-form

xvcvuxdsp XT,XB

60 T /// B 424 BXT.
0 6 11 16 21 303

if MSR.VSX=0 then VSX_Unavailable()

 $ex_flaq \leftarrow 0b0$

do i = 0 to 1 reset_xflags()

src ← bfp_CONVERT_FROM_UI 64(VSR[32×BX+B].dword[i])
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, src)

vresult.dword[i].word[0] \leftarrow bfp32_CONVERT_FROM_BFP(rnd)
vresult.dword[i].word[1] \leftarrow bfp32_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. \, XE \, \& \, xx_flag) \\ end \\$

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the unsigned integer in doubleword element i of VSR[XB].

src is converted to an unbounded-precision floating-point value and rounded to single-precision using the rounding mode specified by RN.

The result is placed into bits 0:31 of doubleword element i of VSR[XT] in single-precision format.

The result is also placed into bits 32:63 of doubleword element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX

Programming Note

Previous versions of the architecture allowed the contents of words 1 and 3 of the result register to be undefined. However, all processors that support this instruction write the result into words 0 and 1 and words 2 and 3 of the result register, as is required by this version of the architecture.

VSR Data Layout for xvcvuxdsp

src	VSR[XB].	dword[0]	VSR[XB].	dword[1]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	127

VSX Vector Convert Unsigned Word to Double-Precision format XX2-form

XT,XB xvcvuxwdp 60 /// В 232

if MSR. VSX=0 then VSX_Unavailable()

do i = 0 to 1 src ← bfp_CONVERT_FROM_UI 32(VSR[32×BX+B].dword[i].word[0]) VSR[32×TX+T].dword[i] ← bfp64_CONVERT_FROM_BFP(src)

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the unsigned integer value in bits 0:31 of doubleword element i of VSR[XB].

src is placed into doubleword element i of VSR[XT] in double-precision format.

Special Registers Altered

None

VSX Vector Convert with round Unsigned Word to Single-Precision format XX2-form

xvcvuxwsp	>	(T,XB			
60	Т	///	В	168	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

> src ← bfp_CONVERT_FROM_UI 32(VSR[32×BX+B].word[i]) $rnd \leftarrow bfp_ROUND_TO_BFP32(FPSCR.RN, v)$

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. XE \& xx_flag)$

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the unsigned integer value in word element i of VSR[XB].

src is converted to an unbounded-precision floating-point and rounded value single-precision using the rounding mode specified by RN.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX

VSR Data Layout for xvcvuxwdp

src	VSR[XB].word[0]	unused	VSR[XB].word[2]	unused	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSR Data Layout for xvcvuxwsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Divide Double-Precision XX3-form

abvibvx XT.XA.XB Τ Α В 120 60

if MSR. VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

do i = 0 to 1 reset xflags()

> src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i]) $src2 \leftarrow bfp_CONVERT_FROM_BFP64(VSR[32\times BX+B].dword[i])$ v ← bfp_DIVIDE(src1, src2) rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)

vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxidi_flag=1 then SetFX(FPSCR.VXIDI) if vxisi_flag=1 then SetFX(FPSCR.VXZDZ) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX) if zx_flag=1 then SetFX(FPSCR.ZX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxidi flag) (FPSCR. VE & vxzdz_fl aq) (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl ag) (FPSCR. ZE & zx_fl aq) (FPSCR. XE & xx_fl aq)

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src1 is divided[1] by src2, producing a quotient having unbounded range and precision.

The quotient is normalized^[2].

See Table 124.

intermediate result is rounded double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX ZX XX VXSNAN VXIDI VXZDZ

VSR Data Layout for xvdivdp

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
,	0	64 127

Floating-point division is based on exponent subtraction and division of the significands.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	·c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow dQNaN$ vxidi_flag $\leftarrow 1$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← −Infinity	$v \leftarrow -Infinity$	v ← dQNaN vxidi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	v ← +Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← −Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← −Zero	v ← −Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	v ← −Zero	v ← −Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← dQNaN vxzdz_flag ← 1	v ← +Zero	v ← +Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
S	+NZF	v ← −Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← +Zero	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow dQNaN$ vxidi_flag $\leftarrow 1$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxidi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$).
src2	The double-precision floating-point value in doubleword element i of VSR[XB] (where $i = \{0, 1\}$).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
D(x, y)	Return the normalized quotient of floating-point value x divided by floating-point value y, having unbounded range and precision.
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 124.Actions for xvdivdp (element i)

VSX Vector Divide Single-Precision XX3-form

xvdivsp XT.XA.XB Τ Α В 88 60

if MSR. VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

do i = 0 to 3 reset xflags()

> src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i]) src2 \(bfp_CONVERT_FROM_BFP32(VSR[32\timesBX+B].word[i]) v ← bfp_DIVIDE(src1, src2) rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxidi_flag=1 then SetFX(FPSCR.VXIDI) if vxisi_flag=1 then SetFX(FPSCR.VXZDZ) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if xx_flag=1 then SetFX(FPSCR.XX) if zx_flag=1 then SetFX(FPSCR.ZX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxi di _fl ag) (FPSCR. VE & vxzdz_fl aq) (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl ag) (FPSCR. ZE & zx_fl aq) (FPSCR. XE & xx_fl aq)

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src1 is divided[1] by src2, producing a quotient having unbounded range and precision.

The quotient is normalized^[2].

See Table 125.

intermediate result is rounded single-precision using the rounding specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX ZX XX VXSNAN VXIDI VXZDZ

VSR Data Layout for xvdivsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

Floating-point division is based on exponent subtraction and division of the significands.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow dQNaN$ vxidi_flag $\leftarrow 1$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← −Infinity	v ← dQNaN vxidi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	v ← +Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← −Zero	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vxzdz_flag \leftarrow 1$	v ← −Zero	v ← −Zero	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
src1	+Zero	v ← –Zero	v ← −Zero	$ \begin{array}{l} v \leftarrow \text{dQNaN} \\ vxz\text{dz_flag} \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow \text{dQNaN} \\ vxz\text{dz_flag} \leftarrow 1 \end{array} $	v ← +Zero	v ← +Zero	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S.	+NZF	v ← –Zero	$v \leftarrow D(src1,src2)$	$v \leftarrow -Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow +Infinity$ $zx_flag \leftarrow 1$	$v \leftarrow D(src1,src2)$	v ← +Zero	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow dQNaN$ vxidi_flag $\leftarrow 1$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{+Infinity}$	$v \leftarrow dQNaN$ vxidi_flag $\leftarrow 1$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$\begin{array}{l} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The single-precision floating-point value in word element i of VSR[XA] (where i = $\{0, 1, 2, 3\}$).
src2	The single-precision floating-point value in word element i of VSR[XB] (where i = $\{0, 1, 2, 3\}$).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
D(x, y)	Return the normalized quotient of floating-point value x divided by floating-point value y, having unbounded range and precision.
	Note: If X = -y, V is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of X.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 125.Actions for xvdivsp (element i)

update)				ing-r or	III OLIX (I'AIIK	-2
xvf16ger2		P	AT,XA,XB			
50	ΔΤ	//	Δ	R	19 AX	RY /

VSY Vector 16-bit Floating-Point GFR (rank-2

VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate XX3-form

xvf16ger2pp AT,XA,XB

59	AT	//	Α	В	18	AXBX /
0	6	9	11	16	21	29 30 31

VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate XX3-form

xvf16ger2pn AT,XA,XB

59	AT	//	Α	В	146	axbx /
0	6	9	11	16	21	29 30 31

VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate XX3-form

xvf16ger2np AT,XA,XB

59	AT	//	Α	В	82	ax b x /
0	6	9	11	16	21	29 30 31

VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate XX3-form

xvf16ger2nn AT,XA,XB

59	AT	//	Α	В	210	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) MMIRR:XX3-form

pmxvf16ger2 AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

	ICIIX.										
ſ	1	3	9	//	/	/	PMSK	///	XMSK	YMSK	
	0	6	8	12	14	15	16	18	24	28	31

Suffix:

Sullix:						
59	AT	//	Α	В	19	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvf16ger2pp AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/	/	PMSK	//	//	XMSK	ΥN	ISK
0	6	8	12	14	15	16	18		24	28	31
Suffix:											
59	АТ	//	Α				В		18	АХ	BX /

Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form

pmxvf16ger2pn AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/	/	PMSK	//	//	XMSK	YMS	SK
0	6	8	12	14	15	16	18		24	28	31
Suffix:											

59	AT	//	Α	В	146	axibx /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form

pmxvf16ger2np AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/ /	PMSK	//	//	XMSK	YMS	SK
0	6	8	12	14 15	16	18		24	28	31
Suffix:										
59	AT	- //	Α			В		82	AXE	3X /
0	6	9	11		16		21		293	30 31

Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form

pmxvf16ger2nn AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/	/	PMSK	///	XMSK	YMSK	
0	6	8	12	14	15	16	18	24	28 3	31

Suffix:

59	AT	//	Α	В	210	AXBX /
0	6	9	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

```
if "xvf16ger2" | "xvf16ger2pp" | "xvf16ger2pn" | "xvf16ger2np" | "xvf16ger2nn" then do
     PMSK ← 0b11
     XMSK ← 0b1111
     YMSK ← 0b1111
  do i = 0 to 3
     do j = 0 to 3
        if XMSK.bit[i] & YMSK.bit[j] then do
           reset_flags()
           src10 \leftarrow bfp\_CONVERT\_FROM\_BFP16((PMSK.bit[0]=0) ? 0x0000 : VSR[32\times AX+A].word[i].hword[0])
           src11 \leftarrow bfp\_CONVERT\_FROM\_BFP16((PMSK.bit[1]=0) ? 0x0000 : VSR[32×AX+A].word[i].hword[1])
           src20 \leftarrow bfp\_CONVERT\_FROM\_BFP16((PMSK.bit[0]=0) ? 0x0000 : VSR[32\timesBX+B].word[i].hword[0])
           src21 \leftarrow bfp\_CONVERT\_FROM\_BFP16((PMSK.bit[1]=0) ? 0x0000 : VSR[32xBX+B].word[i].hword[1])
           p1 \leftarrow bfp_MULTIPLY(src10, src20)
           v1 ← bfp_MULTIPLY_ADD(src11, src21, p1)
           r1 ← bfp_ROUND_TO_BFP32_DEFAULT(FPSCR.RN, v1)
           if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
           if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
           if vxisi_flag=1 then SetFX(FPSCR.VXISI)
           if ox_flag=1 then SetFX(FPSCR.OX)
           if ux_flag=1 then SetFX(FPSCR.UX)
           if xx_flag=1 then SetFX(FPSCR.XX)
           reset_flags()
           if "[pm]xvf16ger2" then
               ACC[AT][i].word[j] ← bfp32_CONVERT_FROM_BFP(r1)
              acc ← bfp_CONVERT_FROM_BFP32(ACC[AT][i].word[i])
              if "[pm]xvf16ger2pp" then v2 \leftarrow bfp\_ADD(r1, acc)
              if "[pm]xvf16ger2pn" then v2 \leftarrow bfp\_ADD(r1, bfp\_NEGATE(acc))
               if "[pm]xvf16ger2np" then v2 \leftarrow bfp\_ADD(bfp\_NEGATE(r1), acc)
              if "[pm]xvf16ger2nn" then v2 ← bfp_ADD(bfp_NEGATE(r1), bfp_NEGATE(acc))
              r2 ← bfp_ROUND_TO_BFP32_DEFAULT(FPSCR.RN, v2)
              ACC[AT][i].word[j] ← bfp32_CONVERT_FROM_BFP(r2)
              if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
              if vxisi_flag=1 then SetFX(FPSCR.VXISI)
              if ox_flag=1 then SetFX(FPSCR.OX)
              if ux_flag=1 then SetFX(FPSCR.UX)
               if xx_flag=1 then SetFX(FPSCR.XX)
           end
        end
        el se
           ACC[AT][i][j] \leftarrow 0x0000\_0000
     end
  end
Let XA be the value of 32×AX + A. If XA is in the range 4×AT to 4×AT+3, the instruction form is invalid.
```

Let XB be the value of 32×BX + B. If XB is in the range 4×AT to 4×AT+3, the instruction form is invalid.

Let the contents of ACC[AT] be a 4x4 matrix of single-precision floating-point values.

Let result be a 4x4 matrix of word elements to be used as a temporary Accumulator.

For xvf16ger2pp, xvf16ger2pp, xvf16ger2pp, xvf16ger2pp, or xvf16ger2np, let PMSK=0b11, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3, and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let src10 be the half-precision floating-point value in hword 0 of word element i of VSR[XA] and let src20 be the half-precision floating-point value in hword 0 of word element j of VSR[XB]. Otherwise, let src10 be the value 0.0 and let src20 be the value 0.0, causing the product of src10 and src20 to be 0.0.

If bit 1 of PMSK is equal to 1, let src11 be the half-precision floating-point value in hword 1 of word element i of VSR[XA] and let src21 be the half-precision floating-point value in hword 1 of word element j of VSR[XB]. Otherwise, let src11 be the value 0.0 and let src21 be the value 0.0, causing the product of src11 and src21 to be 0.0.

Let prod be the single-precision product of src10 and src20.

Let msum be the sum of prod added to the product of src11 and src21. msum is rounded to single-precision using the rounding mode specified in RN.

For [pm]xvf16ger2, the rounded msum is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf16ger2pp, the rounded msum is added to the single-precision floating-point value in word element j of ACC[AT][i], rounded to single-precision using the rounding mode specified in RN, and placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf16ger2pn, the rounded msum is added to the negation of the single-precision floating-point value in word element j of ACC[AT][i], rounded to single-precision using the rounding mode specified in RN, and placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf16ger2np, the negation of the rounded msum is added to the single-precision floating-point value in word element j of ACC[AT][i], rounded to single-precision using the rounding mode specified in RN, and placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf16ger2nn, the negation of the rounded msum is added to the negation of the single-precision floating-point value in word element j of ACC[AT][i], rounded to single-precision using the rounding mode specified in RN, and placed into word element j of ACC[AT][i] in single-precision floating-point format.

Otherwise, the contents of ACC[AT][i][j] are set to 0x0000_0000.

Unlike most other VSX Vector Floating-Point instructions, this instruction always updates the target register (here, ACC[AT], even when a trap-enabled exception occurs. For every multiply-add operation that is performed as part of the execution of this instruction, the operation is performed as if all exception enable bits are zero, and the trap-disabled result is returned. If the operation causes underflow or produces an inexact result, whether the operation causes an Underflow or Inexact exception is based on the actual contents of the Underflow and Overflow Enable bits. Exception status is accumulated and the appropriate exception status bits in the FPSCR are updated at the completion of execution of the instruction. Otherwise, behavior is the same as any vector floating-point instruction that can cause an exception. Taking a Program interrupt on a trap-enabled exception when interrupts are enabled by MSR. FE0 and MSR. FE1 is still supported, albeit with ACC[AT] updated based on a trap-disabled result.

Special Registers Altered:

```
        FX
        VXSNAN
        VXI MZ
        OX
        UX
        XX
        (if [pm] xvf16ger2)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX(if [pm] xvf16ger2pp)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX(if [pm] xvf16ger2pn)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX(if [pm] xvf16ger2np)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX(if [pm] xvf16ger2np)
```

VSR[XA]	X[0][0]	X[0][1]	X[1][0]	X[1][1]	X[2][0]	X[2][1]	X[3][0]	X[3][1]					
VSR[XB]	Y[0][0]	Y[0][1]	Y[1][0]	Y[1][1]	Y[2][0]	Y[2][1]	Y[3][0]	Y[3][1]					
ACC[AT][0]	T[0][0]		T[0]	[[1]	T[0]	[2]	T[0]][3]					
ACC[AT][1]	T[1][0]		T[1]	[[1]	T[1]	[2]	T[1]][3]					
ACC[AT][2]	T[2][0]		T[2][1]		T[2]	T[2][2]][3]					
ACC[AT][3]	T[3]	T[3][0]		T[3][1]		T[3][2]][3]					
	0	16	32	48	64	80	96	112 127					

Programming Note

Let X be the 4×2 matrix of half-precision floating-point values contained in VSR[XA] in row-major format. Let Y be the 4x2 matrix of half-precision floating-point values contained in VSR[XB] in row-major format. Let ACC[AT] be the Accumulator containing a 4×4 matrix of single-precision floating-point values.

Note that floating-point arithmetic is not associative. That is, (X+Y)+T can return a different result that X+(Y+T). The ordering specified by the instruction description for any result element i, j is the order the operations will be performed in hardware. The floating-point operations to implement each result element for xvf16ger2[pp|pn|np|nn] are shown below.

[pm]xvf16ger2 performs the following form of accumulation of two outer products (rank 2 update).

```
for i=0 to 3, j=0 to 3:
   ACC[AT][i][j] = fmadds(X[i][1], Y[j][1], fmuls(X[i][0], Y[j][0]))
```

Register Operand Data Layout for [pm]xvf16ger2[pp|pn|np|nn]

[pm]xvf16ger2pp performs the following form forms of accumulation of two outer products (rank 2 update).

```
for i=0 to 3, j=0 to 3:
   ACC[AT][i][j] = fadds(fmadds(X[i][1], Y[j][1], fmuls(X[i][0], Y[j][0])), ACC[AT][i][i][j])
```

[pm]xvf16ger2pn performs the following form of accumulation of two outer products (rank 2 update).

```
for i = 0 to 3, j = 0 to 3:
   ACC[AT][i][i] = fsubs(fmadds(X[i][1], Y[i][1], fmuls(X[i][0], Y[i][0])), ACC[AT][i][i][i])
```

[pm]xvf16ger2np performs the following form of accumulation of two outer products (rank 2 update).

```
for i = 0 to 3, i = 0 to 3:
   ACC[AT][i][j] = fadds(fnmadds(X[i][1], Y[j][1], fmuls(X[i][0], Y[j][0])), ACC[AT][i][j])
```

[pm]xvf16ger2nn performs the following form of accumulation of two outer products (rank 2 update).

```
for i=0 to 3, i=0 to 3:
   ACC[AT][i][j] = fsubs(fnmadds(X[i][1], Y[j][1], fmuls(X[i][0], Y[j][0])), ACC[AT][i][i][j])
```

VSX Vector 32-bit Floating-Point GER (rank-1	
update) XX3-form	

xvf32ger AT,XA,XB

59	AT	//	Α	В	27	AXBX /
0	6	9	11	16	21	29 30 31

VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form

xvf32gerpp AT,XA,XB

59	AT	//	Α	В	26	axbx /
0	6	9	11	16	21	29 30 31

VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form

xvf32gerpn

AT,XA,XB

59	АТ	//	Α	В	154	axibx /
0	6	9	11	16	21	29 30 31

VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form

xvf32gernp AT,XA,XB

59	AT	//	Α	В	90	AXBX /	
0	6	9	11	16	21	29 30 3	1

VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form

xvf32gernn AT,XA,XB

59	AT	//	Α	В	218	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form

pmxvf32ger

AT,XA,XB,XMSK,YMSK

Prefix:

	THIIX.							
ĺ	1	3	9	//	/ /	///	XMSK	YMSK
Į	0	6	8	12	14 15	16	24	28 31

Suffix:

Sullix.						
59	AT	//	Α	В	27	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvf32gerpp

AT,XA,XB,XMSK,YMSK

Prefix:

	1	3	9	//	/ /	///	XMSK	YMSK
0		6	8	12	14 15	16	24	28 3 ⁻

Suffix:

• • • • • • • • • • • • • • • • • • • •						
59	AT	//	Α	В	26	axibx /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form

pmxvf32gerpn

AT,XA,XB,XMSK,YMSK

Prefix:

1 3	9 //	/ / /	///	XMSK	YMSK
0 6 8	12	14 15 1	6	24	28 31

Suffix:

59	AT	//	Α	В	154	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form

pmxvf32gernp

AT,XA,XB,XMSK,YMSK

Prefix:

1	3	9	//	/ /	///	XMSK	YMSK
0	6	8	12	14 15	16	24	28 31

Suffix:

59	AT	//	Α	В	90	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form

pmxvf32gernn

AT,XA,XB,XMSK,YMSK

Prefix:

FIGUX.							
1	3	9	//	/ /	///	XMSK	YMSK
0	6	8	12	14 15	16	24	28 31

Suffix:

Outlix.						
59	AT	//	Α	В	218	axibx /
0	6	9	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

```
end
do i = 0 to 3
   do j = 0 to 3
      if XMSK.bit[i]=1 & YMSK.bit[j]=1 then do
         reset_fl ags()
         src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
          src2 \( bfp_CONVERT_FROM_BFP32(VSR[32\timesBX+B].word[j])
         acc ← bfp_CONVERT_FROM_BFP32(ACC[AT][i].word[j])
         if "[pm]xvf32ger" then v \leftarrow bfp_MULTIPLY(src1, src2)
         if "[pm]xvf32gerpp" then v \leftarrow bfp_MULTIPLY_ADD(src1, src2, acc)
         if "[pm]xvf32gerpn" then v \leftarrow bfp\_MULTIPLY\_ADD(src1, src2, bfp\_NEGATE(acc))
         if "[pm]xvf32gernp" then v \leftarrow bfp\_MULTIPLY\_ADD(src1, src2, bfp\_NEGATE(acc))
         if "[pm]xvf32gernn" then v \leftarrow bfp_MULTIPLY_ADD(src1, src2, acc)
         r \leftarrow bfp_ROUND_TO_BFP32_DEFAULT(FPSCR. RN, v)
         if "[pm]xvf32gernp" then r \leftarrow bfp_NEGATE(r)
         if "[pm]xvf32gernn" then r \leftarrow bfp_NEGATE(r)
         ACC[AT][i].word[j] \leftarrow bfp32\_CONVERT\_FROM\_BFP(r)
         if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
         if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
         if vxisi_flag=1 then SetFX(FPSCR.VXISI)
         if ox_flag=1 then SetFX(FPSCR.OX)
         if ux flag=1 then SetFX(FPSCR.UX)
         if xx_flag=1 then SetFX(FPSCR.XX)
          ACC[AT][i].word[j] \leftarrow 0x0000\_0000
   end
end
```

Let XA be the value of $32 \times AX + A$. If XA is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid. Let XB be the value of $32 \times BX + B$. If XB is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid.

Let the contents of ACC[AT] be a 4x4 matrix of single-precision floating-point values.

For xvf32gerp, xvf32gerpp, xvf32gerpp, or xvf32gernp, or xvf32gernn, let XMSK=0b1111 and YMSK=0b1111.

For each integer value i from 0 to 3, and each integer value j from 0 to 3, do the following.

```
If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.
```

Let prod be the product of the single-precision floating-point value in word element i of VSR[XA] and the single-precision floating-point value in word element i of VSR[XB], having unbounded range and precision.

For [pm]xvf32ger, prod is rounded to single-precision using the rounding mode specified in RN. The rounded result is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf32gerpp, the single-precision floating-point value in word element j of ACC[AT][i] is added to prod. The intermediate result is rounded to single-precision using the rounding mode specified in RN. The rounded result is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf32gerpn, the single-precision floating-point value in word element j of ACC[AT][i] is subtracted from prod. The intermediate result is rounded to single-precision using the rounding mode specified in RN. The rounded result is placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf32gernp, the single-precision floating-point value in word element j of ACC[AT][i] is subtracted from prod. The intermediate result is rounded to single-precision using the rounding mode specified in RN. The rounded result is negated and placed into word element j of ACC[AT][i] in single-precision floating-point format.

For [pm]xvf32gernn, the single-precision floating-point value in word element j of ACC[AT][i] is added to prod. The intermediate result is rounded to single-precision using the rounding mode specified in RN. The rounded result is negated and placed into word element j of ACC[AT][i] in single-precision floating-point format.

Otherwise, the contents of word element | of ACC[AT][i] are set to 0x0000_0000.

Unlike other vector floating-point instructions, ACC[AT] is always updated by the execution of the instruction, even when a trap-enabled exception occurs. For every multiply-add operation that is performed as part of the execution of this instruction, if an exception occurs as the result of that particular multiply-add operation, the trap-disabled exception result is returned, even if that exception type is trap-enabled. Exception detection is based on the trap-disable definition. Exception status is and the appropriate exception status bits in the FPSCR are updated at the completion of execution of the instruction. Otherwise, behavior is the same as any vector floating-point instruction that can cause an exception. Taking a Program interrupt on a trap-enabled exception when interrupts are enabled by MSR. FE0 and MSR. FE1 is still supported, albeit with the ACC[AT] updated based on a trap-disabled result.

Special Registers Altered:

```
        FX
        VXSNAN
        VXI MZ
        OX
        UX
        XX
        (if [pm]xvf32ger)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX (if [pm]xvf32gerpp)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX (if [pm]xvf32gerpn)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX (if [pm]xvf32gernp)

        FX
        VXSNAN
        VXI MZ
        VXI SI
        OX
        UX
        XX (if [pm]xvf32gernn)
```

Register Operand Data Layout for [pm]xvf32ger[pp|pn|np|nn]

VSR[XA]	X[0]	X[1]	X[2]	X[3]
VSR[XB]	Y[0]	Y[1]	Y[2]	Y[3]
ACC[AT][0]	T[0][0]	T[0][1]	T[0][2]	T[0][3]
ACC[AT][1]	T[1][0]	T[1][1]	T[1][2]	T[1][3]
ACC[AT][2]	T[2][0]	T[2][1]	T[2][2]	T[2][3]
ACC[AT][3]	T[3][0]	T[3][1]	T[3][2]	T[3][3]

Programming Note

Let X be the 4-element vector of single-precision floating-point values contained in VSR[XA].

Let Y be the 4-element vector of single-precision floating-point values contained in VSR[XB].

Let ACC[AT] be the Accumulator containing a 4×4 matrix of single-precision floating-point values.

The floating-point operations to implement each result element for xvf32ger[pp|pn|np|nn] are shown below.

[pm]xvf32ger performs the following form of accumulation of one outer product (rank 1 update).

```
for i=0 to 3, j=0 to 3:
ACC[AT][i][j] = fmuls(X[i], Y[j])
```

[pm]xvf32gerpp performs the following form of accumulation of one outer product (rank 1 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fmadds(X[i], Y[j], ACC[AT][i][j])
```

[pm]xvf32gerpn performs the following form of accumulation of one outer product (rank 1 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fmsubs(X[i], Y[j], ACC[AT][i][j])
```

[pm]xvf32gernp performs the following form of accumulation of one outer product (rank 1 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fnmsubs(X[i], Y[j], ACC[AT][i][j])
```

[pm]xvf32gernn] performs the following form of accumulation of one outer product (rank 1 update).

```
for i = 0 to 3, j = 0 to 3:
    ACC[AT][i][j] = fnmadds(X[i], Y[j], ACC[AT][i][j])
```

VSX Vector 64-bit Floating-Point GER (rank-	1
update) XX3-form	

xvf64ger AT,XAp,XB

59	AT	//	Ap	В	59	AXBX /
0	6	9	11	16	21	29 30 31

VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form

xvf64gerpp AT,XAp,XB

59	AT	//	Ар	В	58	AXBX /
0	6	9	11	16	21	29 30 31

VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form

xvf64gerpn AT,XAp,XB

59	AT	//	Ар	В	186	ax b x /
0	6	9	11	16	21	29 30 31

VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form

xvf64gernp AT,XAp,XB

59	AT	//	Ар	В	122	axbx /
0	6	9	11	16	21	29 30 31

VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form

xvf64gernn AT,XAp,XB

59	AT	//	Ар	В	250	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form

pmxvf64ger AT,XAp,XB,XMSK,YMSK

Prefix

i ionx.									
1	3	9	//	/	/	///	XMSK	YMSK	//
0	6	8	12	14	15	16	24	28	30 31

Suffix:

59	AT	//	Ap	В	59	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvf64gerpp AT,XAp,XB,XMSK,YMSK

Prefix:

1	3	9	// //	///	XMSK	YMSK	//
0	6	8	12 14 15	16	24	28	30 31
Suffix:							
59	АТ	- //	Ар	В	58	AX	BX /

Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update)

Floating-Point GER (rank-1 update)
Positive multiply, Negative accumulate
MMIRR:XX3-form

pmxvf64gerpn AT,XAp,XB,XMSK,YMSK

Prefix:

1	3	9	//	/ /		///	XMSK	YMSK	//
0	6	8	12	14 15	16		24	28	30 31
Cuffin						•			

Suffix:

59	AT	//	Ар	В	186	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form

pmxvf64gernp AT,XAp,XB,XMSK,YMSK

Prefix:

1	3	9	//	/	/	///	XMSK	YMSK	//
0	6	8	12	14	15	16	24	28	30 31
0 "									

Suffix:

59	AT	//	Ар	В	122	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form

pmxvf64gernn AT,XAp,XB,XMSK,YMSK

Prefix:

FIGUX.								
1	3	9	//	/ /	///	XMSK	YMSK	//
0	6	8	12	14 15	16	24	28	30 31

Suffix:

59	AT	//	Ар	В	250	axibx /
0	6	9	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

```
end
vsrc1. gword[0] \leftarrow VSR[32 \times AX + Ap]
vsrc1. qword[1] \leftarrow VSR[32 \times AX + Ap + 1]
vsrc2
                \leftarrow VSR[32×BX+B]
do i = 0 to 3
   do i = 0 to 1
      if XMSK. bit[i]=1 & YMSK. bit[j]=1 then do
         reset_fl ags()
         src1 ← bfp_CONVERT_FROM_BFP64(vsrc1.dword[i])
          src2 ← bfp CONVERT FROM BFP64(vsrc2.dword[i])
          acc ← bfp_CONVERT_FROM_BFP64(ACC[AT][i].dword[i])
         if "[pm]xvf64ger" then v \leftarrow bfp_MULTIPLY(src1, src2)
         if "[pm]xvf64gerpp" then v \leftarrow bfp\_MULTIPLY\_ADD(src1, src2, acc)
         if "[pm]xvf64gerpn" then v \leftarrow bfp_MULTIPLY_ADD(src1, src2, bfp_NEGATE(acc))
         if "[pm]xvf64gernp" then v \leftarrow bfp_MULTIPLY_ADD(src1, src2, bfp_NEGATE(acc))
         if "[pm]xvf64gernn" then v \leftarrow bfp_MULTIPLY_ADD(src1, src2, acc)
          r \leftarrow bfp_ROUND_TO_BFP64_DEFAULT(FPSCR. RN, v)
         if "[pm]xvf64gernp" then r \leftarrow bfp_NEGATE(r)
         if "[pm]xvf64gernn" then r \leftarrow bfp_NEGATE(r)
         ACC[AT][i].dword[i] \leftarrow bfp64_CONVERT_FROM_BFP(r)
         if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
         if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
         if vxisi_flag=1 then SetFX(FPSCR.VXISI)
         if ox_flag=1 then SetFX(FPSCR.OX)
         if ux_flag=1 then SetFX(FPSCR.UX)
         if xx_flag=1 then SetFX(FPSCR.XX)
      end
          ACC[AT][i]. dword[i] \leftarrow 0x0000 0000 0000 0000
   end
end
```

Let XAp be the value of $32 \times AX + Ap$. If XAp is odd, or is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid. Let XB be the value of $32 \times BX + B$. If XB is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×2 matrix of double-precision floating-point values.

Let vsrcX be the concatenation of the contents of VSR[XAp] and VSR[XAp+1]. Let vsrcY be the contents of VSR[XB].

For xvf64ger, xvf64gerpp, xvf64gerpp, and xvf64gernp, and xvf64gernn, let XMSK=0b1111 and YMSK=0b11.

For each integer value i from 0 to 3, and each integer value j from 0 to 1, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

Let prod be the product of the double-precision floating-point value in doubleword element i of vsrcX and the double-precision floating-point value in doubleword element j of vsrcY, having unbounded range and precision.

For [pm]xvf64ger, prod is rounded to double-precision using the rounding mode specified in RN. The rounded result is placed into doubleword element; of ACC[AT][i] in double-precision floating-point format.

For [pm]xvf64gerpp, prod is added to the double-precision floating-point value in doubleword element j of ACC[AT][i]. The intermediate result is rounded to double-precision using the rounding mode specified in RN. The rounded result is placed into doubleword element j of ACC[AT][i] in double-precision floating-point format.

For [pm]xvf64gerpn, prod is added to the negation of the double-precision floating-point value in doubleword element j of ACC[AT][i]. The intermediate result is rounded to double-precision using the rounding mode specified in RN. The rounded result is placed into doubleword element j of ACC[AT][i] in double-precision floating-point format.

For [pm]xvf64gernn, prod is added to the double-precision floating-point value in doubleword element j of ACC[AT][i]. The intermediate result is rounded to double-precision using the rounding mode specified in RN. The rounded result is negated and placed into doubleword element | of ACC[AT][i] in double-precision floating-point format.

For [pm]xvf64gernp, prod is added to the negation of the double-precision floating-point value in doubleword element j of ACC[AT][i]. The intermediate result is rounded to double-precision using the rounding mode specified in RN. The rounded result is negated and placed into doubleword element; of ACC[AT][i] in double-precision floating-point format.

Otherwise, the contents of doubleword element j of ACC[AT][i] are set to 0x0000_0000_0000_0000.

Unlike most other VSX Vector Floating-Point instructions, this instruction always updates the target register (here, ACC[AT], even when a trap-enabled exception occurs. For every multiply-add operation that is performed as part of the execution of this instruction, the operation is performed as if all exception enable bits are zero, and the trap-disabled result is returned. If the operation causes underflow or produces an inexact result, whether the operation causes an Underflow or Inexact exception is based on the actual contents of the Underflow and Overflow Enable bits. Exception status is accumulated and the appropriate exception status bits in the FPSCR are updated at the completion of execution of the instruction. Otherwise, behavior is the same as any vector floating-point instruction that can cause an exception. Taking a Program interrupt on a trap-enabled exception when interrupts are enabled by MSR, FEO and MSR, FE1 is still supported, albeit with ACC[AT] updated based on a trap-disabled result.

Special Registers Altered:

```
FX VXSNAN VXIMZ OX UX XX
                               (if [pm]xvf64ger)
FX VXSNAN VXIMZ VXISI OX UX XX (if [pm]xvf64gerpp)
FX VXSNAN VXIMZ VXISI OX UX XX (if [pm] xvf64gerpn)
FX VXSNAN VXIMZ VXISI OX UX XX (if [pm]xvf64gernp)
FX VXSNAN VXIMZ VXISI OX UX XX (if [pm] xvf64gernn)
```

Register Operand D	ata Layout for [pm]xvf64ger[pp pn np nn]
VSR[XAp]	X[0]	X[1]
VSR[XAp+1]	X[2]	X[3]
VSR[XB]	Y[0]	Y[1]
ACC[AT][0]	T[0][0]	T[0][1]
ACC[AT][1]	T[1][0]	T[1][1]
ACC[AT][2]	T[2][0]	T[2][1]
ACC[AT][3]	T[3][0]	T[3][1]

Programming Note

Let X be the 4-element vector of double-precision floating-point values contained in the concatenation of VSR[XAp] and VSR[XAp+1].

Let Y be the 2-element vector of double-precision floating-point values contained in VSR[XB].

Let ACC[AT] be the Accumulator containing a 4×2 matrix of double-precision floating-point values.

The floating-point operations to implement each result element for xvf64ger[pp|pn|np|nn] are shown below.

[pm]xvf64ger performs the following form of accumulation of one outer product (rank 1 update).

```
for i=0 to 3, j=0 to 1:
ACC[AT][i][j] = fmul(X[i], Y[j])
```

[pm]xvf64gerpp performs the following form of accumulation of one outer product (rank 1 update).

```
for i=0 to 3, j=0 to 1:

ACC[AT][i][j] = fmadd(X[i], Y[j], ACC[AT][i][j])
```

[pm]xvf64gerpn performs the following form of accumulation of one outer product (rank 1 update).

```
for i=0 to 3, j=0 to 1:

ACC[AT][i][j] = fmsub(X[i], Y[j], ACC[AT][i][j])
```

[pm]xvf64gernp performs the following form of accumulation of one outer product (rank 1 update).

```
for i=0 to 3, j=0 to 1:

ACC[AT][i][j] = fnmsub(X[i], Y[j], ACC[AT][i][j])
```

[pm]xvf64gernn performs the following form of accumulation of one outer product (rank 1 update).

```
for i = 0 to 3, j = 0 to 1:
    ACC[AT][i][j] = fnmadd(X[i], Y[j], ACC[AT][i][j])
```

VSX Vector 4-bit Signed Integer GER (rank-8 update) XX3-form

xvi4ger8 AT.XA.XB

59	AT	//	Α	В	35	axibx /
0	6	9	11	16	21	29 30 31

VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate XX3-form

AT,XA,XB xvi4ger8pp

ſ	59	AT	//	Α	В	34	AX	ЗХ	/
1	0	6	9	11	16	21	29	วกเ	31

Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) MMIRR:XX3-form

AT,XA,XB,XMSK,YMSK,PMSK pmxvi4ger8

Prefix:

1	3	9	//	/ /	PMSK	XMSK	YMSK
0	6	8	12	14 15	16	24	28 31

Suffix:

59	AT	//	Α	В	35	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate MMIRR:XX3-form

AT,XA,XB,XMSK,YMSK,PMSK pmxvi4ger8pp

Prefix:

1	3	9	//	/ /	PMSK	XMSK	YMSK	
0	6	8	12	14 15	16	24	28 31	

Suffix:

59	AT	//	Α	В	34	AXBX /
0	6	9	11	16	21	29 30 31

```
if MSR. VSX=0 then VSX Unavailable()
```

```
if "xvi 4ger8" | "xvi 4ger8pp" then do
  PMSK ← 0b11111111
  XMSK ← 0b1111
  YMSK ← 0b1111
```

do i = 0 to 3

end

```
do j = 0 to 3
   if XMSK.bit[i] & YMSK.bit[j] then do
        prod0 \leftarrow (PMSK. bit[0]=0) ? 0 : EXTS(VSR[32\times AX+A]. word[i]. ni bbl e[0]) * EXTS(VSR[32\times BX+B]. word[i]. ni bbl e[0])
        prod1 \leftarrow (PMSK. \ bit[1]=0) \ ? \ 0: \ EXTS(VSR[32\times AX+A]. \ word[i]. \ ni \ bble[1]) \ * \ EXTS(VSR[32\times BX+B]. \ word[j]. \ ni \ bble[1])
        prod2 \leftarrow (PMSK. bit[2]=0) ? 0 : EXTS(VSR[32 \times AX + A]. word[i]. ni bbl e[2]) * EXTS(VSR[32 \times BX + B]. word[j]. ni bbl e[2])
        prod3 \leftarrow (PMSK.\,bi\,t[3]=0) \ ? \ 0: \ EXTS(VSR[32\times AX+A].\,word[i].\,ni\,bbl\,e[3]) \ \ ^* \ EXTS(VSR[32\times BX+B].\,word[j].\,ni\,bbl\,e[3])
        prod4 \leftarrow (PMSK. bit[4]=0)? 0: EXTS(VSR[32 \times AX + A]. word[i]. nibble[4]) * EXTS(VSR[32 \times BX + B]. word[j]. nibble[4])
        prod5 \leftarrow (PMSK. bit[5]=0) ? 0 : EXTS(VSR[32\times AX+A]. word[i]. ni bbl e[5]) * EXTS(VSR[32\times BX+B]. word[i]. ni bbl e[5])
        prod6 \leftarrow (PMSK.\,bi\,t[6]=0)~?~0~:~EXTS(VSR[32\times AX+A].\,word[i].\,ni\,bbl\,e[6])~^*~EXTS(VSR[32\times BX+B].\,word[j].\,ni\,bbl\,e[6])
        prod7 \leftarrow (PMSK. bit[7]=0) ? 0 : EXTS(VSR[32 \times AX + A]. word[i]. ni bbl e[7]) * EXTS(VSR[32 \times BX + B]. word[j]. ni bbl e[7])
        psum \leftarrow prod0 + prod1 + prod2 + prod3 + prod4 + prod5 + prod6 + prod7
        if "[pm]xvi4ger8" then ACC[AT][i].word[j] \leftarrow CHOP32(psum)
```

if "[pm]xvi4ger8pp" then ACC[AT][i]. word[j] \leftarrow CHOP32(psum + EXTS(ACC[AT][i]. word[j]))

```
else \label{eq:accentration} \begin{array}{l} \text{else} & \text{acc[AT][i].word[j]} \leftarrow 0x0000\_0000 \\ \text{end} & \text{end} \end{array}
```

Let XA be the value of $32 \times AX + A$. If XA is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid. Let XB be the value of $32 \times BX + B$. If XB is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×4 matrix of 32-bit signed integer values.

For *xvi4ger8* or *xvi4ger8pp*, let PMSK=0b111111111, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3, and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let prod0 be the product of the 4-bit signed integer value in nibble 0 of word element i of VSR[XA] (X[i][0]) and the 4-bit signed integer value in byte 0 of word element j of VSR[XB] (Y[j][0]), sign-extended to 32 bits. Otherwise, let prod0 be the value 0.

If bit 1 of PMSK is equal to 1, let prod1 be the product of the 4-bit signed integer value in nibble 1 of word element i of VSR[XA] (X[i][1]) and the 4-bit signed integer value in nibble 1 of word element j of VSR[XB] (Y[j][1]), sign-extended to 32 bits. Otherwise, let prod1 be the value 0.

If bit 2 of PMSK is equal to 1, let prod2 be the product of the 4-bit signed integer value in nibble 2 of word element i of VSR[XA] (X[i][2]) and the 4-bit signed integer value in nibble 2 of word element j of VSR[XB] (Y[j][2]), sign-extended to 32 bits. Otherwise, let prod2 be the value 0.

If bit 3 of PMSK is equal to 1, let prod3 be the product of the 4-bit signed integer value in nibble 3 of word element i of VSR[XA] (X[i][3]) and the 4-bit signed integer value in nibble 3 of word element j of VSR[XB] (Y[j][3]), sign-extended to 32 bits. Otherwise, let prod3 be the value 0.

If bit 4 of PMSK is equal to 1, let prod4 be the product of the 4-bit signed integer value in nibble 4 of word element i of VSR[XA] (X[i][4]) and the 4-bit signed integer value in nibble 4 of word element j of VSR[XB] (Y[j][4]), sign-extended to 32 bits. Otherwise, let prod4 be the value 0.

If if bit 5 of PMSK is equal to 1, let prod5 be the product of the 4-bit signed integer value in nibble 5 of word element i of VSR[XA] (X[i][5]) and the 4-bit signed integer value in nibble 5 of word element j of VSR[XB] (Y[j][5]), sign-extended to 32 bits. Otherwise, let prod5 be the value 0.

If bit 6 of PMSK is equal to 1, let prod6 be the product of the 4-bit signed integer value in nibble 6 of word element i of VSR[XA] (X[i][6]) and the 4-bit signed integer value in nibble 6 of word element j of VSR[XB] (Y[j][6]), sign-extended to 32 bits. Otherwise, let prod6 be the value 0.

If bit 7 of PMSK is equal to 1, let prod7 be the product of the 4-bit signed integer value in nibble 7 of word element i of VSR[XA] (X[i][7]) and the 4-bit signed integer value in nibble 7 of word element j of VSR[XB] (Y[j][7]), sign-extended to 32 bits. Otherwise, let prod7 be the value 0.

Let psum be the sum of prod0, prod1, prod2, prod3, prod4, prod5, prod6, and prod7.

For [pm]xvi4ger8, psum is placed into word element j of ACC[AT][i] in 32-bit signed integer format.

For [pm]xvi4ger8pp, psum is added to the 32-bit signed integer value in word element j of ACC[AT][i], and the result is placed into word element j of ACC[AT][i] in 32-bit signed integer format.

Otherwise, let ACC[AT][i][j] is set to 0x0000_0000.

Special Registers Altered:

None

Register Ope	rand Data Layout for [pn	n]xvi4ger8[pp]		
VSR[XA]	X[0][0] X[0][1] X[0][2] X[0][3] X[0][4] X[0][5] X[0][6]	X[1][0] X[1][1] X[1][2] X[1][3] X[1][4] X[1][6] X[1][6]	X[2][0] X[2][1] X[2][2] X[2][3] X[2][4] X[2][6] X[2][6]	X[3][0] X[3][1] X[3][2] X[3][3] X[3][4] X[3][5] X[3][6] X[3][7]
VSR[XB]	Y[0][0] Y[1][0] Y[2][0] Y[3][0] Y[4][0] Y[5][0] Y[5][0] Y[5][0] Y[7][0]	Y[0][1] Y[1][1] Y[2][1] Y[3][1] Y[4][1] Y[5][1] Y[5][1] Y[6][1]	Y[0][2] Y[1][2] Y[3][2] Y[3][2] Y[4][2] Y[4][2] Y[5][2] Y[6][2] Y[7][2]	Y[0][3] Y[1][3] Y[2][3] Y[3][3] Y[4][3] Y[5][3] Y[6][3] Y[6][3]
ACC[AT][0]	T[0][0]	T[0][1]	T[0][2]	T[0][3]
ACC[AT][1]	T[1][0]	T[1][1]	T[1][2]	T[1][3]
ACC[AT][2]	T[2][0]	T[2][1]	T[2][2]	T[2][3]
ACC[AT][3]	T[3][0]	T[3][1]	T[3][2]	T[3][3]
	0 4 8 12 16 20 24 28	32 36 40 44 48 52 56 60	64 68 72 76 80 84 88 92	96 100 104 108 112 116 120 127

Programming Note -

Let X be the 8×4 matrix of 4-bit signed integer values contained in VSR[XA] in row-major format. Let Y be the 8×4 matrix of 4-bit signed integer values contained in VSR[XB] in row-major format. Let ACC[AT] be the Accumulator containing a 4×4 matrix of 32-bit signed-integer values.

[pm]xvi4ger8 performs the following form of accumulation of eight outer products (rank 8 update).

```
ACC[AT][i][j] = Si 32_CHOP( EXTS(X[i][0]) * EXTS(Y[j][0]) + EXTS(X[i][1]) * EXTS(Y[j][1]) + EXTS(X[i][2]) * EXTS(Y[j][2]) + EXTS(X[i][3]) * EXTS(Y[j][3]) + EXTS(X[i][4]) * EXTS(X[i][4]) + EXTS(X[i][6]) * EXTS(Y[j][6]) + EXTS(X[i][6]) * EXTS(Y[j][6]) + EXTS(X[i][6]) * EXTS(Y[j][6]) + EXTS(X[i][7]) * EXTS(Y[j][7]) )
```

[pm]xvi4ger8pp performs the following form of accumulation of eight outer products (rank 8 update).

```
ACC[AT][i][j] = si32_CHOP( EXTS(X[i][0]) * EXTS(Y[j][0]) + EXTS(X[i][1]) * EXTS(Y[j][1]) + EXTS(X[i][2]) * EXTS(Y[j][2]) + EXTS(X[i][3]) * EXTS(Y[j][3]) + EXTS(X[i][4]) * EXTS(Y[j][4]) + EXTS(X[i][6]) * EXTS(Y[j][6]) + EXTS(X[i][6]) * EXTS(Y[j][6]) + EXTS(X[i][6]) * EXTS(Y[j][6]) + EXTS(X[i][7]) * EXTS(Y[j][7]) + EXTS(ACC[AT][i][j]) )
```

VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) XX3-form

xvi8ger4		A	AT,XA,XB			
59	AT	//	Α	В	3	AXBX /
0	6	9	11	16	21	29 30 31

VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate XX3-form

xvi8ger4pp	AT,XA,XB
------------	----------

	59	AT	//	Α	В	2	AXE	3X	/
0		6	9	11	16	21	29 3	30	31

Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) MMIRR:XX3-form

pmxvi8ger4 AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/ /	PMSK	///	XMSK	YMSK	
0	6	8	12	14 15	16	20	24	28 31	

Suffix:

59	AT	//	Α	В	3	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvi8ger4pp AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	// //		PMSK	///	XMSK	YMSK	
0	6	8	12	14	15	16	20	24	28	31

Suffix:

end end

59	AT	//	Α	В	2	AXBX /
0	6	9	11	16	21	29 30 31

```
if MSR.VSX=0 then VSX_Unavailable()
```

```
if "xvi8ger4" | "xvi8ger4pp" then do
   PMSK \leftarrow Ob1111
   XMSK ← 0b1111
   YMSK ← 0b1111
do i = 0 to 3
   do j = 0 to 3
       if XMSK.bit[i] & YMSK.bit[j] then do
          prodO \leftarrow (PMSK. bit[O]=0) ? O : EXTS(VSR[32×AX+A]. word[i].byte[O]) * EXTZ(VSR[32×BX+B]. word[i].byte[O])
          prod1 \leftarrow (PMSK. bit[1]=0) ? 0 : EXTS(VSR[32\times AX+A]. word[i]. byte[1]) * EXTZ(VSR[32\times BX+B]. word[j]. byte[1])
          prod2 \leftarrow (PMSK. bit[2]=0) ? 0 : EXTS(VSR[32\times AX+A]. word[i]. byte[2]) * EXTZ(VSR[32\times BX+B]. word[j]. byte[2])
          prod3 \leftarrow (PMSK. \ bit[3]=0) ? \ 0 : EXTS(VSR[32\times AX+A]. \ word[i]. \ byte[3]) * EXTZ(VSR[32\times BX+B]. \ word[j]. \ byte[3])
           psum \leftarrow prod0 + prod1 + prod2 + prod3
          if "[pm]xvi8ger4" then ACC[AT][i].word[j] \leftarrow CHOP32( psum )
          if "[pm]xvi8ger4pp" then ACC[AT][i].word[j] \leftarrow CHOP32(psum + EXTS(ACC[AT][i].word[j]))
       end
           ACC[AT][i][j] \leftarrow 0x0000\_0000
```

Let XA be the value of 32×AX + A. If XA is in the range 4×AT to 4×AT+3, the instruction form is invalid. Let XB be the value of 32×BX + B. If XB is in the range 4×AT to 4×AT+3, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×4 matrix of 32-bit signed integer values.

For xvi8ger4 or xvi8ger4pp, let PMSK=0b1111, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3, and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let prod0 be the product of the 8-bit signed integer value in byte 0 of word element i of VSR[XA] (X[i][0]) and the 8-bit unsigned integer value in byte 0 of word element j of VSR[XB] (Y[i][0]), sign-extended to 32 bits. Otherwise, let prod0 be the value 0.

If bit 1 of PMSK is equal to 1, let prod1 be the product of the 8-bit signed integer value in byte 1 of word element i of VSR[XA] (X[i][1]) and the 8-bit unsigned integer value in byte 1 of word element i of VSR[XB] (Y[j][1]), sign-extended to 32 bits. Otherwise, let prod1 be the value 0.

If bit 2 of PMSK is equal to 1, let prod2 be the product of the 8-bit signed integer value in byte 2 of word element i of VSR[XA] (X[i][2]) and the 8-bit unsigned integer value in byte 2 of word element j of VSR[XB] (Y[i][2]), sign-extended to 32 bits. Otherwise, let prod2 be the value 0.

If bit 3 of PMSK is equal to 1, let prod3 be the product of the 8-bit signed integer value in byte 3 of word element i of VSR[XA] (X[i][3]) and the 8-bit unsigned integer value in byte 3 of word element j of VSR[XB] (Y[i][3]), sign-extended to 32 bits. Otherwise, let prod3 be the value 0.

Let sum be the sum of prod0, prod1, prod2, and prod3.

For [pm]xvi8ger4, psum is placed into word element | of ACC[AT][i] in 32-bit signed integer format.

For [pm]xvi8ger4pp, psum is added to the 32-bit signed integer value in word element j of ACC[AT][i], and the result is placed into word element | of ACC[AT][i] in 32-bit signed integer format.

Otherwise, let word element j of ACC[AT][i] is set to 0x0000_0000.

Special Registers Altered:

None

Register Ope	rand D	ata La	ayout	for [pn	n]xvi8	ger4[p	p]										
VSR[XA]	X[0][0]	X[0][1]	X[0][2]	X[0][3]	X[1][0]	X[1][1]	X[1][2]	X[1][3]	X[2][0]	X[2][1]	X[2][2]	X[2][3]	X[3][0]	X[3][1]	X[3][2]	X[3][3]	
VSR[XB]	Y[0][0]	Y[1][0]	Y[2][0]	Y[3][0]	Y[0][1]	Y[1][1]	Y[2][1]	Y[3][1]	Y[0][2]	Y[1][2]	Y[2][2]	Y[3][2]	Y[0][3]	Y[1][3]	Y[2][3]	Y[3][3]	
ACC[AT][0]	T[0][0]					T[0]][1]		T[0][2]					T[0][3]			
ACC[AT][1]		T[1]	[0]		T[1][1]					T[1]	[2]			T[1]][3]		
ACC[AT][2]		T[2]	[0]			T[2]	[1]			T[2]	[2]			T[2][3]		
ACC[AT][3]	T[3][0]				T[3][1]				T[3][2]				T[3][3]				
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	127	

Programming Note

Let X be the 4×4 matrix of 8-bit signed integer values contained in VSR[XA] in row-major format. Let Y be the 4×4 matrix of 8-bit unsigned integer values contained in VSR[XB] in row-major format. Let ACC[AT] be the Accumulator containing a 4×4 matrix of 32-bit signed-integer values.

[pm]xvi8ger4 performs the following form of accumulation of four outer products (rank 4 update).

```
ACC[AT][i][j] = si32_CHOP( EXTS(X[i][0]) * EXTZ(Y[j][0]) + EXTS(X[i][1]) * EXTZ(Y[j][1]) + EXTS(X[i][2]) * EXTZ(Y[j][2]) + EXTS(X[i][3]) * EXTZ(Y[j][3]) )
```

[pm]xvi8ger4pp performs the following form of accumulation of four outer products (rank 4 update).

```
ACC[AT][i][j] = Si 32_CHOP( EXTS(X[i][0]) * EXTZ(Y[j][0]) + EXTS(X[i][1]) * EXTZ(Y[j][1]) + EXTS(X[i][2]) * EXTZ(Y[j][2]) + EXTS(X[i][3]) * EXTZ(Y[j][3]) + EXTS(ACC[AT][i][j]) )
```

VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate XX3-form

xvi8ger4spp AT,XA,XB

59 AT // A B 99 AXBX / 0 6 9 11 16 21 29303

Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvi8ger4spp AT,XA,XB,XMSK,YMSK,PMSK Prefix: 9 **PMSK** /// XMSK YMSK 3 31 Suffix: 59 AT Α В 99

```
if MSR. VSX=0 then VSX_Unavailable()
if "xvi8ger4pps" then do
            PMSK ← 0b1111
           XMSK ← 0b1111
           YMSK ← 0b1111
end
do i = 0 to 3
           do j = 0 to 3
                        if XMSK.bit[i] & YMSK.bit[j] then do
                                     prod0 \leftarrow (PMSK. \ bit[0]=0) \ ? \ 0 : \ EXTS(VSR[32\times AX+A]. \ word[i]. \ byte[0]) \ * \ EXTZ(VSR[32\times BX+B]. \ word[j]. \ byte[0])
                                     prod1 \leftarrow (PMSK. bit[1]=0) ? 0 : EXTS(VSR[32\times AX+A]. word[i]. byte[1]) * EXTZ(VSR[32\times BX+B]. word[j]. byte[1])
                                     prod2 \leftarrow (PMSK. bit[2]=0) ? 0 : EXTS(VSR[32\times AX+A]. word[i]. byte[2]) * EXTZ(VSR[32\times BX+B]. word[i]. byte[2])
                                     prod3 \leftarrow (PMSK.\,bit[3]=0) \ ? \ 0 : \ EXTS(VSR[32\times AX+A].\,word[i].\,byte[3]) \ * \ EXTZ(VSR[32\times BX+B].\,word[i].\,byte[3]) \ * \ EXTZ(VSR[32\times BX+B].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i].\,word[i]
                                     psum \leftarrow prod0 + prod1 + prod2 + prod3
                                     ACC[AT][i].word[j] \leftarrow si32\_CLAMP(psum + EXTS(ACC[AT][i].word[j])
                                     if sat_flag=1 then VSCR. SAT \leftarrow 1
                        end
                        el se
                                     ACC[AT][i][j] \leftarrow 0x0000\_0000
           end
end
```

Let XA be the value of 32×AX + A. If XA is in the range 4×AT to 4×AT+3, the instruction form is invalid. Let XB be the value of 32×BX + B. If XB is in the range 4×AT to 4×AT+3, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×4 matrix of 32-bit signed integer values.

For xvi8ger4spp, let PMSK=0b1111, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3, and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let prod0 be the product of the 8-bit signed integer value in byte 0 of word element i of VSR[XA] (X[i][0]) and the 8-bit unsigned integer value in byte 0 of word element j of VSR[XB] (Y[j][0]), sign-extended to 32 bits. Otherwise, let prod0 be the value 0.

If bit 1 of PMSK is equal to 1, let prod1 be the product of the 8-bit signed integer value in byte 1 of word element i of VSR[XA] (X[i][1]) and the 8-bit unsigned integer value in byte 1 of word element j of VSR[XB] (Y[j][1]), sign-extended to 32 bits. Otherwise, let prod1 be the value 0.

If bit 2 of PMSK is equal to 1, let prod2 be the product of the 8-bit signed integer value in byte 2 of word element i of VSR[XA] (X[i][2]) and the 8-bit unsigned integer value in byte 2 of word element j of VSR[XB] (Y[j][2]), sign-extended to 32 bits. Otherwise, let prod2 be the value 0.

If bit 3 of PMSK is equal to 1, let prod3 be the product of the 8-bit signed integer value in byte 3 of word element i of VSR[XA] (X[i][3]) and the 8-bit unsigned integer value in byte 3 of word element j of VSR[XB] (Y[i][3]), sign-extended to 32 bits. Otherwise, let prod3 be the value 0.

Let psum be the sum of prod0, prod1, prod2, and prod3.

psum is added to the 32-bit signed integer value in word element j of ACC[AT][i] and the result is placed into word element j of ACC[AT][i] in 32-bit signed integer format.

If the result is less than -2^{31} , the result saturates to -2^{31} and SAT is set to 1. If the result is greater than 2^{31} -1, the result saturates to 2^{31} -1 and SAT is set to 1.

Otherwise, let word element j of ACC[AT][i] is set to 0x0000_0000.

Special Registers Altered:

SAT

Register Operand Data Layout for [pm]xvi8ger4[pp]

VSR[XA]	X[0][0]	X[0][1]	X[0][2]	X[0][3]	X[1][0]	Х[1][1]	X[1][2]	X[1][3]	X[2][0]	X[2][1]	X[2][2]	X[2][3]	X[3][0]	X[3][1]	X[3][2]	X[3][3]	
VSR[XB]	Y[0][0]	Y[1][0]	Y[2][0]	Y[3][0]	Y[0][1]	Y[1][1]	Y[2][1]	Y[3][1]	Y[0][2]	Y[1][2]	Y[2][2]	Y[3][2]	Y[0][3]	Y[1][3]	Y[2][3]	Y[3][3]	
ACC[AT][0]		T[0]	[0]			T[0]	[1]			T[0]	[2]		T[0][3]				
ACC[AT][1]		T[1]	[0]			T[1]	1][1]			T[1]	[2]			T[1][3]		
ACC[AT][2]		T[2]	[0]			T[2]	[1]			T[2][2]				T[2][3]		
ACC[AT][3]		T[3]	[0]			T[3]	[1]			T[3]	[2]			T[3][3]		
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	127	

Programming Note

Let X be the 4×4 matrix of 8-bit signed integer values contained in VSR[XA] in row-major format. Let Y be the 4×4 matrix of 8-bit unsigned integer values contained in VSR[XB] in row-major format. Let ACC[AT] be the Accumulator containing a 4×4 matrix of 32-bit signed integer values.

[pm]xvi8qer4 performs the following form of accumulation of four outer products (rank 4 update).

Note that a saturating form of the above accumulation is not needed nor provided since the sum of four 16-bit signed integer products cannot overflow the 32-bit signed integer format.

[pm]xvi8ger4spp performs the following form of accumulation of four outer products (rank 4 update).

VSX Vector 16-bit Signed Integer GER (rank-2 update) XX3-form

xvi16ger2 AT,XA,XB

59	AT	//	Α	В	75	axbx /
0	6	9	11	16	21	29 30 31

VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate XX3-form

xvi16ger2pp AT,XA,XB

59	AT	//	Α	В	107	ax b x /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) MMIRR:XX3-form

pmxvi16ger2 AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

ſ	1	3	9	//	/	/	PMSK	///	XMSK	YMSK	
	0	6	8	12	14	15	16	18	24	28	31

Suffix:

59	AT	//	Α	В	75	AXBX /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvi16ger2pp AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/	/	PMSK	///	XMSK	YMSK	
0	6	8	12	14	15	16	18	24		31

Suffix:

59	АТ	//	Α	В	107	AXBX /
0	6	9	11	16	21	29 30 31

```
if MSR.VSX=0 then VSX_Unavailable()
```

```
if "xvi16ger2s" | "xvi16ger2spp" then do
   PMSK \leftarrow Ob11
   XMSK ← 0b1111
   YMSK ← 0b1111
do i = 0 to 3
   do j = 0 to 3
      if XMSK.bit[i] & YMSK.bit[j] then do
          prodO \leftarrow (PMSK. bit[0]=0) ? 0 : EXTS(VSR[32×AX+A]. word[i]. hword[0]) * EXTS(VSR[32×BX+B]. word[i]. hword[0])
          prod1 \leftarrow (PMSK. \ bit[1]=0) ? \ 0 : \ EXTS(VSR[32\times AX+A]. \ word[i]. \ hword[1]) \ * \ EXTS(VSR[32\times BX+B]. \ word[j]. \ hword[1])
          psum \ \leftarrow prod0 \ + \ prod1
          if "[pm]xvi16ger2" then ACC[AT][i].word[j] ← CHOP32(psum)
          if "[pm]xvi16ger2pp" then ACC[AT][i]. word[j] \leftarrow CHOP32(psum + EXTS(ACC[AT][i].word[j])
       el se
          ACC[AT][i][j] \leftarrow 0x0000\_0000
   end
end
```

Let XA be the value of $32 \times AX + A$. If XA is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid. Let XB be the value of $32 \times BX + B$. If XB is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×4 matrix of 32-bit signed integer values.

For xvi16ger2 or xvi16ger2pp, let PMSK=0b11, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3 and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let prod0 be the product of the 16-bit signed integer value in halfword 0 of word element i of VSR[XA] and the 16-bit signed integer value in halfword 0 of word element j of VSR[XB]. Otherwise, let prod0 be the value 0.

If bit 1 of PMSK is equal to 1, let prod1 be the product of the 16-bit signed integer value in halfword 1 of word element i of VSR[XA] and the 16-bit signed integer value in halfword 1 of word element j of VSR[XB]. Otherwise, let prod1 be the value 0.

Let psum be the sum of prod0 and prod1.

For [pm]xvi16ger2, psum is placed into word element j of ACC[AT][i] in 32-bit signed integer format.

For [pm]xvi16ger2pp, psum is added to the 32-bit signed integer value in word element j of ACC[AT][i], and the result is placed into word element j of ACC[AT][i] in 32-bit signed integer format.

Otherwise, let ACC[AT][i][j] is set to 0x0000_0000.

Special Registers Altered:

None

Register	Operand	Data Layout	for [pm]xvi16g	er2[pp]
. tog.oto.	O po. aa	- ata -a, oat	. o. [b]vo	Jo[PP]

VSR[XA]	X[0][0]	X[0][1]	X[1][0]	X[1][1]	X[2][0]	X[2][1]	X[3][0]	X[3][1]
VSR[XB]	Y[0][0]	Y[1][0]	Y[0][1]	Y[1][1]	Y[0][2]	Y[1][2]	Y[0][3]	Y[1][3]
ACC[AT][0]	T[0]][0]	T[0]	T[0][1]		T[0][2]		[3]
ACC[AT][1]	T[1]][0]	T[1]][1]	T[1]	[2]	T[1]	[3]
ACC[AT][2]	T[2]][0]	T[2]][1]	T[2]	[2]	T[2]	[3]
ACC[AT][3]	T[3]	[0]	T[3]][1]	T[3]	[2]	T[3]	[3]
•	0	16	32	48	64	80	96	112 127

Programming Note

Let X be the 4×2 matrix of 16-bit signed integer values contained in VSR[XA] in row-major format. Let Y be the 4×2 matrix of 16-bit signed integer values contained in VSR[XB] in row-major format. Let ACC[AT] be the Accumulator containing a 4×4 matrix of 32-bit signed integer values.

[pm]xvi16ger2 performs the following form of accumulation of two outer products (rank 2 update).

[pm]xvi16ger2pp performs the following form of accumulation of two outer products (rank 2 update).

VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation XX3-form

xvi16ger2s AT,XA,XB

59	AT	//	Α	В	43	AXBX /
0	6	9	11	16	21	29 30 31

VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate XX3-form

xvi16ger2spp AT,XA,XB

5	59	AT	//	Α	В	42	AX	ВХ	/
0		6	9	11	16	21	29	30	31

Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation MMIRR:XX3-form

pmxvi16ger2s AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/	/	PMSK	///	XMSK	YMSK	
0	6	8	12	14	15	16	18	24	28	31

Suffix:

59	AT	//	Α	В	43	axibx /
0	6	9	11	16	21	29 30 31

Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate MMIRR:XX3-form

pmxvi16ger2spp AT,XA,XB,XMSK,YMSK,PMSK

Prefix:

1	3	9	//	/	/	PMSK	///	XMSK	YMSK	
0	6	8	12	14	15	16	18	24	28	31

Suffix:

59	AT	//	Α	В	42	axbx /
0	6	9	11	16	21	29 30 31

if MSR.VSX=0 then VSX Unavailable()

```
if "xvi16ger2s" | "xvi16ger2spp" then do
   PMSK \leftarrow 0b11
   XMSK ← 0b1111
   YMSK ← 0b1111
end
sat_flag \leftarrow 0
do i = 0 to 3
   do j = 0 to 3
       if XMSK.bit[i] & YMSK.bit[j] then do
          prod0 \leftarrow (PMSK. \ bit[0]=0) ? \ 0 : \ EXTS(VSR[32\times AX+A]. \ word[i]. \ hword[0]) \ ^* \ EXTS(VSR[32\times BX+B]. \ word[j]. \ hword[0])
           prod1 \leftarrow (PMSK. \ bit[1]=0) ? \ 0 : \ EXTS(VSR[32\times AX+A]. \ word[i]. \ hword[1]) * EXTS(VSR[32\times BX+B]. \ word[i]). \ hword[1])
           psum \leftarrow prod0 + prod1
           if "[pm]xvi16ger2s" then
              ACC[AT][i].word[j] ← si32_CLAMP( psum )
           if "[pm]xvi16ger2spp" then
              ACC[AT][i].word[j] \leftarrow si32\_CLAMP(psum + EXTS(ACC[AT][i].word[j])
           if sat_flag=1 then VSCR.SAT \leftarrow 1
```

```
end
    else
        ACC[AT][i][j] ← 0x0000_0000
    end
end
```

Let XA be the value of $32 \times AX + A$. If XA is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid. Let XB be the value of $32 \times BX + B$. If XB is in the range $4 \times AT$ to $4 \times AT + 3$, the instruction form is invalid.

Let the contents of ACC[AT] be a 4×4 matrix of 32-bit signed integer values.

For xvi16ger2s or xvi16ger2spp, let PMSK=0b111, XMSK=0b1111, and YMSK=0b1111.

For each integer value i from 0 to 3 and each integer value j from 0 to 3, do the following.

If bit i of XMSK is equal to 1 and bit j of YMSK is equal to 1, do the following.

If bit 0 of PMSK is equal to 1, let prod0 be the product of the 16-bit signed integer value in halfword 0 of word element i of VSR[XA] and the 16-bit signed integer value in halfword 0 of word element j of VSR[XB]. Otherwise, let prod0 be the value 0.

If bit 1 of PMSK is equal to 1, let prod1 be the product of the 16-bit signed integer value in halfword 1 of word element i of VSR[XA] and the 16-bit signed integer value in halfword 1 of word element j of VSR[XB]. Otherwise, let prod1 be the value 0.

Let sum be the sum of prod0 and prod1.

For [pm]xvi16qer2s, let result be psum.

For [pm]xvi16ger2spp, let result be the sum of psum to the 32-bit signed integer value in word element j of ACC[AT][i].

If result is less than -2^{31} , result saturates to -2^{31} and SAT is set to 1. If result is greater than 2^{31} -1, result saturates to 2^{31} -1 and SAT is set to 1.

result is placed into word element j of ACC[AT][i] in 32-bit signed integer format.

Otherwise, let ACC[AT][i][j] is set to 0x0000_0000.

Special Registers Altered:

SAT

Register Operand Data Layout for [pm]xvi16ger2s[pp]

VSR[XA]	X[0][0]	X[0][1]	X[1][0]	X[1][1]	X[2][0]	X[2][1]	X[3][0]	X[3][1]
VSR[XB]	Y[0][0]	Y[1][0]	Y[0][1]	Y[1][1]	Y[0][2]	Y[1][2]	Y[0][3]	Y[1][3]
ACC[AT][0]	T[0][0]		T[0][1]		T[0][2]		T[0][3]	
ACC[AT][1]	T[1]][0]	T[1][1]		T[1]][2]	T[1]	[3]
ACC[AT][2]	T[2]][0]	T[2][1]		T[2][2]		T[2][3]	
ACC[AT][3]	T[3]][0]	T[3][1]		T[3][2]		T[3][3]	
į	0	16	32	48	64	80	96	112 127

Programming Note

Let X be the 4×2 matrix of 16-bit signed integer values contained in VSR[XA] in row-major format. Let Y be the 4×2 matrix of 16-bit signed integer values contained in VSR[XB] in row-major format. Let ACC[AT] be the Accumulator containing a 4×4 matrix of 32-bit signed-integer values.

[pm]xvi16ger2s performs the following form of accumulation of two outer products (rank 2 update).

```
ACC[AT][i][j] = si32\_CLAMP(EXTS(X[i][0]) * EXTS(Y[j][0]) +
                            EXTS(X[i][1]) * EXTS(Y[j][1]) )
```

[pm]xvi16ger2spp performs the following form of accumulation of two outer products (rank 2 update).

```
ACC[AT][i][j] = si32\_CLAMP(EXTS(X[i][0]) * EXTS(Y[j][0]) +
                            EXTS(X[i][1]) * EXTS(Y[j][1]) +
                            EXTS(ACC[AT][i][1]) )
```

VSX Vector Insert Exponent Double-Precision XX3-form

xviexpdp XT,XA,XB 60 В 248

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
    src1 \leftarrow VSR[32 \times AX + A]. dword[i]
   src2 \leftarrow VSR[32 \times BX + B]. dword[i]
   VSR[32\times TX+T]. dword[i]. bi t[0]
                                                    \leftarrow src1. bi t[0]
    VSR[32\times TX+T]. dword[i]. bit[1:11] \leftarrow src2. bit[53:63]
    VSR[32 \times TX + T]. dword[i]. bi t[12: 63] \leftarrow src1. bi t[12: 63]
end
```

Let XT be the sum $32 \times TX + T$. Let XA be the sum $32 \times AX + A$. Let XB be the sum 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src1 be the unsigned integer value in doubleword element i of VSR[XA].

Let src2 be the unsigned integer value in doubleword element i of VSR[XB].

The contents of bits 0 of src1 are placed into bit 0 of doubleword element i of VSR[XT].

The contents of bits 53:63 of src2 are placed into bits 1:11 of doubleword element i of VSR[XT].

The contents of bits 12:63 of src1 are placed into bits 12:63 of doubleword element i of VSR[XT].

Special Registers Altered:

None

VSX Vector Insert Exponent Single-Precision XX3-form

xviexpsp	>	KT,XA,XB			
60	Т	Α	В	216	AXBXTX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
    src1 \leftarrow VSR[32 \times AX + A]. word[i]
    src2 \leftarrow VSR[32 \times BX + B]. word[i]
    VSR[32\times TX+T]. word[i]. bit[0] \leftarrow src1. bit[0]
    VSR[32\times TX+T]. word[i]. bit[1:8] \leftarrow src2. bit[24:31]
    VSR[32\times TX+T]. word[i]. bit[9:31] \leftarrow src1. bit[9:31]
```

Let XT be the sum $32 \times TX + T$. Let XA be the sum $32 \times AX + A$. Let XB be the sum 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src1 be the unsigned integer value in word element i of VSR[XA].

Let src2 be the unsigned integer value in word element i of VSR[XB].

The contents of bits 0 of src1 are placed into bit 0 of word element i of VSR[XT].

The contents of bits 24:31 of src2 are placed into bits 1:8 of word element i of VSR[XT].

The contents of bits 9:31 of src1 are placed into bits 9:31 of word element i of VSR[XT].

Special Registers Altered:

None

VSR Data Layout for xviexpdp

tgt	
src2 VSR[XB]. dword[0] VSR[XB]. dword[1]	
src1 VSR[XA]. dword[0] VSR[XA]. dword[1]	

VSR Data Layout for xviexpsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Multiply-Add Type-A Double-Precision XX3-form

xvmaddadp XT,XA,XB

60 T A B 97 AXBXT.
0 6 11 16 21 29303

VSX Vector Multiply-Add Type-M Double-Precision XX3-form

xvmaddmdp XT,XA,XB

60 T A B 105 AXBXTX
0 6 11 16 21 2930 31

```
if MSR. VSX=0 then VSX_Unavailable()
```

if "xvmaddadp" then do

 $ex_flag \leftarrow 0b0$

do i = 0 to 1 reset_xflags()

 $\begin{array}{lll} & src1 \leftarrow bfp_convert_from_BFP64(VSR[32\times AX+A].dword[i]) \\ & src2 \leftarrow bfp_convert_from_BFP64(VSR[32\times TX+T].dword[i]) \\ & src3 \leftarrow bfp_convert_from_BFP64(VSR[32\times BX+B].dword[i]) \\ & end \\ & el se do \\ & src1 \leftarrow bfp_convert_from_BFP64(VSR[32\times AX+A].dword[i]) \\ & src2 \leftarrow bfp_convert_from_BFP64(VSR[32\times BX+B].dword[i]) \\ & src3 \leftarrow bfp_convert_from_BFP64(VSR[32\times TX+T].dword[i]) \\ & end \\ & end \\ \end{array}$

 $v \leftarrow bfp_MULTIPLY_ADD(src1, src3, src2)$ rnd $\leftarrow bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)$

vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)

ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag) | (FPSCR.VE & vximz_flag) | (FPSCR.VE & vxisi_flag) | (FPSCR.OE & ox_flag) | (FPSCR.UE & ux_flag) | (FPSCR.XE & xx_flag)

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow result$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 1, do the following.

For xvmaddadp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XT].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XB].

For xvmaddmdp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 126.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 126.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI VXIMZ

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

^{3.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSR Data Layou	t for xvmaddadp		
src1	VSR[XA].dword[0]	VSR[XA].dword[1]	
src2	VSR[XT].dword[0]	VSR[XT].dword[1]	
src3	VSR[XB].dword[0]	VSR[XB].dword[1]	
tgt	VSR[XT].dword[0]	VSR[XT]. dword[1]	
0		64	127
VSR Data Layou	t for xvmaddmdp		
src1	VSR[XA].dword[0]	VSR[XA]. dword[1]	
src2	VSR[XB].dword[0]	VSR[XB].dword[1]	
src3	VSR[XT].dword[0]	VSR[XT].dword[1]	
tgt	VSR[XT].dword[0]	VSR[XT]. dword[1]	
0		64	127

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1 \\ vxsnan_flag \leftarrow 1$
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$

	Part 2:				sr	rc2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
_	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	v ← −Infinity	v ← src2	v ← –Zero	v ← Rezd	v ← src2	v ← +Infinity	v ← src2	v ← Q(src2) vxsnan_flag ← 1
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
g.	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow dQNaN$ vxisi_flag $\leftarrow 1$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
-	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$ v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 $

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$).
src2	For $xvmaddadp$, the double-precision floating-point value in doubleword element i of VSR[XT] (where i = {0, 1}). For $xvmaddmdp$, the double-precision floating-point value in doubleword element i of VSR[XB] (where i = {0, 1}).
src3	For $xvmaddadp$, the double-precision floating-point value in doubleword element i of $VSR[XB]$ (where i ={0, 1}). For $xvmaddmdp$, the double-precision floating-point value in doubleword element i of $VSR[XT]$ (where i ={0, 1}).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x, y)	Return the normalized sum of floating-point value X and floating-point value y, having unbounded range and precision.
	Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).
M(x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
p	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 126.Actions for xvmadd(a|m)dp

VSX Vector Multiply-Add Type-A Single-Precision XX3-form

xvmaddasp XT,XA,XB

60 T A B 65 AXBXT

VSX Vector Multiply-Add Type-M Single-Precision XX3-form

xvmaddmsp XT,XA,XB

60	Т	Α	В	73	AXBXTX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

 $ex_flag \leftarrow 0b0$

do i = 0 to 3 reset_xflags()

```
if "xvmaddasp" then do
    src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×TX+T].word[i])
    src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
end
el se do
    src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
    src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×TX+T].word[i])
end
```

 $\begin{array}{ll} v & \leftarrow \ bfp_MULTI\ PLY_ADD(src1, src3, src2) \\ rnd & \leftarrow \ bfp_ROUND_TO_BFP32(FPSCR.\ RN, v) \end{array}$

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow result$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 3, do the following.

For xvmaddasp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XT].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XB].

For xvmaddmsp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XB].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 127.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 127.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI VXIMZ

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

^{3.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSR Data	Layout for xvmaddas)			
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
src3	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
0		32	64	96	127
VSR Data	Layout for xvmaddms	р			
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
src3	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
0		32	64	96	127

	Part 1:		src3								
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN		
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$		
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$		
	–Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$		
src1	+Zero	$\begin{aligned} p \leftarrow dQNaN \\ vximz_flag \leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$		
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$		
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$		
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$\begin{array}{c} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$		
	SNaN	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{l} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$		

	Part 2:				sr	c2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow -Infinity$	v ← src2	v ← −Zero	v ← Rezd	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
ď	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p vxsnan_flag ← 1
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The single-precision floating-point value in word element i of $VSR[XA]$ (where i = {0, 1, 2, 3}).
src2	For xvmaddasp , the single-precision floating-point value in word element i of VSR[XT] (where i = $\{0, 1, 2, 3\}$). For xvmaddmsp , the single-precision floating-point value in word element i of VSR[XB] (where i = $\{0, 1, 2, 3\}$).
src3	For xvmaddasp , the single-precision floating-point value in word element i of VSR[XB] (where i = $\{0, 1, 2, 3\}$). For xvmaddmsp , the single-precision floating-point value in word element i of VSR[XT] (where i = $\{0, 1, 2, 3\}$).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x, y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If X = -y, V is considered to be an exact-zero-difference result (Rezd).
M(x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 127.Actions for xvmadd(a|m)sp

VSX Vector Maximum Double-Precision XX3-form

XT,XA,XB xvmaxdp 60 Τ Α В 224

if MSR. VSX=0 then VSX_Unavailable()

do i = 0 to 1 reset_xfl ags()

```
src1 \leftarrow VSR[32 \times AX + A]. dword[i]
src2 ← VSR[32×BX+B].dword[i]
vresul t. dword[i] ← bfp64_MAXI MUM(src1, src2)
```

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

$$\mbox{ex_flag} \leftarrow \mbox{ex_flag} \ | \ \mbox{(FPSCR. VE \& vxsnan_flag)} \\ \mbox{end}$$

if ex_flag=0 then VSR[32×TX+T] ← vresult

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

If src1 is greater than src2, src1 is placed into doubleword element i of VSR[XT] double-precision format. Otherwise, src2 is placed into doubleword element i of VSR[XT] in double-precision format.

The maximum of +0 and -0 is +0. The maximum of a QNaN and any value is that value. The maximum of any value and an SNaN when VE=0 is that SNaN converted to a QNaN.

See Table 128.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layou	t for xvmaxdp	
src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
0		64 127

					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	-NZF	T(src1)	T(M(src1,src2))	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	–Zero	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
src1	+Zero	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
SE	+NZF	T(src1)	T(src1)	T(src1)	T(src1)	T(M(src1,src2))	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	+Infinity	T(src1)	T(Q(src2)) fx(VXSNAN)						
•	QNaN	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1) fx(VXSNAN)
	SNaN	T(Q(src1)) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$).
src2	The double-precision floating-point value in doubleword element i of VSR[XT] (where $i = \{0, 1\}$).
NZF	Nonzero finite number.
Q(x)	Return a QNaN with the payload of x.
M(x, y)	Return the greater of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element i (i = $\{0, 1\}$) of VSR[XT] in double-precision format.
fx(x)	If x is equal to 0, FX is set to 1. x is set to 1.

Table 128.Actions for xvmaxdp

VSX Vector Maximum Single-Precision XX3-form

XT,XA,XB xvmaxsp 60 Τ Α В 192

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

> $src1 \leftarrow VSR[32 \times AX + A]. word[i]$ $src2 \leftarrow VSR[32 \times BX + B]. word[i]$ vresul t. word[i] ← bfp32_MAXIMUM(src1, src2)

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

If src1 is greater than src2, src1 is placed into word element i of VSR[XT] in single-precision format. Otherwise, src2 is placed into word element i of VSR[XT] in single-precision format.

The maximum of +0 and -0 is +0. The maximum of a QNaN and any value is that value. The maximum of any value and an SNaN when VE=0 is that SNaN converted to a QNaN.

See Table 129.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvmaxsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
	0	32	64	96 127

					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src1)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	-NZF	T(src1)	T(M(src1,src2))	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	–Zero	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
src1	+Zero	T(src1)	T(src1)	T(src1)	T(src1)	T(src2)	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
S	+NZF	T(src1)	T(src1)	T(src1)	T(src1)	T(M(src1,src2))	T(src2)	T(src1)	T(Q(src2)) fx(VXSNAN)
	+Infinity	T(src1)	T(Q(src2)) fx(VXSNAN)						
	QNaN	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1) fx(VXSNAN)
	SNaN	T(Q(src1)) fx(VXSNAN)							

Explanation: src1 The single-precision floating-point value in word element i of VSR[XA] (where i = {0, 1, 2, 3}). src2 The single-precision floating-point value in word element i of VSR[XT] (where i = {0, 1, 2, 3}). NZF Nonzero finite number. Q(x)Return a QNaN with the payload of x. M(x, y)Return the greater of floating-point value \boldsymbol{x} and floating-point value \boldsymbol{y} . T(x)The value x is placed in word element i $(i = \{0, 1, 2, 3\})$ of VSR[XT] in single-precision format. fx(x)If FPSCR. x is equal to 0, FPSCR. FX is set to 1. FPSCR. x is set to 1.

Table 129. Actions for xvmaxsp

VSX Vector Minimum Double-Precision XX3-form

XT,XA,XB xvmindp 60 Τ Α В 232

if MSR. VSX=0 then VSX_Unavailable()

do i = 0 to 1 reset_xfl ags()

> $src1 \leftarrow VSR[32 \times AX + A]. dword[i]$ src2 ← VSR[32×BX+B]. dword[i] vresul t. dword[i] ← bfp64_MINIMUM(src1, src2)

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

If src1 is less than src2, src1 is placed into doubleword element i of VSR[XT] double-precision format. Otherwise, src2 is placed into doubleword element i of VSR[XT] in double-precision format.

The minimum of +0 and -0 is -0. The minimum of a QNaN and any value is that value. The minimum of any value and an SNaN when VE=0 is that SNaN converted to a QNaN.

See Table 130.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvmindp									
src1	VSR[XA].dword[0]	VSR[XA].dword[1]							
src2	VSR[XB].dword[0]	VSR[XB].dword[1]							
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]							
0		64 127							

					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src1)	T(Q(src2)) fx(VXSNAN)						
-	-NZF	T(src2)	T(M(src1,src2))	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
-	–Zero	T(src2)	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
2	+Zero	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
src1	+NZF	T(src2)	T(src2)	T(src2)	T(src2)	T(M(src1,src2))	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
-	+Infinity	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
-	QNaN	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1) fx(VXSNAN)
	SNaN	T(Q(src1)) fx(VXSNAN)							

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$).
src2	The double-precision floating-point value in doubleword element i of VSR[XT] (where $i = \{0, 1\}$).
NZF	Nonzero finite number.
Q(x)	Return a QNaN with the payload of X.
M(x, y)	Return the lesser of floating-point value x and floating-point value y.
T(x)	The value x is placed in doubleword element i (i = $\{0, 1\}$) of VSR[XT] in double-precision format.
fx(x)	If FPSCR>X is equal to 0, FPSCR>FX is set to 1. FPSCR>X is set to 1.

Table 130.Actions for xvmindp

VSX Vector Minimum Single-Precision XX3-form

XT,XA,XB xvminsp 60 Τ Α В 200

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

> $src1 \leftarrow VSR[32 \times AX + A]. word[i]$ $src2 \leftarrow VSR[32 \times BX + B]. word[i]$ vresul t. word[i] ← bfp32_MINIMUM(src1, src2)

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

If src1 is less than src2, src1 is placed into word element i of VSR[XT] in single-precision format. Otherwise, src2 is placed into word element i of VSR[XT] in single-precision format.

The minimum of +0 and -0 is -0. The minimum of a QNaN and any value is that value. The minimum of any value and an SNaN when VE=0 is that SNaN converted to a QNaN.

See Table 131.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvminsp											
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]							
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]							
tgt	VSR[XT].word[0]	VSR[XT]. word[1]	VSR[XT].word[2]	VSR[XT].word[3]							
ì	0	32	64	96	127						

					sr	c2			
		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	T(src1)	T(Q(src2)) fx(VXSNAN)						
	-NZF	T(src2)	T(M(src1,src2))	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
	–Zero	T(src2)	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
src1	+Zero	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
S	+NZF	T(src2)	T(src2)	T(src2)	T(src2)	T(M(src1,src2))	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
	+Infinity	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1)	T(Q(src2)) fx(VXSNAN)
	QNaN	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src2)	T(src1)	T(src1) fx(VXSNAN)
	SNaN	T(Q(src1)) fx(VXSNAN)							

Explanation:	
src1	The single-precision floating-point value in word element i of VSR[XA] (where i = {0, 1, 2, 3}).
src2	The single-precision floating-point value in word element i of $VSR[XT]$ (where i = {0, 1, 2, 3}).
NZF	Nonzero finite number.
Q(x)	Return a QNaN with the payload of x.
M(x, y)	Return the lesser of floating-point value x and floating-point value y.
T(x)	The value X is placed in word element i (i = $\{0, 1, 2, 3\}$) of VSR[XT] in single-precision format.
fx(x)	If FPSCR. x is equal to 0, FPSCR. FX is set to 1. FPSCR. x is set to 1.
VXSNAN	Floating-point Invalid Operation Exception (SNaN). If FPSCR. VE=1, update of VSR[XT] is suppressed.

Table 131.Actions for xvminsp

VSX Vector Multiply-Subtract Type-A Double-Precision XX3-form

XT,XA,XB xvmsubadp

60	T	А	В	113	AXBXTX
0	6	11	16	21	29 30 31

VSX Vector Multiply-Subtract Type-M Double-Precision XX3-form

xvmsubmdp XT,XA,XB

60	Т	А	В	121	AX BX TX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

ex_fl aq ← 0b0

do i = 0 to 1 reset_xfl ags()

```
if "xvmsubadp" then do
   src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[i])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
end
   src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
   src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
   src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[i])
```

v ← bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2)) rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
                        (FPSCR. VE & vxi mz flag)
                         (FPSCR. VE & vxi si _fl ag)
                         (FPSCR. OE & ox_fl ag)
                         (FPSCR. UE & ux_fl ag)
                        (FPSCR. XE & xx_fl aq)
```

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow result$

```
Let XT be the value 32×TX + T.
Let XA be the value 32×AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 1, do the following.

For xvmsubadp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XT].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XB].

For xvmsubmdp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XT].

src1 is multiplied[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 132.

src2 is negated and added[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 132.

The intermediate result rounded is double-precision using the rounding specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI VXIMZ

Floating-point multiplication is based on exponent addition and multiplication of the significands.

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSR Data Layou	t for xvmsubadp	
src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XT].dword[0]	VSR[XT].dword[1]
src3	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT]. dword[1]
0		64 1
VSR Data Layou	t for xvmsubmdp	
src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
src3	VSR[XT].dword[0]	VSR[XT].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT]. dword[1]
0		64 1

	Part 1:				sr	c3			
Multiply		-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	–Zero	$\begin{aligned} p \leftarrow dQNaN \\ vximz_flag \leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow \text{+Infinity}$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1$	p ← src1	$\begin{array}{l} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$
-	SNaN	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

	Part 2:				sr	rc2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow +Infinity$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow +Infinity$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
a.	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
_	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$).
src2	For $xvmsubadp$, the double-precision floating-point value in doubleword element i of VSR[XT] (where i ={0, 1}). For $xvmsubmdp$, the double-precision floating-point value in doubleword element i of VSR[XB] (where i ={0, 1}).
src3	For $xvmsubadp$, the double-precision floating-point value in doubleword element i of VSR[XB] (where i ={0, 1}). For $xvmsubmdp$, the double-precision floating-point value in doubleword element i of VSR[XT] (where i ={0, 1}).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of X.
S(x, y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If X = y, V is considered to be an exact-zero-difference result (Rezd).
M(x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
p	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 132.Actions for xvmsub(a|m)dp

VSX Vector Multiply-Subtract Type-A Single-Precision XX3-form

 xvmsubasp
 XT,XA,XB

 60
 T
 A
 B
 81
 AXBXTX

 0
 6
 11
 16
 21
 293031

VSX Vector Multiply-Subtract Type-M Single-Precision XX3-form

 xvmsubmsp
 XT,XA,XB

 60
 T
 A
 B
 89
 AXBXT)

 0
 6
 11
 16
 21
 29/30/31

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xflags()

```
if "xvmsubasp" then do
    src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×TX+T].word[i])
    src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
end
el se do
    src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×TX+T].word[i])
end
```

 $\begin{array}{ll} v & \leftarrow bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2)) \\ rnd & \leftarrow bfp_ROUND_TO_BFP32(FPSCR.\,RN,\,v) \end{array}$

vresult.word[i] \leftarrow bfp32_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
\begin{array}{llll} \text{ex\_flag} \leftarrow \text{ex\_flag} & | & (\text{FPSCR.VE \& vxsnan\_flag}) \\ & | & (\text{FPSCR.VE \& vximz\_flag}) \\ & | & (\text{FPSCR.VE \& vxisi\_flag}) \\ & | & (\text{FPSCR.0E \& ox\_flag}) \\ & | & (\text{FPSCR.UE \& ux\_flag}) \\ & | & & (\text{FPSCR.XE \& xx\_flag}) \\ \end{array}
```

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow result$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 3, do the following.

For xvmsubasp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XT].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XB].

For xvmsubmsp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XB].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 133.

src2 is negated and added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 133.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSR Data	Layout for xvmsubasp)			
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
src3	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
0		32	64	96	127
VSR Data	Layout for xvmsubms	р			
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
src3	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
0		32	64	96	127

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← +Zero	p ← −Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	p ← Q(src3) vxsnan_flag ← 1
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	p ← dQNaN vximz_flag ← 1	p ← src3	p ← Q(src3) vxsnan_flag ← 1
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← −Zero	p ← +Zero	$p \leftarrow M(src1,src3)$	$p \leftarrow \text{+Infinity}$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$\begin{array}{c} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$
	SNaN	$p \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1

	Part 2:				sr	c2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
۵	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p, src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	v ← Q(src2) vxsnan_flag ← 1

Explanation	n:
src1	The single-precision floating-point value in word element i of VSR[XA] (where i = {0, 1, 2, 3}).
src2	For <i>xvmsubasp</i> , the single-precision floating-point value in word element i of VSR[XT] (where $i = \{0, 1, 2, 3\}$). For <i>xvmsubmsp</i> , the single-precision floating-point value in word element i of VSR[XB] (where $i = \{0, 1, 2, 3\}$).
src3	For <i>xvmsubasp</i> , the single-precision floating-point value in word element i of VSR[XB] (where $i = \{0, 1, 2, 3\}$). For <i>xvmsubmsp</i> , the single-precision floating-point value in word element i of VSR[XT] (where $i = \{0, 1, 2, 3\}$).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x, y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If X = y, V is considered to be an exact-zero-difference result (Rezd).
M(x, y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
p	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 133.Actions for xvmsub(a|m)sp

VSX Vector Multiply Double-Precision XX3-form

xvmuldp XT,XA,XB

60 T A B 112 AXBXTX
0 6 11 16 21 293031

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
v ← bfp_MULTI PLY(src1, src3)
rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR.RN, v)

 $vresul\ t.\ dword[i]\ \leftarrow\ bfp64_CONVERT_FROM_BFP(rnd)$

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src1 is multiplied^[1] by src2, producing a product having unbounded range and precision.

The product is normalized^[2].

See Table 134.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXIMZ

VSR Data Layout for xvmuldp src1 VSR[XA]. dword[0] VSR[XA]. dword[1] src2 VSR[XB]. dword[0] VSR[XB]. dword[1]

[.] Floating-point multiplication is based on exponent addition and multiplication of the significands.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow + Infinity$	$v \leftarrow +Infinity$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← dQNaN vximz_flag ← 1	v ← −Infinity	v ← −Infinity	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow + Infinity$	$v \leftarrow M(src1,src2)$	v ← +Zero	v ← −Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← +Zero	v ← +Zero	v ← −Zero	v ← −Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
src1	+Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← −Zero	v ← −Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S	+NZF	$v \leftarrow -Infinity$	$v \leftarrow M(src1,src2)$	v ← −Zero	v ← +Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow \text{+Infinity}$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow -Infinity$	$p \leftarrow -Infinity$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow \text{+Infinity}$	$v \leftarrow \text{+Infinity}$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1 vxsnan_flag ← 1
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1

Explanation: src1 The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$). src2 The double-precision floating-point value in doubleword element i of VSR[XB] (where i ={0, 1}). dQNaN Default quiet NaN (0x7FF8_0000_0000_0000). NZF Nonzero finite number. M(x, y)Return the normalized product of floating-point value X and floating-point value y, having unbounded range and precision. Q(x)Return a QNaN with the payload of X. The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 134. Actions for xvmuldp

VSX Vector Multiply Single-Precision XX3-form

xvmulsp XT,XA,XB

60 T A B 80 AXBXTX
0 6 11 16 21 293031

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xflags()

src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
v ← bfp_MULTIPLY(src1, src3)
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)

end

if ex_flag=0 then VSR[32×TX+T] \leftarrow vresult

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src1 is multiplied^[1] by src2, producing a product having unbounded range and precision.

The product is normalized^[2].

See Table 135.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXIMZ

VSR Data Layout for xvmulsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

1. Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	v ← dQNaN vximz_flag ← 1	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← −Infinity	v ← −Infinity	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow +Infinity$	$v \leftarrow M(src1,src2)$	v ← +Zero	v ← −Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← +Zero	v ← +Zero	v ← −Zero	v ← −Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
src1	+Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← –Zero	v ← −Zero	v ← +Zero	v ← +Zero	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S	+NZF	$v \leftarrow -Infinity$	$v \leftarrow M(src1,src2)$	v ← −Zero	v ← +Zero	$v \leftarrow M(src1,src2)$	$v \leftarrow + Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow -Infinity$	$p \leftarrow -Infinity$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow dQNaN$ $vximz_flag \leftarrow 1$	$v \leftarrow \text{+Infinity}$	$v \leftarrow + Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	$v \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	$ v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 $	v ← Q(src1) vxsnan_flag ← 1	$v \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$

Explanation:

src1 The single-precision floating-point value in word element i of VSR[XA] (where $i = \{0, 1, 2, 3\}$). src2 The single-precision floating-point value in word element i of VSR[XB] (where i ={0, 1, 2, 3}). dQNaN Default quiet NaN (0x7FC0_0000).

NZF Nonzero finite number.

M(x, y)Return the normalized product of floating-point value X and floating-point value y, having unbounded range and precision.

Q(x)Return a QNaN with the payload of X.

The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 135.Actions for xvmulsp

VSX Vector Negative Absolute Double-Precision XX2-form

XT,XB xvnabsdp 60 Τ /// В 489

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
  src ← VSR[32×BX+B].dword[i]
   VSR[32×TX+T]. dword[i] ← bfp64_NEGATI VE_ABSOLUTE(src)
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. The contents of doubleword element i of VSR[XB], with bit 0 set to 1, is placed into doubleword element i of VSR[XT].

Special Registers Altered

None

VSX Vector Negative Absolute Single-Precision XX2-form

VT VD

xviiaussp	/	Λ1,ΛD			
60	Т	///	В	425	вхтх
0	6	11	16	21	30 31
		•			

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
   src ← VSR[32×BX+B].word[i]
   VSR[32\times TX+T].\ word[i]\ \leftarrow\ bfp32\_NEGATIVE\_ABSOLUTE(src)
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. The contents of word element i of VSR[XB], with bit 0 set to 1, is placed into word element i of VSR[XT].

Special Registers Altered

None

VSR Data Layout for xvnabsdp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSR Data Layout for xvnabssp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
,	0	32	64	96 12

VSX Vector Negate Double-Precision XX2-form

XT,XB xvnegdp 60 Τ /// В 505

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
   src \leftarrow VSR[32 \times BX + B]. dword[i]
   VSR[32×TX+T]. dword[i] ← bfp64_NEGATE(src)
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. The contents of doubleword element i of VSR[XB], with bit 0 complemented, is placed into doubleword element i of VSR[XT].

Special Registers Altered

None

VSX Vector Negate Single-Precision XX2-form

xvnegsp	,	(1,λΒ			
60	Т	///	В	441	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
   src \leftarrow VSR[32 \times BX + B]. word[i]
   VSR[32×TX+T].word[i] ← bfp32_NEGATE(src)
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. The contents of word element i of VSR[XB], with bit 0 complemented, is placed into word element i of VSR[XT].

Special Registers Altered

None

VSR Data Layout for xvnegdp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSR Data Layout for xvnegsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Negative Multiply-Add Type-A Double-Precision XX3-form

xvnmaddadp XT,XA,XB

60 T A B 225 AXBXTX
0 6 11 16 21 293031

VSX Vector Negative Multiply-Add Type-M Double-Precision XX3-form

 xvnmaddmdp
 XT,XA,XB

 60
 T
 A
 B
 233
 AXBXTX

 0
 6
 11
 16
 21
 29/30/31

```
if MSR. VSX=0 then VSX_Unavailable()
```

 $ex_fl \ ag \ \leftarrow \ 0b0$

do i = 0 to 1 reset_xflags()

```
if "xvnmaddadp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[i])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
end
el se do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[i])
end
```

```
v ← bfp_MULTIPLY_ADD(src1, src3, src2)
rnd ← bfp_NEGATE(bfp_ROUND_TO_BFP64(FPSCR.RN, v))
```

```
vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)
```

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag)
| (FPSCR.VE & vximz_flag)
| (FPSCR.VE & vxisi_flag)
| (FPSCR.OE & ox_flag)
| (FPSCR.UE & ux_flag)
| (FPSCR.XE & xx_flag)
```

end

```
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 1, do the following.

For xvnmaddadp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XT].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XB].

For *xvnmaddmdp*, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 136.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 136.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into doubleword element i of VSR[XT] in double-precision format.

See Table 137, "Vector Floating-Point Final Result with Negation," on page 935.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSR Data Layou	t for xvnmaddadp		
src1	VSR[XA].dword[0]	VSR[XA].dword[1]	
src2	VSR[XT].dword[0]	VSR[XT].dword[1]	
src3	VSR[XB].dword[0]	VSR[XB].dword[1]	
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]	
0		64	127
VSR Data Layou	t for xvnmaddmdp		
src1	VSR[XA].dword[0]	VSR[XA].dword[1]	
src2	VSR[XB].dword[0]	VSR[XB].dword[1]	
src3	VSR[XT].dword[0]	VSR[XT].dword[1]	
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]	
0		64	127

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1$ vxsnan_flag $\leftarrow 1$
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ vxsnan_flag $\leftarrow 1$	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$

	Part 2:				SI	·c2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow -Infinity$	v ← src2	v ← −Zero	v ← Rezd	v ← src2	v ← +Infinity	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
a .	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where $i = \{0, 1\}$).
src2	For $xvnmaddadp$, the double-precision floating-point value in doubleword element i of VSR[XT] (where i ={0, 1}). For $xvnmaddmdp$, the double-precision floating-point value in doubleword element i of VSR[XB] (where i ={0, 1}).
src3	For $xvnmaddadp$, the double-precision floating-point value in doubleword element i of VSR[XB] (where i ={0, 1}). For $xvnmaddmdp$, the double-precision floating-point value in doubleword element i of VSR[XT] (where i ={0, 1}).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of X.
A(x, y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If X = -y, V is considered to be an exact-zero-difference result (Rezd).
M(x, y)	Return the product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 136.Actions for xvnmadd(a|m)dp

Case	VE	OE	UE	ZE	XE	vxsnan_fl ag	vxi mz_fl ag	vxi si_fl ag	Is r inexact? (r ≠ v)	Is r incremented? (r > v)	Is q inexact? (q ≠ v)	Is q incremented? ($ q > v $)	Returned Results and Status Setting
	-	-	-	-	-	0	0	0	-	-	-	-	T(N(r))
	0	-	ı	-	-	ı	ı	1	-	ı	-	1	T(r), fx(VXISI)
	0	-	ı	-	-	0	1	ı	-	ı	-	1	T(r), fx(VXIMZ)
	0	-	ı	-	-	1	0	ı	-	ı	-	-	T(r), fx(VXSNAN)
Special	0	-	-	-	-	1	1	ı	-	1	-	-	T(r), fx(VXSNAN), fx(VXIMZ)
	1	-	-	-	-	-	-	1	-	-	-	-	fx(VXISI), error()
	1	-	-	-	-	0	1	-	-	-	-	-	fx(VXIMZ), error()
	1	-	-	-	-	1	0	-	-	-	-	-	fx(VXSNAN), error()
	1	-	-	-	-	1	1	-	-	-	-	-	fx(VXSNAN), fx(VXIMZ), error()
	-	-	-	-	-	-	-	-	no	-	-	-	T(N(r))
	-	-	-	-	0	-	-	-	yes	no	-	-	T(N(r)), $fx(XX)$
Normal	-	-	-	-	0	-	-	-	yes	yes	ı	-	$T(N(r))$, $f_X(XX)$
	-	-	-	-	1	-	-	-	yes	no	-	-	T(N(r)), fx(XX), error()
	-	-	-	-	1	-	-	-	yes	yes	-	-	T(N(r)), $fx(XX)$, error()
	-	0	-	-	0	-	-	-	-	-	-	-	T(N(r)), $fx(0X)$, $fx(XX)$
	-	0	-	-	1	-	-	-	-	-	-	-	T(N(r)), fx(OX), fx(XX), error()
Overflow	-	1	-	-	-	-	-	-	-	-	no	-	fx(0X), error()
	-	1	-	-	-	-	-	-	-	ı	yes	no	fx(OX), fx(XX), error()
	-	1	-	-	-	-	-	-	-	1	yes	yes	fx(OX), fx(XX), error()
	-	-	0	-	-	ı	ı	ı	no	1	-	1	T(N(r))
	-	-	0	-	0	ı	ı	ı	yes	no	-	-	T(N(r)), $fx(UX)$, $fx(XX)$
	-	-	0	-	0	-	-	-	yes	yes	-	-	T(N(r)), $fx(UX)$, $fx(XX)$
Tiny	-	-	0	-	1	-	-	-	yes	no	-	-	T(N(r)), $fx(UX)$, $fx(XX)$, error()
1 "iy	-	-	0	-	1	-	-	-	yes	yes	-	-	T(N(r)), $fx(UX)$, $fx(XX)$, error()
	-	-	1	-	-	-	-	-	yes	-	no	-	fx(UX), error()
	-	-	1	-	-	-	-	-	yes	-	yes	no	fx(UX), fx(XX), error()
	_	-	1	-	-	-	-	-	yes	-	yes	yes	fx(UX), fx(XX), error()
Explanation – error()		The	syste	em e	rror	hand	ler is	s invo		for t	he ti		nabled exception if MSR. FE0 and MSR. FE1 are set to any mode other than the suppressed for all vector elements.
fx(x)		FPSCI	R. FX	is se	t to 1	if FP	SCR.	x=0.	FPSC	R. x is	s set	to 1.	
q r		preci	sion,	, unb	ounc	led e	xpon	ent r	ange	€.	_		It Intermediate Result Handling," on page 669, signficand rounded to the target at Intermediate Result Handling," on page 669, signficand rounded to the target

Table 137.Vector Floating-Point Final Result with Negation

The value \boldsymbol{x} is is negated by complementing the sign bit of \boldsymbol{x} .

precision, bounded exponent range.

٧

N(x)

T(x)

The precise intermediate result defined in the instruction having unbounded signficand precision, unbounded exponent range.

The value x is placed in element i of VSR[XT] in the target precision format (where $i = \{0, 1\}$ for results with 64-bit elements, and $i = \{0, 1, 3, 4\}$) for results with 32-bit elements).

VSX Vector Negative Multiply-Add Type-A Single-Precision XX3-form

xvnmaddasp	>	(T,XA,XB			
60	T	А	В	193	AX BX TX
0	6	11	16	21	29 30 31

VSX Vector Negative Multiply-Add Type-M Single-Precision XX3-form

VTVAVD

do i = 0 to 3

reset_xfl ags()

xvnmadamsp))	(T,XA,XB						
60	T	Α	В	2	201 A	ХВХТХ		
0	6	11	16	21	2	30 31		
if MSR.VSX	if MSR.VSX=0 then VSX_Unavailable()							
ex_fl ag ←	0b0							

```
if "xvnmaddasp" then do
    src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×TX+T].word[i])
    src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
end
el se do
    src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
    src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
    src3 ← bfp_CONVERT_FROM_BFP32(VSR[32×TX+T].word[i])
end
```

```
\begin{array}{ll} v & \leftarrow \ bfp\_MULTIPLY\_ADD(src1,src3,src2) \\ rnd & \leftarrow \ bfp\_NEGATE(bfp\_ROUND\_TO\_BFP32(FPSCR.RN,v)) \end{array}
```

```
vresul\ t.\ word[i]\ \leftarrow\ bfp32\_CONVERT\_FROM\_BFP32(rnd)
```

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag)
| (FPSCR.VE & vximz_flag)
| (FPSCR.VE & vxisi_flag)
| (FPSCR.OE & ox_flag)
| (FPSCR.UE & ux_flag)
| (FPSCR.XE & xx_flag)
```

end

```
if ex_flag=0 then VSR[32\times TX+T] \leftarrow vresult
```

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 3, do the following.

For xvnmaddasp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XT].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XB].

For xvnmaddmsp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XB].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 138.

src2 is added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 138.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into word element i of VSR[XT] in single-precision format.

See Table 137, "Vector Floating-Point Final Result with Negation," on page 935.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

SR Data	Layout for xvnmaddas	р		
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]
src2	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
src3	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
o SR Data	Layout for xvnmaddm	32 sp	64	96
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
_				

64

VSR[XT].word[2]

VSR[XT].word[2]

VSR[XT].word[3]

VSR[XT].word[3]

127

96

VSR[XT].word[1]

VSR[XT].word[1]

32

src3

tgt

VSR[XT].word[0]

VSR[XT].word[0]

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p \leftarrow dQNaN \\ vximz_flag \leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{c} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1$	p ← src1	$\begin{array}{l} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$
	SNaN	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{l} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

	Part 2:				sr	·c2			
	Add	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow -Infinity$	v ← src2	v ← −Zero	v ← Rezd	v ← src2	v ← +Infinity	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow -Infinity$	v ← src2	v ← Rezd	v ← +Zero	v ← src2	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
a.	+NZF	$v \leftarrow -Infinity$	$v \leftarrow A(p,src2)$	v ← p	v ← p	$v \leftarrow A(p,src2)$	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow +Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$				
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p vxsnan_flag ← 1
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	v ← Q(src2) vxsnan_flag ← 1

Explanation:	
src1	The single-precision floating-point value in word element i of VSR[XA] (where i={0,1,2,3}).
src2	For <i>xvnmaddasp</i> , the single-precision floating-point value in word element i of VSR[XT] (where i={0,1,2,3}). For <i>xvnmaddmsp</i> , the single-precision floating-point value in word element i of VSR[XB] (where i={0,1,2,3}).
src3	For <i>xvnmaddasp</i> , the single-precision floating-point value in word element i of VSR[XB] (where i={0,1,2,3}). For <i>xvnmaddmsp</i> , the single-precision floating-point value in word element i of VSR[XT] (where i={0,1,2,3}).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
A(x,y)	Return the normalized sum of floating-point value x and floating-point value y, having unbounded range and precision.
	Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 138.Actions for xvnmadd(a|m)sp

VSX Vector Negative Multiply-Subtract Type-A Double-Precision XX3-form

xvnmsubadp XT,XA,XB

60 T A B 241 AXBXTX
0 6 11 16 21 293031

VSX Vector Negative Multiply-Subtract Type-M Double-Precision XX3-form

xvnmsubmdp XT,XA,XB

60 T A B 249 AXBXTX
0 6 11 16 21 293031

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

```
if "xvnmsubadp" then do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[i])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
end
el se do
    src1 ← bfp_CONVERT_FROM_BFP64(VSR[32×AX+A].dword[i])
    src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×XX+B].dword[i])
    src3 ← bfp_CONVERT_FROM_BFP64(VSR[32×TX+T].dword[i])
end
```

 $\begin{array}{ll} v & \leftarrow bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2)) \\ rnd & \leftarrow bfp_NEGATE(bfp_ROUND_T0_BFP64(FPSCR.\,RN,\,v)) \end{array}$

vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag)
| (FPSCR.VE & vximz_flag)
| (FPSCR.VE & vxisi_flag)
| (FPSCR.OE & ox_flag)
| (FPSCR.UE & ux_flag)
| (FPSCR.XE & xx_flag)
```

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 1, do the following.

For xvmsubadp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XT].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XB].

For xvmsubmdp, do the following.

- Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].
- Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].
- Let src3 be the double-precision floating-point operand in doubleword element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 139.

src2 is negated and added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 139.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into doubleword element i of VSR[XT] in double-precision format.

See Table 137, "Vector Floating-Point Final Result with Negation," on page 935.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

VSR Data Layou	t for xvnmsubadp		
src1	VSR[XA].dword[0]	VSR[XA].dword[1]	
src2	VSR[XT].dword[0]	VSR[XT].dword[1]	
src3	VSR[XB].dword[0]	VSR[XB].dword[1]	
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]	
0		64	127
VSR Data Layou	t for xvnmsubmdp		
src1	VSR[XA].dword[0]	VSR[XA].dword[1]	
src2	VSR[XB].dword[0]	VSR[XB].dword[1]	
src3	VSR[XT].dword[0]	VSR[XT].dword[1]	
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]	
0		64	127

	Part 1:				sr	c3			
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	–Zero	$\begin{aligned} p \leftarrow dQNaN \\ vximz_flag \leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$p \leftarrow dQNaN \\ vximz_flag \leftarrow 1$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$\begin{array}{c} p \leftarrow src1 \\ vxsnan_flag \leftarrow 1 \end{array}$
	SNaN	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{l} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$	$\begin{array}{c} p \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array}$	$\begin{aligned} p &\leftarrow Q(src1) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$

	Part 2:				sr	c2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	–Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
۵	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	v ← p	v ← p	$v \leftarrow S(p, src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← src2	v ← Q(src2) vxsnan_flag ← 1

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where i={0,1}).
src2	For xvnmsubadp , the double-precision floating-point value in doubleword element i of VSR[XT] (where i={0,1}). For xvnmsubmdp , the double-precision floating-point value in doubleword element i of VSR[XB] (where i={0,1}).
src3	For xvnmsubadp , the double-precision floating-point value in doubleword element i of VSR[XB] (where i={0,1}). For xvnmsubmdp , the double-precision floating-point value in doubleword element i of VSR[XT] (where i={0,1}).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, $y = -$
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 139.Actions for xvnmsub(a|m)dp

VSX Vector Negative Multiply-Subtract Type-A Single-Precision XX3-form

xvnmsubasp	>	(T,XA,XB			
60	T	А	В	209	AXBXTX
0	6	11	16	21	29 30 31

VSX Vector Negative Multiply-Subtract Type-M Single-Precision XX3-form

xvnmsubmsp)	KT,XA,XB						
60	Т	Α	В	2	217	AXBX	ТХ	
0	6	11	16	21		29 30	31	
16 HCD VCV O The WCV Heavel Leb Le ()								

if MSR. VSX=0 then VSX_Unavailable()

if "xvnmsubasp" then do

ex_flag ← 0b0

do i = 0 to 3
 reset_xflags()

```
 \begin{array}{lll} & src1 \leftarrow bfp\_CONVERT\_FROM\_BFP32(VSR[32\times AX+A].word[i]) \\ & src2 \leftarrow bfp\_CONVERT\_FROM\_BFP32(VSR[32\times TX+T].word[i]) \\ & src3 \leftarrow bfp\_CONVERT\_FROM\_BFP32(VSR[32\times BX+B].word[i]) \\ & end \\ & el se do \\ & src1 \leftarrow bfp\_CONVERT\_FROM\_BFP32(VSR[32\times AX+A].word[i]) \\ & src2 \leftarrow bfp\_CONVERT\_FROM\_BFP32(VSR[32\times BX+B].word[i]) \\ & src3 \leftarrow bfp\_CONVERT\_FROM\_BFP32(VSR[32\times TX+T].word[i]) \\ \end{array}
```

 $\begin{array}{ll} v & \leftarrow \ bfp_MULTIPLY_ADD(src1, src3, bfp_NEGATE(src2)) \\ rnd & \leftarrow \ bfp_NEGATE(bfp_ROUND_T0_BFP32(FPSCR.\,RN, v)) \end{array}$

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP32(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vximz_flag=1 then SetFX(FPSCR.VXIMZ)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR.XX)
```

```
ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag)
| (FPSCR.VE & vximz_flag)
| (FPSCR.VE & vxisi_flag)
| (FPSCR.OE & ox_flag)
| (FPSCR.UE & ux_flag)
| (FPSCR.XE & xx_flag)
```

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 3, do the following.

For xvnmsubasp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XT].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XB].

For xvnmsubmsp, do the following.

- Let src1 be the single-precision floating-point operand in word element i of VSR[XA].
- Let src2 be the single-precision floating-point operand in word element i of VSR[XB].
- Let src3 be the single-precision floating-point operand in word element i of VSR[XT].

src1 is multiplied^[1] by src3, producing a product having unbounded range and precision.

See part 1 of Table 140.

src2 is negated and added^[2] to the product, producing a sum having unbounded range and precision.

The sum is normalized^[3].

See part 2 of Table 140.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is negated and placed into word element i of VSR[XT] in single-precision format.

See Table 137, "Vector Floating-Point Final Result with Negation," on page 935.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

^{1.} Floating-point multiplication is based on exponent addition and multiplication of the significands.

^{2.} Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

^{3.} Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

/SR Data	Layout for xvnmsubas	n					
src1	VSR[XA]. word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]			
src2	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]			
src3	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]			
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]			
0		32	64	96	12		
VSR Data Layout for xvnmsubmsp							
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]			
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]			

64

VSR[XT].word[2]

VSR[XT].word[2]

VSR[XT].word[3]

VSR[XT].word[3]

96

127

VSR[XT].word[1]

VSR[XT].word[1]

32

src3

tgt

VSR[XT].word[0]

VSR[XT].word[0]

	Part 1: src3								
	Multiply	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	-NZF	$p \leftarrow + Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow -Infinity$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	–Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← +Zero	p ← +Zero	p ← −Zero	p ← −Zero	p ← dQNaN vximz_flag ← 1	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
src1	+Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← −Zero	p ← −Zero	p ← +Zero	p ← +Zero	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
S	+NZF	$p \leftarrow -Infinity$	$p \leftarrow M(src1,src3)$	p ← src1	p ← src1	$p \leftarrow M(src1,src3)$	$p \leftarrow \textbf{+Infinity}$	p ← src3	$\begin{aligned} p &\leftarrow Q(src3) \\ vxsnan_flag &\leftarrow 1 \end{aligned}$
	+Infinity	$p \leftarrow -Infinity$	$p \leftarrow -Infinity$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$\begin{aligned} p &\leftarrow dQNaN \\ vximz_flag &\leftarrow 1 \end{aligned}$	$p \leftarrow + Infinity$	$p \leftarrow + Infinity$	p ← src3	$\begin{array}{l} p \leftarrow Q(src3) \\ vxsnan_flag \leftarrow 1 \end{array}$
	QNaN	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	p ← src1	$p \leftarrow src1 \\ vxsnan_flag \leftarrow 1$
	SNaN	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	p ← Q(src1) vxsnan_flag ← 1	$p \leftarrow Q(src1)$ $vxsnan_flag \leftarrow 1$

Part 2:					sr	rc2			
	Subtract	-Infinity	-NZF	–Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	v ← dQNaN vxisi_flag ← 1	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	$v \leftarrow p$	$v \leftarrow p$	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	–Zero	$v \leftarrow +Infinity$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Zero	$v \leftarrow +Infinity$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
a.	+NZF	$v \leftarrow +Infinity$	$v \leftarrow S(p,src2)$	$v \leftarrow p$	$v \leftarrow p$	$v \leftarrow S(p,src2)$	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	+Infinity	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 is a NaN	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$ vxsnan_flag $\leftarrow 1$
	QNaN & src1 not a NaN	v ← p	v ← p	v ← p	v ← p	$v \leftarrow p$	v ← p	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$

Explanation:	
src1	The single-precision floating-point value in word element i of VSR[XA] (where i={0,1,2,3}).
src2	The single-precision floating-point value in word element i of VSR[XT] (where i={0,1,2,3}).
src3	The single-precision floating-point value in word element i of VSR[XB] (where i={0,1,2,3}).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs). Can also occur with two nonzero finite number source operands.
Q(x)	Return a QNaN with the payload of x.
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).
M(x,y)	Return the normalized product of floating-point value x and floating-point value y, having unbounded range and precision.
р	The intermediate product having unbounded range and precision.
V	The intermediate result having unbounded range and precision.

Table 140.Actions for xvnmsub(a|m)sp

VSX Vector Round to Double-Precision Integer using round to Nearest Away XX2-form

xvrdpi XT,XB

	60	T	///	В	201	ВХ	T	[]	(Ì
0		6	11	16	21	30	3	3	1	١

if MSR.VSX=0 then VSX_Unavailable()

do i = 0 to 1 reset_xfl ags()

> src \(bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i]) rnd ← bfp_ROUND_TO_I NTEGER_NEAR_AWAY(src)

vresul t. dword[i] \leftarrow bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

src is rounded to an integer using the rounding mode Round to Nearest Away.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvrdpi

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSX Vector Round to Double-Precision Integer Exact using Current rounding mode XX2-form



if MSR.VSX=0 then VSX_Unavailable()

```
ex_flag \leftarrow 0b0
```

- do i = 0 to 1 reset_xflags()
- src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])

if FPSCR.RN=Ob00 then

rnd ← bfp_ROUND_TO_INTEGER_NEAR_EVEN(src)

if FPSCR.RN=0b01 then

 $rnd \leftarrow bfp_ROUND_TO_INTEGER_TRUNC(src)$

if FPSCR.RN=0b10 then

rnd ← bfp_ROUND_TO_INTEGER_CEIL(src)

if FPSCR.RN=Ob11 then

rnd ← bfp_ROUND_TO_INTEGER_FLOOR(src)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if xx_flag=1 then SetFX(FPSCR.XX)

ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag) ex_flag ← ex_flag | (FPSCR.XE & xx_flag)

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

src is rounded to an integer using the rounding mode specified by RN.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN

VSR Data Layout for xvrdpic

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
,	0	64 127

VSX Vector Round to Double-Precision Integer using round toward -Infinity XX2-form

xvrdpim XT,XB

60	Т	///	В	249	ВХ	ТΧ
0	6	11	16	21	30	31

if MSR.VSX=0 then VSX_Unavailable()

$$ex_flag \leftarrow 0b0$$

do i = 0 to 1 reset_xfl ags()

src \leftarrow bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i]) $rnd \leftarrow bfp_ROUND_TO_INTEGER_FLOOR(src)$

vresul t. dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)

 $ex_fl\ ag\ \leftarrow\ ex_fl\ ag\ |\ (FPSCR.\ VE\ \&\ vxsnan_fl\ ag)$ end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

src is rounded to an integer using the rounding mode Round toward -Infinity.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvrdpim

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
)	64 127

VSX Vector Round to Double-Precision Integer using round toward +Infinity XX2-form

xvrdpip XT,XB 60 T /// B 233 BXT7 0 6 11 16 21 30 31

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
rnd ← bfp_ROUND_TO_INTEGER_CEIL(src)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

 $ex_flag \leftarrow ex_flag \ | \ (FPSCR.\,VE \ \& \ vxsnan_flag)$ end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

src is rounded to an integer using the rounding mode Round toward +Infinity.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSX Vector Round to Double-Precision Integer using round toward Zero XX2-form

xvrdpiz	>	(T,XB			
60	Т	///	В	217	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
rnd ← bfp_ROUND_T0_INTEGER_TRUNC(src)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

 $ex_flag \leftarrow ex_flag \ | \ (FPSCR. \ VE \ \& \ vxsnan_flag)$ end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

src is rounded to an integer using the rounding mode Round toward Zero.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvrdpip

src	VSR[XB].dword[0]	VSR[XB]. dword[1]
tgt	VSR[XT].dword[0]	VSR[XT]. dword[1]
	0	64 127

VSR Data Layout for xvrdpiz

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSX Vector Reciprocal Estimate Double-Precision XX2-form

XT,XB xvredp 60 Τ /// В 218

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xfl ags()

> src \(\text{bfp_CONVERT_FROM_BFP64(VSR[32\timesBX+B].dword[i])} v ← bfp_RECIPROCAL_ESTIMATE(src) rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)

vresul t. word[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan flag=1 then SetFX(FPSCR.VXSNAN) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if zx_flag=1 then SetFX(FPSCR.ZX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl aq) (FPSCR. ZE & zx_fl ag)

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

A double-precision floating-point estimate of the reciprocal of src is placed into doubleword element i of VSR[XT] in double-precision format.

Unless the reciprocal of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of src. That is,

$$\left| \frac{\text{estimate} - \frac{1}{\text{SFC}}}{\frac{1}{\text{SFC}}} \right| \leq \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	–Zero	None
–Zero	–Infinity ¹	ZX
+Zero	+Infinity ¹	ZX
+Infinity	+Zero	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None

- 1. No result if ZE=1.
- 2. No result if VE=1.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FX OX UX ZX VXSNAN

VSR Data Layout for xvredp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
1	0	64 127

VSX Vector Reciprocal Estimate Single-Precision XX2-form

xvresp XT,XB 60 Τ /// В 154

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

> src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i]) v ← bfp_RECIPROCAL_ESTIMATE(src) rnd ← bfp_ROUND_TO_BFP32(FPSCR. RN, v)

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if ox_flag=1 then SetFX(FPSCR.OX) if ux_flag=1 then SetFX(FPSCR.UX) if zx_flag=1 then SetFX(FPSCR.ZX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. OE & ox_fl ag) (FPSCR. UE & ux_fl ag) (FPSCR. ZE & zx_fl ag)

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

A single-precision floating-point estimate of the reciprocal of src is placed into word element i of VSR[XT] in single-precision format.

Unless the reciprocal of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of src. That is,

$$\left| \frac{\text{estimate} - \frac{1}{\text{Src}}}{\frac{1}{\text{Src}}} \right| \le \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	–Zero	None
–Zero	–Infinity ¹	ZX
+Zero	+Infinity ¹	ZX
+Infinity	+Zero	None
SNaN	QNaN ²	VXSNAN
QNaN	QNaN	None

- 1. No result if ZE=1.
- 2. No result if VE=1.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FX OX UX ZX VXSNAN

VSR Data Layout for xvresp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
Ţ	0	32	64	96	127

Power ISA™ Version 3.1B September 14, 2021

VSX Vector Round to Single-Precision Integer using round to Nearest Away XX2-form

XT,XB xvrspi 60 Τ /// В 137

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

 $src \leftarrow bfp_CONVERT_FROM_BFP32(VSR[32\times BX+B].word[i])$ rnd ← bfp_ROUND_TO_I NTEGER_NEAR_AWAY(src)

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag) end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

src is rounded to an integer using the rounding mode Round to Nearest Away.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvrspi

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
	0	32	64	96 127

VSX Vector Round to Single-Precision Integer Exact using Current rounding mode XX2-form

xvrspic	,	(I,XB			
60	Т	///	В	171	вхтх
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
ex_flag \leftarrow 0b0
```

do i = 0 to 3 reset_xfl ags()

```
src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
if FPSCR.RN=0b00 then
   rnd ← bfp_ROUND_TO_INTEGER_NEAR_EVEN(src)
if FPSCR. RN=0b01 then
   rnd ← bfp_ROUND_TO_INTEGER_TRUNC(src)
if FPSCR.RN=0b10 then
```

 $\verb"rnd \leftarrow bfp_ROUND_TO_INTEGER_CEIL(src)"$ if FPSCR.RN=Ob11 then

rnd ← bfp_ROUND_TO_INTEGER_FLOOR(src)

vresult.word[i] \leftarrow bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if xx_flag=1 then SetFX(FPSCR.XX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. XE & xx_fl ag)

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32×TX + T.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

src is rounded to an integer value using the rounding mode specified by RN.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN

VSR Data Layout for xvrspic

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
	0	32	64	96 12

Power ISA™ Version 3.1B September 14, 2021

VSX Vector Round to Single-Precision Integer using round toward -Infinity XX2-form

XT,XB xvrspim 60 Τ /// В 185

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

 $src \leftarrow bfp_CONVERT_FROM_BFP32(VSR[32\times BX+B].word[i])$ rnd ← bfp_ROUND_TO_I NTEGER_FLOOR(src)

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag) end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

src is rounded to an integer using the rounding mode Round toward -Infinity.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvrspim

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
	0	32	64	96 127

VSX Vector Round to Single-Precision Integer using round toward +Infinity XX2-form

xvrspip XT,XB 60 Τ /// В 169

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

> src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i]) rnd ← bfp_ROUND_TO_INTEGER_CEIL(src)

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag) end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

src is rounded to an integer using the rounding mode Round toward +Infinity.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSX Vector Round to Single-Precision Integer using round toward Zero XX2-form

xvrspiz	>	(T,XB			
60	T	///	В	153	ВХТХ
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xfl ags()

> $src \leftarrow bfp_CONVERT_FROM_BFP32(VSR[32\times BX+B].word[i])$ rnd ← bfp_ROUND_TO_I NTEGER_TRUNC(src)

vresul t. word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)

ex_flag ← ex_flag | (FPSCR. VE & vxsnan_flag) end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

src is rounded to an integer using the rounding mode Round toward Zero.

The result is placed into word element i of VSR[XT] in single-precision format.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX VXSNAN

VSR Data Layout for xvrspip

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
1	0	32	64	96	127

VSR Data Layout for xvrspiz

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Reciprocal Square Root Estimate Double-Precision XX2-form

xvrsqrtedp XT,XB

60 T /// B 202 BXT)
0 6 11 16 21 3031

if MSR. VSX=0 then VSX_Unavailable()

do i = 0 to 1 reset_xflags()

src \leftarrow bfp_CONVERT_FROM_BFP64(VSR[32xBX+B].dword[i])
v \leftarrow bfp_RECIPROCAL_SQUARE_ROOT_ESTIMATE(src)
rnd \leftarrow bfp_ROUND_TO_BFP64(ObO, FPSCR. RN, v)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT)
if zx_flag=1 then SetFX(FPSCR.ZX)

 $\begin{array}{lll} \text{ex_flag} \leftarrow \text{ex_flag} & | & (\text{FPSCR.VE \& vxsnan_flag}) \\ & | & (\text{FPSCR.VE \& vxsqrt_flag}) \\ & | & (\text{FPSCR.ZE \& zx_flag}) \end{array}$

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 1, do the following.

Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

A double-precision floating-point estimate of the reciprocal square root of src is placed into doubleword element i of VSR[XT] in double-precision format.

Unless the reciprocal of the square root of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of the square root of src. That is,

$$\frac{\text{estimate} - \frac{1}{\sqrt{\text{src}}}}{\frac{1}{\sqrt{\text{src}}}} \le \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	QNaN ¹	VXSQRT
+Infinity	+Zero	None
-Finite	QNaN ¹	VXSQRT
–Zero	–Infinity ²	ZX
+Zero	+Infinity ²	ZX
SNaN	QNaN ¹	VXSNAN
QNaN	QNaN	None

- 1. No result if VE=1.
- 2. No result if ZE=1.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FX ZX VXSNAN VXSQRT

VSR Data Layout for xvrsqrtedp src VSR[XB]. dword[0] VSR[XB]. dword[1] tgt VSR[XT]. dword[0] VSR[XT]. dword[1] 0 64 127

VSX Vector Reciprocal Square Root Estimate Single-Precision XX2-form

xvrsqrtesp	>	(T,XB			
60	T	///	В	138	ВХТХ
0	6	11	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

do i = 0 to 3 reset_xfl ags()

> src ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i]) v ← bfp_RECIPROCAL_SQUARE_ROOT_ESTIMATE(src) rnd ← bfp_ROUND_TO_BFP32(FPSCR. RN, v)

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN) if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT) if zx_flag=1 then SetFX(FPSCR.ZX)

 $ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)$ (FPSCR. VE & vxsqrt_flag) | (FPSCR. ZE & zx_fl ag) end

if ex flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

A single-precision floating-point estimate of the reciprocal square root of src is placed into word element i of VSR[XT] in single-precision format.

Unless the reciprocal of the square root of src would be a zero, an infinity, or a QNaN, the estimate has a relative error in precision no greater than one part in 16384 of the reciprocal of the square root of src. That is,

$$\left| \frac{\text{estimate} - \frac{1}{\sqrt{\text{src}}}}{\frac{1}{\sqrt{\text{src}}}} \right| \leq \frac{1}{16384}$$

Operation with various special values of the operand is summarized below.

Source Value	Result	Exception
-Infinity	QNaN ¹	VXSQRT
+Infinity	+Zero	None
-Finite	QNaN ¹	VXSQRT
–Zero	–Infinity ²	ZX
+Zero	+Infinity ²	ZX
SNaN	QNaN ¹	VXSNAN
QNaN	QNaN	None

- 1. No result if VE=1.
- 2. No result if ZE=1.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

The results of executing this instruction is permitted to vary between implementations, and between different executions on the same implementation.

Special Registers Altered

FX ZX VXSNAN VXSQRT

VSR Data Layout for xvrsqrtesp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
Ţ	0	32	64	96	127

VSX Vector Square Root Double-Precision XX2-form

xvsqrtdp XT,XB

60 T /// B 203 BXT
0 6 11 16 21 30 31

if MSR. VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 1 reset_xflags()

src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
v ← bfp_SQUARE_ROOT(src)
rnd ← bfp_ROUND_TO_BFP64(0b0,FPSCR.RN,v)

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT)
if xx_flag=1 then SetFX(FPSCR.XX)

ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag) | (FPSCR.VE & vxsqrt_flag) | (FPSCR.XE & xx_flag)

CHU

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

The unbounded-precision square root of src is produced.

See Table 141.

The intermediate result is rounded to double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.


See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXSQRT

VSR Data Layout for xvsqrtdp



	src						
-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
v ← dQNaN vxsqrt_flag ← 1	v ← dQNaN vxsqrt_flag ← 1	v ← +Zero	v ← +Zero	$v \leftarrow SQRT(src)$	$v \leftarrow +Infinity$	v ← src	$ v \leftarrow Q(src) \\ vxsnan_flag \leftarrow 1 $

Explanation:

src The double-precision floating-point value in doubleword element i of VSR[XB] (where i={0,1}).

dQNaN Default quiet NaN (0x7FF8_0000_0000_0000).

NZF Nonzero finite number.

SQRT(x) The unbounded-precision square root of the floating-point value x.

Q(x) Return a QNaN with the payload of x.

v The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 141. Actions for xvsqrtdp

VSX Vector Square Root Single-Precision XX2-form

xvsqrtsp XT,XB

60 T /// B 139 BXT
0 6 11 16 21 303

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xflags()

src ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].word[i])
v ← bfp_SQUARE_ROOT(src)
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN,v)

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

if vxsnan_flag=1 then SetFX(FPSCR.VXSNAN)
if vxsqrt_flag=1 then SetFX(FPSCR.VXSQRT)
if xx_flag=1 then SetFX(FPSCR.XX)

ex_flag ← ex_flag | (FPSCR.VE & vxsnan_flag) | (FPSCR.VE & vxsqrt_flag) | (FPSCR.XE & xx_flag

end

if ex_flag=0 then VSR[32×TX+T] ← vresult

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

The unbounded-precision square root of src is produced.

See Table 142.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX XX VXSNAN VXSQRT

VSR Data Layout for xvsqrtsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

	src						
-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
v ← dQNaN vxsqrt_flag ← 1	v ← dQNaN vxsqrt_flag ← 1	v ← +Zero	v ← +Zero	$v \leftarrow SQRT(src)$	v ← +Infinity	v ← src	$v \leftarrow Q(src)$ vxsnan_flag $\leftarrow 1$

Explanation:

src The single-precision floating-point value in word element i of VSR[XB] (where $i=\{0,1,2,3\}$).

dQNaN Default quiet NaN (0x7FC0_0000).

NZF Nonzero finite number.

SQRT(x) The unbounded-precision square root of the floating-point value x.

Q(x) Return a QNaN with the payload of x.

The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 142. Actions for xvsqrtsp

VSX Vector Subtract Double-Precision XX3-form

XT,XA,XB xvsubdp 60 Α В 104

if MSR. VSX=0 then VSX_Unavailable()

```
ex_fl ag ← 0b0
```

do i = 0 to 1 reset_xfl ags()

```
src1 \leftarrow bfp\_CONVERT\_FROM\_BFP64(VSR[32\times AX+A].dword[i])
src2 ← bfp_CONVERT_FROM_BFP64(VSR[32×BX+B].dword[i])
v ← bfp_ADD(src1, bfp_NEGATE(src2))
rnd ← bfp_ROUND_TO_BFP64(0b0, FPSCR. RN, v)
```

vresult.dword[i] ← bfp64_CONVERT_FROM_BFP(rnd)

```
if vxsnan_flag=1 then SetFX(FPSCR. VXSNAN)
if vxisi_flag=1 then SetFX(FPSCR.VXISI)
if ox_flag=1 then SetFX(FPSCR.OX)
if ux_flag=1 then SetFX(FPSCR.UX)
if xx_flag=1 then SetFX(FPSCR. XX)
```

```
ex_flag \leftarrow ex_flag \mid (FPSCR. VE \& vxsnan_flag)
                         (FPSCR. VE & vxi si _fl aq)
                         (FPSCR. OE & ox_fl ag)
                         (FPSCR. UE & ux_fl aq)
                         (FPSCR. XE & xx_fl ag)
```

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32×BX + B.
```

For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

src2 is negated and added[1] to src1, producing a sum having unbounded range and precision.

The sum is normalized^[2].

See Table 143.

intermediate result is rounded double-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into doubleword element i of VSR[XT] in double-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI

VSR Data Layout for xvsubdp

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow dQNaN$ vxisi_flag $\leftarrow 1$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← −Infinity	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
S	+NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1 vxsnan_flag ← 1
	SNaN	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:	
src1	The double-precision floating-point value in doubleword element i of VSR[XA] (where i={0,1}).
src2	The double-precision floating-point value in doubleword element i of VSR[XB] (where i={0,1}).
dQNaN	Default quiet NaN (0x7FF8_0000_0000_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If $x = -y$, $y = -$
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 143.Actions for xvsubdp

VSX Vector Subtract Single-Precision XX3-form

 xvsubsp
 XT,XA,XB

 60
 T
 A
 B
 72
 AXBXT)

 0
 6
 11
 16
 21
 29/30/31

if MSR.VSX=0 then VSX_Unavailable()

ex_fl ag ← 0b0

do i = 0 to 3 reset_xflags()

```
src1 ← bfp_CONVERT_FROM_BFP32(VSR[32×AX+A].word[i])
src2 ← bfp_CONVERT_FROM_BFP32(VSR[32×BX+B].word[i])
v ← bfp_ADD(src1, bfp_NEGATE(src2))
rnd ← bfp_ROUND_TO_BFP32(FPSCR.RN, v)
```

vresult.word[i] ← bfp32_CONVERT_FROM_BFP(rnd)

| (FPSCR. OE & ox_fl ag) | (FPSCR. UE & ux_fl ag) | (FPSCR. XE & xx_fl ag) | (FPSCR. XE & xx_fl ag)

end

if ex_flag=0 then $VSR[32\times TX+T] \leftarrow vresult$

```
Let XT be the value 32 \times TX + T.
Let XA be the value 32 \times AX + A.
Let XB be the value 32 \times BX + B.
```

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

src2 is negated and added^[1] to src1, producing a sum having unbounded range and precision.

The sum is normalized^[2].

See Table 144.

The intermediate result is rounded to single-precision using the rounding mode specified by RN.

See Table 62, "Scalar Floating-Point Intermediate Result Handling," on page 669.

The result is placed into word element i of VSR[XT] in single-precision format.

See Table 114, "Vector Floating-Point Final Result," on page 832.

If a trap-enabled exception occurs in any element of the vector, no results are written to VSR[XT].

Special Registers Altered

FX OX UX XX VXSNAN VXISI

VSR Data Layout for xvsubsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

Floating-point addition is based on exponent comparison and addition of the two significands. The exponents of the two operands are compared, and the significand accompanying the smaller exponent is shifted right, with its exponent increased by one for each bit shifted, until the two exponents are equal. The two significands are then added or subtracted as appropriate, depending on the signs of the operands, to form an intermediate sum. All 53 bits of the significand as well as all three guard bits (G, R, and X) enter into the computation.

Floating-point normalization is based on shifting the significand left until the most-significant bit is 1 and decrementing the exponent by the number of bits the significand was shifted.

					sr	c2			
		-Infinity	-NZF	-Zero	+Zero	+NZF	+Infinity	QNaN	SNaN
	-Infinity	$v \leftarrow dQNaN$ vxisi_flag $\leftarrow 1$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	$v \leftarrow -Infinity$	v ← −Infinity	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{l} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
	-NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	-Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← −Zero	v ← Rezd	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
src1	+Zero	$v \leftarrow \text{+Infinity}$	v ← −src2	v ← Rezd	v ← +Zero	v ← −src2	$v \leftarrow -Infinity$	v ← src2	$ \begin{array}{c} v \leftarrow Q(src2) \\ vxsnan_flag \leftarrow 1 \end{array} $
S	+NZF	$v \leftarrow \text{+Infinity}$	$v \leftarrow S(src1,src2)$	v ← src1	v ← src1	$v \leftarrow S(src1,src2)$	$v \leftarrow -Infinity$	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	+Infinity	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	$v \leftarrow +Infinity$	$v \leftarrow \text{+Infinity}$	v ← dQNaN vxisi_flag ← 1	v ← src2	$v \leftarrow Q(src2)$ vxsnan_flag $\leftarrow 1$
	QNaN	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1	v ← src1 vxsnan_flag ← 1
	SNaN	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	v ← Q(src1) vxsnan_flag ← 1	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $	$ \begin{array}{c} v \leftarrow Q(src1) \\ vxsnan_flag \leftarrow 1 \end{array} $

Explanation:	
src1	The single-precision floating-point value in word element i of VSR[XA] (where i={0,1,2,3}).
src2	The single-precision floating-point value in word element i of VSR[XB] (where $i=\{0,1,2,3\}$).
dQNaN	Default quiet NaN (0x7FC0_0000).
NZF	Nonzero finite number.
Rezd	Exact-zero-difference result (addition of two finite numbers having same magnitude but different signs).
S(x,y)	Return the normalized sum of floating-point value x and negated floating-point value y, having unbounded range and precision.
	Note: If x = -y, v is considered to be an exact-zero-difference result (Rezd).
Q(x)	Return a QNaN with the payload of x.
V	The intermediate result having unbounded signficand precision and unbounded exponent range.

Table 144.Actions for xvsubsp

VSX Vector Test for software Divide Double-Precision XX3-form

BF,XA,XB xvtdivdp

60	BF	//	Α	В	125	AXBX /
0	6	9	11	16	21	29 30 31

if MSR.VSX=0 then VSX_Unavailable()

```
eq_fl ag ← 0b0
gt_flag \leftarrow 0b0
do i = 0 to 1
  src1 \leftarrow VSR[32 \times AX + A]. dword[i]
           ← VSR[32×BX+B]. dword[i]
   src2
            ← src1. bi t[1:11] - 1023
  e_a
   e_b
            \leftarrow src2. bi t[1:11] - 1023
   fe_flag \leftarrow fe_flag \mid IsNaN(src1) \mid IsInf(src1) \mid
               IsNaN(src2) | IsInf(src2) | IsZero(src2) |
               ( e_b <= -1022 )
               (e_b >= 1021)
               (!IsZero(src1) & ((e_a - e_b) >= 1023))
               (!IsZero(src1) & ( (e_a - e_b) <= -1021 ) ) |
               (!IsZero(src1) & (e_a <= -970))
   fg_flag \leftarrow fg_flag \mid IsInf(src1) \mid IsInf(src2) \mid
               IsZero(src2) | IsDen(src2)
end
```

 $fl_flaq \leftarrow xvredp_error() <= 2^{-14}$ $CR[BF] \leftarrow Ob1 \mid \mid fg_flag \mid \mid fe_flag \mid \mid Ob0$

Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

fe_fl ag is initialized to 0. fg_fl ag is initialized to 0. For each integer value i from 0 to 1, do the following. Let src1 be the double-precision floating-point operand in doubleword element i of VSR[XA].

Let src2 be the double-precision floating-point operand in doubleword element i of VSR[XB].

Let e_a be the unbiased exponent of src1. Let e_b be the unbiased exponent of src2.

fe_flag is set to 1 for any of the following conditions.

- src1 is a NaN or an infinity.
- src2 is a zero, a NaN, or an infinity.
- e_b is less than or equal to -1022.
- e_b is greater than or equal to 1021.
- src1 is not a zero and the difference, e_a - e_b, is greater than or equal to 1023.
- src1 is not a zero and the difference, $e_a - e_b$, is less than or equal to -1021.
- src1 is not a zero and e_a is less than or equal to -970

fg_flag is set to 1 for any of the following conditions.

- src1 is an infinity.
- src2 is a zero, an infinity, or a denormalized value.

CR field BF is set to the value 0b1 || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered

CR field BF

VSR Data Layout for xvtdivdp

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
	0	64 127

VSX Vector Test for software Divide Single-Precision XX3-form

BF,XA,XB xvtdivsp

60	BF	//	А	В	93	AXBX	1
0	6	9	11	16	21	29 30	31

if MSR.VSX=0 then VSX_Unavailable()

```
eq_fl ag ← 0b0
gt_fl ag ← 0b0
do i = 0 to 3
   src1 \leftarrow VSR[32 \times AX + A]. word[i]
           ← VSR[32×BX+B].word[i]
   src2
            ← src1. bi t[1:8] - 127
   e a
            ← src2. bi t[1:8] - 127
   fe_flag \leftarrow fe_flag \mid IsNaN(src1) \mid IsInf(src1) \mid
               IsNaN(src2) | IsInf(src2) | IsZero(src2) |
                (e_b \leftarrow -126)
                (e_b >= 125)
                (!IsZero(src1) & ( (e_a - e_b) >= 127 ) ) |
                (!IsZero(src1) & ( (e_a - e_b) <= -125 ) ) |
                (!IsZero(src1) & ( e_a <= -103 ) )
   fg_flag \leftarrow fg_flag \mid IsInf(src1) \mid IsInf(src2) \mid
               IsZero(src2) | IsDen(src2)
end
fl_flag \leftarrow xvredp_error() <= 2^{-14}
CR. field[BF] \leftarrow Ob1 || fg_flag || fe_flag || Ob0
```

Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

fe_fl ag is initialized to 0. fg_fl ag is initialized to 0.

For each integer value i from 0 to 3, do the following. Let src1 be the single-precision floating-point operand in word element i of VSR[XA].

Let src2 be the single-precision floating-point operand in word element i of VSR[XB].

Let e_a be the unbiased exponent of src1. Let e_b be the unbiased exponent of src2.

fe_flag is set to 1 for any of the following conditions.

- src1 is a NaN or an infinity.
- src2 is a zero, a NaN, or an infinity.
- e_b is less than or equal to -126.
- e_b is greater than or equal to 125.
- src1 is not a zero and the difference, e_a - e_b, is greater than or equal to 127.
- src1 is not a zero and the difference, e_a - e_b, is less than or equal to -125.
- src1 is not a zero and e_a is less than or equal to -103.

fg_flag is set to 1 for any of the following conditions.

- src1 is an infinity.
- src2 is a zero, an infinity, or a denormalized value.

CR field BF is set to the value 0b1 || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered

CR field BF

VSR Data Layout for xvtdivsp

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
	0	32	64	96	127

VSX Vector Test for software Square Root Double-Precision XX2-form

xvtsqrtdp BF,XB 60 BF // /// B 234 BX / 2010

if MSR. VSX=0 then VSX_Unavailable()

```
 \begin{split} &\text{fe\_flag} \leftarrow \text{ObO} \\ &\text{fg\_flag} \leftarrow \text{ObO} \\ \\ &\text{do } i = 0 \text{ to } 1 \\ &\text{src} \qquad \leftarrow \text{VSR[32xBX+B]. dword[i]} \\ &\text{e\_b} \qquad \leftarrow \text{src2. bit[1:11]} - 1023 \\ &\text{fe\_flag} \leftarrow \text{fe\_flag} \mid \text{IsNaN(src)} \mid \text{IsInf(src)} \mid \\ &\text{IsZero(src)} \mid \text{IsNeg(src)} \mid (\text{ e\_a <= -970 }) \\ &\text{fg\_flag} \leftarrow \text{fg\_flag} \mid \text{IsInf(src)} \mid \text{IsZero(src)} \mid \\ &\text{IsDen(src)} \\ \end{aligned}  end  \begin{split} &\text{fl\_flag} \leftarrow \text{xvrsqrtedp\_error()} <= 2^{-14} \\ \text{CR. field[BF]} \leftarrow \text{Ob1} \mid \mid \text{fg\_flag} \mid \mid \text{fe\_flag} \mid \mid \text{ObO} \\ \end{split}
```

Let XB be the value 32×BX + B.

fe_fl ag is initialized to 0. fg_fl ag is initialized to 0.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point operand in doubleword element i of VSR[XB].

Let e_b be the unbiased exponent of src.

fe_flag is set to 1 for any of the following conditions.

- src is a zero, a NaN, an infinity, or a negative value
- e_b is less than or equal to -970.

fg_fl ag is set to 1 for the following condition.

src is a zero, an infinity, or a denormalized value.

CR field BF is set to the value 0b1 || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered

CR field BF

VSX Vector Test for software Square Root Single-Precision XX2-form

xvtsqrtsp		E	SF,XB				
60	BF	//	///	В	170	ВХ	/
0	6	9	11	16	21	30	31

if MSR. VSX=0 then VSX_Unavailable()

Let XB be the value 32×BX + B.

fe_fl ag is initialized to 0. fg_fl ag is initialized to 0.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point operand in word element i of VSR[XB].

Let e_b be the unbiased exponent of src.

fe_fl ag is set to 1 for any of the following conditions.

- src is a zero, a NaN, an infinity, or a negative value.
- e_b is less than or equal to -103.

fg_fl ag is set to 1 for the following condition.

src is a zero, an infinity, or a denormalized value.

CR field BF is set to the value 0b1 || fg_fl ag || fe_fl ag || 0b0.

Special Registers Altered

CR field BF

VSR Data Layout for xvtsqrtdp



VSR Data Layout for xvtsqrtsp



VSX Vector Test Data Class Double-Precision XX2-form

XT,XB,DCMX xvtstdcdp 60 Τ dx В 15

```
if MSR.VSX=0 then VSX_Unavailable()
DCMX \leftarrow dc \mid \mid dm \mid \mid dx
do i = 0 to 1
                    ← VSR[32×BX+B]. dword[i]
   src
   si gn
                    \leftarrow src. bi t[0]
                    \leftarrow src. bi t[1:11]
   exponent
   fracti on
                    \leftarrow src. bi t[12: 63]
   class. Infinity \leftarrow (exponent = 0x7FF) & (fraction = 0)
                    ← (exponent = 0x7FF) & (fraction != 0)
   cl ass. NaN
   cl ass. Zero
                    \leftarrow (exponent = 0x000) & (fraction = 0)
   class. Denormal ← (exponent = 0x000) & (fraction != 0)
                    \leftarrow (DCMX. bit[0] & class. NaN)
   match
                        (DCMX.bit[1] & class.Infinity & !sign)
                        (DCMX.bit[2] & class.Infinity & sign)
                        (DCMX.bit[3] & class.Zero
                                                          &!sign)
                        (DCMX. bit[4] & class. Zero
                                                          & sign)
                        (DCMX.bit[5] & class.Denormal & !sign)
                        (DCMX.bit[6] & class.Denormal & sign)
   if match = 1 then
       VSR[32\times TX+T]. dword[i] \leftarrow 0xFFFF_FFFF_FFFF
       VSR[32\times TX+T]. dword[i] \leftarrow 0x0000\_0000\_0000\_0000
```

```
Let XB be the sum 32×BX + B.
Let XT be the sum 32 \times TX + T.
Let DCMX be the value dc concatenated with dm
concatenated with dx.
```

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point value in doubleword element i of VSR[XB].

If src matches one of the 7 possible data classes specified by DCMX (Data Class Mask), the contents of doubleword element i of VSR[XT] are set to 0xFFFF_FFFF_FFFF. Otherwise, the contents of doubleword element i of VSR[XT] are set to 0x0000_0000_0000_0000.

DCMX bit Data Class

NaN 0 1 +Infinity 2 -Infinity 3 +Zero 4 -Zero 5 +Denormal -Denormal 6

Special Registers Altered:

None

VSR Data Layout for xvtstdcdp

end

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSX Vector Test Data Class Single-Precision XX2-form

XT,XB,DCMX xvtstdcsp 60 dx В 13 5

```
if MSR.VSX=0 then VSX_Unavailable()
DCMX \leftarrow dc \mid \mid dm \mid \mid dx
do i = 0 to 3
   src
                     ← VSR[32×BX+B].word[i]
   si gn
                     \leftarrow src. bi t[0]
                     \leftarrow src. bi t[1:8]
   exponent
   fracti on
                    ← src. bi t[9: 31]
   class.Infinity \leftarrow (exponent = 0xFF) & (fraction = 0)
                     \leftarrow (exponent = 0xFF) & (fraction != 0)
   cl ass. NaN
   cl ass. Zero
                    \leftarrow (exponent = 0x00) & (fraction = 0)
   class. Denormal ← (exponent = 0x00) & (fraction != 0)
                     \leftarrow (DCMX. bit[0] & class. NaN)
   match
                        (DCMX.bit[1] & class.Infinity & !sign)
                        (DCMX.bit[2] & class.Infinity & sign)
                        (DCMX.bit[3] & class.Zero
                                                          & !sign)
                        (DCMX.bit[4] & class.Zero
                                                          & sign)
                        (DCMX.bit[5] & class.Denormal & !sign)
                        (DCMX.bit[6] & class.Denormal & sign)
   if match = 1 then
       VSR[32\times TX+T]. dword[i] \leftarrow 0xFFFF\_FFF
       VSR[32\times TX+T]. dword[i] \leftarrow 0x0000\_0000
end
```

```
Let XB be the sum 32×BX + B.
Let XT be the sum 32×TX + T.
Let DCMX be the value \mbox{dc} concatenated with \mbox{dm}
concatenated with dx.
```

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in word element i of VSR[XB].

If src matches one of the 7 possible data classes specified by DCMX (Data Class Mask), the contents of word element i of VSR[XT] are set to 0xFFFF_FFFF. Otherwise, the contents of word element i of VSR[XT] are set to 0x0000_0000.

DCMX bit Data Class

```
0
       NaN
1
       +Infinity
2
       -Infinity
       +Zero
3
4
       -Zero
5
       +Denormal
       -Denormal
```

Special Registers Altered:

None

VSR Data Layout for xvtstdcsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]
	Λ	32	64	96 127

VSX Vector Test Least-Significant Bit by Byte XX2-form

xvtlsbb BF,XB 60 BF В 475

if MSR.VSX=0 then VSX_Unavailable()

ALL_TRUE ← 1 $ALL_FALSE \leftarrow 1$ do i = 0 to 15 $ALL_TRUE \ \leftarrow \ ALL_TRUE \ \& \ (VSR[XB]. \ byte[i]. \ bit[7]=1)$ $ALL_FALSE \leftarrow ALL_FALSE \& (VSR[XB].byte[i].bit[7]=0)$

CR. field_WRITE(BF, ALL_TRUE, O, ALL_FALSE, O);

Set CR field BF to indicate if bit 7 of every byte element in VSR[XB] is equal to 1 (ALL_TRUE) or equal to 0 (ALL_FALSE).

Special Registers Altered

CR field BF

VSR Data Layout for xvtlsbb



Programming Note

This instruction following any Vector Compare provides the ability to direct the summary status of the Vector Compare to any CR field, not just CR field 6 when Rc=1.

VSX Vector Extract Exponent Double-Precision XX2-form

XT,XB xvxexpdp 60 Т 0 В 475

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
    src \leftarrow VSR[32 \times BX + B]. dword[i]
   VSR[32 \times TX + T]. dword[i] \leftarrow EXTZ64(src. bit[1:11])
end
```

Let XT be the sum $32 \times TX + T$. Let XB be the sum 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point value in doubleword element i of VSR[XB].

The value of the exponent field in src is placed into doubleword element i of VSR[XT] in unsigned integer format.

Special Registers Altered:

None

VSX Vector Extract Exponent Single-Precision XX2-form

xvxexpsp	χ	(T,XB			
60	Т	8	В	475	BXTX
0	6	11	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
    src \leftarrow VSR[32 \times BX + B]. word[i]
   VSR[32\times TX+T]. word[i] \leftarrow EXTZ32(src. bit[1:8])
```

Let XT be the sum 32×TX + T. Let XB be the sum 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in word element i of VSR[XB].

The value of the exponent field in src is placed into word element i of VSR[XT] in unsigned integer format.

Special Registers Altered:

None

VSR Data Layout for xvxexpdp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
i)	64 127

VSR Data Layout for xvxexpsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSX Vector Extract Significand Double-Precision XX2-form

xvxsigdp XT,XB 60 Т В 475

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
   src ← VSR[32×BX+B].dword[i]
   exponent \leftarrow EXTZ(src. bi t[1:11])
   fraction \leftarrow EXTZ64(src. bi t[12: 63])
   if (exponent != 0) & (exponent != 2047) then
      fraction ← fraction | 0x0010_0000_0000_0000
   VSR[32\times TX+T]. dword[i] \leftarrow fraction
```

Let XT be the sum 32×TX + T. Let XB be the sum 32×BX + B.

For each integer value i from 0 to 1, do the following. Let src be the double-precision floating-point value in doubleword element i of VSR[XB].

The significand of src is placed into doubleword element i of VSR[XT] in unsigned integer format. If src is a normal value, the implicit leading bit is set to 1.

Special Registers Altered:

None

VSX Vector Extract Significand Single-Precision XX2-form

xvxsigsp	>	(T,XB			
60	Т	9	В	475	BXTX
0	6	11	16	21	30 31

if MSR. VSX=0 then VSX_Unavailable()

```
do i = 0 to 3
    src \leftarrow VSR[32 \times BX + B]. word[i]
   exponent \leftarrow EXTZ(src. bi t[1:8])
    fraction \leftarrow EXTZ32(src. bi t[9: 31])
   if (exponent != 0) & (exponent != 255) then
       fraction \leftarrow fraction | 0x0080_0000
   VSR[32\times TX+T]. word[i] \leftarrow fraction
```

Let XT be the sum 32×TX + T. Let XB be the sum 32×BX + B.

For each integer value i from 0 to 3, do the following. Let src be the single-precision floating-point value in word element i of VSR[XB].

The significand of src is placed into word element i of VSR[XT] in unsigned integer format. If src is a normal value, the implicit leading bit is set to 1.

Special Registers Altered:

None

VSR Data Layout for xvxsigdp

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSR Data Layout for xvxsigsp

src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
Ţ	0	32	64	96	127

VSX Vector Blend Variable Byte 8RR:XX4-form

if MSR. VSX=0 then VSX_Unavailable()

 $\label{eq:doi:equation:constraint} \begin{array}{ll} \text{do } i = 0 \text{ to } 15 \\ & \text{if } VSR[32\times CX+C]. \text{ byte[i].bit[0]=0 then} \\ & VSR[32\times TX+T]. \text{ byte[i]} \leftarrow VSR[32^*AX+A]. \text{ byte[i]} \\ & \text{el se} \\ & VSR[32\times TX+T]. \text{ byte[i]} \leftarrow VSR[32^*BX+B]. \text{ byte[i]} \\ \end{array}$

Let XT be the value $32 \times TX + T$.

Let XA be the value 32×AX + A.

Let XB be the value 32×BX + B.

Let XC be the value $32 \times CX + C$.

For each integer value i from 0 to 15, do the following. If the contents of bit 0 of byte element i of VSR[XC] is equal to 0, the contents of byte element i of VSR[XA] are placed into byte element i of VSR[XT]. Otherwise, the contents of byte element i of VSR[XB] are placed into byte element i of VSR[XT].

Special Registers Altered:

None

VSX Vector Blend Variable Halfword 8RR:XX4-form

if MSR.VSX=0 then VSX_Unavailable()

do i = 0 to 7
if $VSR[32\times CX+C]$.hword[i].bit[0]=0 then $VSR[32\times TX+T]$.hword[i] $\leftarrow VSR[32\times AX+A]$.hword[i] else $VSR[32\times TX+T]$.hword[i] $\leftarrow VSR[32\times BX+B]$.hword[i] end

Let XT be the value 32×TX + T.

Let XA be the value $32 \times AX + A$.

Let XB be the value 32×BX + B.

Let XC be the value 32×CX + C.

For each integer value i from 0 to 7, do the following. If the contents of bit 0 of halfword element i of VSR[XC] is equal to 0, the contents of halfword element i of VSR[XA] are placed into halfword element i of VSR[XT]. Otherwise, the contents of halfword element i of VSR[XB] are placed into halfword element i of VSR[XT].

Special Registers Altered:

None

VSR Data Layout for xxblendvb

src1	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	. byte[7]	. byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src3	.byte[0]	. byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	. byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
tgt	.byte[0]	. byte[1]	.byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

VSR Data Layout for xxblendvh

src1	VSR[XA].hword[0]	VSR[XA].hword[1]	VSR[XA].hword[2]	VSR[XA].hword[3]	VSR[XA].hword[4]	VSR[XA].hword[5]	VSR[XA].hword[6]	VSR[XA].hword[7]
src2	VSR[XB].hword[0]	VSR[XB].hword[1]	VSR[XB].hword[2]	VSR[XB].hword[3]	VSR[XB].hword[4]	VSR[XB].hword[5]	VSR[XB].hword[6]	VSR[XB]. hword[7]
src3	VSR[XC].hword[0]	VSR[XC].hword[1]	VSR[XC].hword[2]	VSR[XC].hword[3]	VSR[XC].hword[4]	VSR[XC].hword[5]	VSR[XC].hword[6]	VSR[XC].hword[7]
tgt	VSR[XT].hword[0]	VSR[XT]. hword[1]	VSR[XT].hword[2]	VSR[XT].hword[3]	VSR[XT].hword[4]	VSR[XT].hword[5]	VSR[XT].hword[6]	VSR[XT].hword[7]
	0	16				80 80	96	112 127

VSX Vector Blend Variable Word 8RR:XX4-form

xxblendvw XT,XA,XB,XC Prefix: // /// 0 1 12 14 31 Suffix: 33 Т В С Α

if MSR. VSX=0 then VSX_Unavailable()

do i = 0 to 3 if $VSR[32\times CX+C]$. word[i]. bit[0]=0 then $VSR[32\times TX+T]. word[i] \leftarrow VSR[32\times AX+A]. word[i]$ $VSR[32\times TX+T]$. $word[i] \leftarrow VSR[32\times BX+B]$. word[i]end

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B. Let XC be the value $32 \times CX + C$.

For each integer value i from 0 to 3, do the following. If the contents of bit 0 of word element i of VSR[XC] is equal to 0, the contents of word element i of VSR[XA] are placed into word element i of VSR[XT]. Otherwise, the contents of word element i of VSR[XB] are placed into word element i of VSR[XT].

Special Registers Altered:

None

VSX Vector Blend Variable Doubleword 8RR:XX4-form

xxblendvd XT,XA,XB,XC

Prefix:

1	1	0	//	///	
0	6	8	12	14	31
0					

Suffix:

33	Т	Α	В	С	3	CXAXBXTX
0	6	11	16	21	26	28 29 30 31

if MSR. VSX=0 then VSX_Unavailable()

do i = 0 to 1 if VSR[32×CX+C]. dword[i]. bit[0]=0 then $VSR[32 \times TX + T]. dword[i] \leftarrow VSR[32 \times AX + A]. dword[i]$ $VSR[32\times TX+T]$. dword[i] $\leftarrow VSR[32\times BX+B]$. dword[i] end

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A.

Let XB be the value 32×BX + B. Let XC be the value 32×CX + C.

For each integer value i from 0 to 1, do the following. If the contents of bit 0 of doubleword element i of VSR[XC] is equal to 0, the contents of doubleword element i of VSR[XA] are placed into doubleword element i of VSR[XT]. Otherwise, the contents of doubleword element i of VSR[XB] are placed into doubleword element i of VSR[XT].

Special Registers Altered:

None

VSR Data Layout for xxblendvw

src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]	
src2	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	
src3	VSR[XC].word[0]	VSR[XC].word[1]	VSR[XC].word[2]	VSR[XC].word[3]	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSR Data Layout for xxblendvd

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XB].dword[0]	VSR[XB].dword[1]
src3	VSR[XC].dword[0]	VSR[XC].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
	0	64 127

VSX Vector Byte-Reverse Doubleword XX2-form

Special Registers Altered: None

xxbrd

XT,XB

60	Т	23	В	475	ВХТХ
0	6	11	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 1
   vsrc ← VSR[32×BX+B].dword[i]
   do j = 0 to 7
      VSR[32\times TX+T]. dword[i]. byte[j] \leftarrow vsrc. byte[7-j]
end
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 1, do the following.

The contents of byte 7 of doubleword element i of VSR[XB] are placed into byte 0 of doubleword element i of VSR[XT].

The contents of byte 6 of doubleword element i of VSR[XB] are placed into byte 1 of doubleword element i of VSR[XT].

The contents of byte 5 of doubleword element i of VSR[XB] are placed into byte 2 of doubleword element i of VSR[XT].

The contents of byte 4 of doubleword element i of VSR[XB] are placed into byte 3 of doubleword element i of VSR[XT].

The contents of byte 3 of doubleword element i of VSR[XB] are placed into byte 4 of doubleword element i of VSR[XT].

The contents of byte 2 of doubleword element i of VSR[XB] are placed into byte 5 of doubleword element i of VSR[XT].

The contents of byte 1 of doubleword element i of VSR[XB] are placed into byte 6 of doubleword element i of VSR[XT].

The contents of byte 0 of doubleword element i of VSR[XB] are placed into byte 7 of doubleword element i of VSR[XT].

VSR Data Layout for xxbrd

src	VSR[XB].dword[0]	VSR[XB].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
)	64 127

VSX Vector Byte-Reverse Halfword XX2-form

xxbrh XT,XB

60	Т	7	В	475		ΤX
0	6	11	16	21	30	31

if MSR.VSX=0 then VSX_Unavailable()

```
do i = 0 to 7
   vsrc ← VSR[32×BX+B].hword[i]
   do j = 0 to 1
       VSR[32 \times TX + T]. \ hword[i]. \ byte[j] \leftarrow vsrc. \ byte[1-j]
   end
end
```

Let XT be the value $32 \times TX + T$. Let XB be the value 32×BX + B.

For each integer value i from 0 to 7, do the following. The contents of byte 1 of halfword element i of VSR[XB] are placed into byte 0 of halfword element i of VSR[XT].

The contents of byte 0 of halfword element i of VSR[XB] are placed into byte 1 of halfword element i of VSR[XT].

Special Registers Altered:

None

VSR Data Layout for xxbrh



VSX Vector Byte-Reverse Quadword XX2-form

xxbrq XT,XB

60	60 T		В	475	ВХТХ
0	6	11	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

do i = 0 to 15
$$VSR[32\times TX+T].\;byte[i]\;\leftarrow\;VSR[32\times BX+B].\;byte[15-i]$$
 end

Let XT be the value $32 \times TX + T$.


Let XB be the value 32×BX + B.

For each integer value i from 0 to 15, do the following. The contents of byte sub-element 15-i of VSR[XB] are placed into byte sub-element i of VSR[XT].

Special Registers Altered:

None

VSR Data Layout for xxbrq



VSX Vector Byte-Reverse Word XX2-form

xxbrw XT.XB Т 60 15 В 475

if MSR. VSX=0 then VSX Unavailable()

```
do i = 0 to 3
   vsrc ← VSR[32×BX+B].word[i]
   do i = 0 to 3
       VSR[32\times TX+T]. word[i]. byte[j] \leftarrow vsrc. byte[3-j]
end
```

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

For each integer value i from 0 to 3, do the following. The contents of byte 3 of word element i of VSR[XB] are placed into byte 0 of word element i of VSR[XT].

The contents of byte 2 of word element i of VSR[XB] are placed into byte 1 of word element i of VSR[XT].

The contents of byte 1 of word element i of VSR[XB] are placed into byte 2 of word element i of VSR[XT].

The contents of byte 0 of word element i of VSR[XB] are placed into byte 3 of word element i of VSR[XT].

Special Registers Altered:

None

VSX Vector Evaluate 8RR:XX4-form

xxeval XT.XA.XB.XC.IMM Prefix: IMM // 12 Suffix:

В

С

if MSR. VSX=0 then VSX_Unavailable()

Т

34

 $src1 \leftarrow VSR[32xAX+A]$ $src2 \leftarrow VSR[32xBX+B]$ $src3 \leftarrow VSR[32xCX+C]$ result \leftarrow (~src1&~src2&~src3 & gword_bit_splat(IMM.bit[0]) | (~src1&~src2& src3 & qword_bit_splat(IMM.bit[1]) (~src1& src2&~src3 & qword_bit_splat(IMM.bit[2]) (~src1& src2& src3 & qword_bit_splat(IMM.bit[3]) (src1&~src2&~src3 & qword_bit_splat(IMM.bit[4]) (src1&~src2& src3 & qword_bit_splat(IMM.bit[5]) (src1& src2&~src3 & gword_bit_splat(IMM.bit[6]) (src1& src2& src3 & qword_bit_splat(IMM.bit[7]) $VSR[32xTX+T] \leftarrow result$

For each integer value i, 0 to 127, do the following. Let j be the value of the concatenation of the contents of bit i of VSR[XA], bit i of VSR[XB], bit i of VSR[XC].

The value of bit j of IMM is placed into bit i of VSR[XT].

See Table 145, "xxeval(A, B, C, IMM) Equivalent Functions," on page 977 for the equivalent function evaluated by this instruction for any given value of I MM.

Special Registers Altered:

None

VSR Data Layout for xxbrw

·9·			64	96	127
tat	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
src	VSR[XB].word[0]	VSR[XB].word[1]	VSR[XB].word[2]	VSR[XB].word[3]	

VSR Data Layout for xxeval VSR[XA] src1 src2 VSR[XB] VSR[XC] src3 VSR[XT] tgt 127

IMM	0b 000	0b 001	0b 010	0b 011	0b 100	0b 101	0b 110	0b 111
Ob00000	fal se	and (A, B, C)	nor(C, nand(B, A))	and(B, A)	nor(B, nand(A, C))	and(C, A)	and(A, xor(B, C))	and(A,or(B,C))
Ob00001	and(A, nor(B, C))	and(A, eqv(B, C))	and(A, not(C))	C?and(B, A): A	and(A, not(B))	B?and(A, C): A	and(A, nand(B, C))	A
Ob00010	nor(A, nand(B, C))	and(C, B)	and(B, xor(A, C))	and(B, or(A, C))	and(C, xor(B, A))	and(C, or(A, B))	A?xor(B, C): and(B, C)	major(A, B, C)
Ob00011	A?nor(B, C): and(B, C)	A?eqv(B, C): and(B, C)	A?not(C): and(B, C)	C?B: A	A?not(B): and(B, C)	B?C: A	xor(A, and(B, C))	or(A, and(B, C))
Ob00100	and(B, nor(A, C))	and(B, eqv(A, C))	and(B, not(C))	C?and(B, A): B	B?nor(A, C): and(A, C)	B?eqv(A, C): and(A, C)	B?not(C): and(A, C)	C?A: B
Ob00101	nor(C, eqv(B, A))	C?and(B, A): xor(B, A)	nor(C, nor(B, A))	C?and(B, A): or(B, A)	B?nor(A,C):A	B?eqv(A, C): A	B?not(C): A	C?A: or(B, A)
Ob00110	and(B, not(A))	A?and(B, C): B	and(B, nand(A, C))	В	B?not(A): and(A, C)	A?C: B	xor(B, and(A, C))	or(B, and(A, C))
0b00111	A?nor(B, C): B	A?eqv(B, C): B	A?not(C):B	C?B: or(B, A)	xor(B, A)	C?or(B, A): xor(B, A)	A?nand(B, C): B	or(B, A)
0b01000	and(C, nor(B, A))	and(C, eqv(B, A))	C?nor(B, A): and(B, A)	C?eqv(B, A): and(B, A)	and(C, not(B))	B?and(A, C): C	C?not(B): and(B, A)	B?A: C
0b01001	nor(B, eqv(A, C))	B?and(A, C): xor(A, C)	C?nor(B, A): A	B?A: xor(A, C)	nor(B, nor(A, C))	B?and(A, C): or(A, C)	C?not(B): A	B?A: or(A, C)
0b01010	and(C, not(A))	A?and(B, C): C	C?not(A): and(B, A)	A?B: C	and(C, nand(B, A))	C	xor(C, and(B, A))	or(C, and(B, A))
0b01011	A?nor(B, C): C	A?eqv(B, C): C	xor(C, A)	B?or(A, C): xor(A, C)	A?not(B): C	B?C: or (A, C)	A?nand(B, C): C	or(C, A)
0b01100	nor(A, eqv(B, C))	A?and(B, C): xor(B, C)	C?nor(B, A): B	A?B: xor(B, C)	B?nor(A, C): C	A?C: xor(B, C)	xor(C, B)	A?or(B, C): xor(
0b01101	A?nor(B, C): xor(B, C)	xor(A, B, C)	xor(C, or(B, A))	C?eqv(B, A): or(B, A)	xor(B, or(A, C))	B?eqv(A, C): or(A, C)	B?not(C):or(A, C)	or(A, xor(B, C))
0b01110	nor(A, nor(B, C))	A?and(B, C): or(B, C)	C?not(A):B	A?B: or(B, C)	B?not(A):C	A?C: or(B, C)	B?nand(A, C): C	or(C, B)
0b01111	xor(A, or(B, C))	A?eqv(B, C): or(B, C)	A?not(C):or(B,C)	or(B, xor(A, C))	A?not(B):or(B,C)	or(C, xor(B, A))	A?nand(B, C): or(B, C)	or(A, B, C)
0b10000	nor(A, B, C)	A?and(B, C): nor(B, C)	nor(C, xor(B, A))	A?B: nor (B, C)	nor(B, xor(A, C))	A?C: nor(B, C)	A?xor(B, C): nor(B, C)	eqv(A, or(B, C))
0b10001	nor(C, B)	B?and(A, C): not(C)	A?not(C):nor(B,C)	B?A: not (C)	A?not(B):nor(B,C)	C?A: not (B)	A?nand(B, C): nor(B, C)	or(A, nor(B, C))
0b10010	nor(A, xor(B, C))	B?C: nor(A, C)	B?xor(A, C): nor(A, C)	eqv(B, or(A, C))	C?xor(B, A): nor(B, A)	eqv(C, or(B, A))	eqv(A, B, C)	A?or(B,C):eqv
)b10011	A?nor(B, C): eqv(B, C)	eqv(C, B)	A?not(C):eqv(B, C)	B?or(A, C): not(C)	A?not(B):eqv(B,C)	C?or(B, A): not(B)	A?nand(B, C): eqv(B, C)	or(A, eqv(B, C))
0b10100	nor(C, A)	A?and(B, C): not(C)	B?not(C):nor(A, C)	A?B: not (C)	B?nor(A, C): eqv(A, C)	eqv(C, A)	A?xor(B,C):not(C)	A?or(B,C):not
0b10101	nor(C, and(B, A))	eqv(C, and(B, A))	not(C)	nand(C, nand(B, A))	A?not(B):not(C)	C?A: nand(B, A)	A?nand(B, C): not(C)	or(A, not(C))
)b10110	B?not(A):nor(A,C)	C?B: not (A)	B?nand(A, C): nor(A, C)	or(B, nor(A, C))	B?not(A): eqv(A, C)	C?or(B, A): not(A)	B?nand(A, C): eqv(A, C)	or(B, eqv(A, C))
Ob10111	B?not(A):not(C)	C?B: nand(B, A)	B?nand(A, C): not(C)	or(B, not(C))	C?xor(B, A): nand(B, A)	C?or(B, A): nand(B, A)	nand(C, eqv(B, A))	nand(C, nor(B, A
0b11000	nor(B, A)	A?and(B, C): not(B)	C?nor(B, A): eqv(B, A)	eqv(B, A)	C?not(B):nor(B, A)	A?C: not (B)	A?xor(B, C): not(B)	A?or(B,C):not
0b11001	nor(B, and(A, C))	eqv(B, and(A, C))	A?not(C):not(B)	B?A: nand(A, C)	not (B)	nand(B, nand(A, C))	A?nand(B, C): not(B)	or(A, not(B))
)b11010	C?not(A): nor(B, A)	B?C: not(A)	B?xor(A, C): not(A)	B?or(A, C): not(A)	C?nand(B, A): nor(B, A)	or(C, nor(B, A))	C?nand(B, A): eqv(B, A)	or(C, eqv(B, A))
)b11011	C?not(A): not(B)	B?C: nand(A, C)	B?xor(A, C): nand(A, C)	B?or(A, C): nand(A, C)	C?nand(B, A): not(B)	or(C, not(B))	nand(B, eqv(A, C))	nand(B, nor(A, C
)b11100	nor(A, and(B, C))	eqv(A, and(B, C))	B?not(C):not(A)	A?B: nand(B, C)	C?not(B): not(A)	A?C: nand(B, C)	A?xor(B, C): nand(B, C)	A?or(B, C): nano
)b11101	mi nor(A, B, C)	A?eqv(B, C): nand(B, C)	nand(C, or(B, A))	nand(C, xor(B, A))	nand(B, or(A, C))	nand(B, xor(A, C))	nand(C, B)	or(A, nand(B, C)
)b11110	not(A)	nand(A, nand(B, C))	B?nand(A, C): not(A)	or(B, not(A))	C?nand(B, A): not(A)	or(C, not(A))	nand(A, eqv(B, C))	nand(A, nor(B, C
Ob11111	nand(A, or(B, C))	nand(A, xor(B, C))	nand(C, A)	or(B, nand(A, C))	nand(B, A)	or(C, nand(B, A))	nand(A, B, C)	true

VSX Vector Extract Unsigned Word XX2-form

xxextractuw XT,XB,UIM

60	Т	/	UIM	В	165	BX T.	
0	6		12	16	21	30	31

if MSR. VSX=0 then VSX_Unavailable()

src ← VSR[32×BX+B].byte[UIM:UIM+3]

 $VSR[32\times TX+T]$. dword[0] \leftarrow EXTZ64(src) $VSR[32 \times TX + T]. dword[1] \leftarrow 0x0000_0000_0000_0000$

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

The contents of byte elements UIM: UIM+3 of VSR[XB] are placed into word element 1 of VSR[XT]. The contents of the remaining word elements of VSR[XT] are set to 0.

If the value of UIM is greater than 12, the results are undefined.

VSX Vector Insert Word XX2-form

xxinsertw XT.XB.UIM

60	T	/	UIM	В	181	вхтх
0	6	11	12	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T]$. byte[UI M: UI M+3] $\leftarrow VSR[32\times BX+B]$. bi t[32: 63]

Let XT be the value 32×TX + T. Let XB be the value 32×BX + B.

The contents of word element 1 of VSR[XB] are placed into byte elements UIM: UIM+3 of VSR[XT]. The contents of the remaining byte elements of VSR[XT] are not

If the value of UIM is greater than 12, the results are undefined.


Special Registers Altered:

None

Special Registers Altered:

None

VSR Data Layout for xxextractuw



VSR Data Layout for xxinsertw

src	unused			VSR[XB].word[1]			unused				unused					
tgt	. byte[0]	-	. byte[2]		-	. byte[5]	-	. byte[7]	. byte[8]	-	. byte[10]	. byte[11]	. byte[12]	. byte[13]	_	. byte[15]

VSX Vector Generate PCV from Byte Mask X-form

XT, VRB, IMM xxgenpcvbm т IMM **VRR** 916 60 if MSR. VSX=0 then VSX Unavailable() if IMM=0b00000 then do // Big-Endian expansion j ← 0 do i = 0 to 15 if VSR[VRB+32].byte[i].bit[0]=1 then do VSR[XT].byte[i] ← j j ← j + 1 end el se $VSR[XT].byte[i] \leftarrow i + 0x10$ end end else if IMM=0b00001 then do // Big-Endian compression j ← 0 do i = 0 to 15 if VSR[VRB+32].byte[i].bit[0]=1 then do VSR[XT].byte[j] = ij = j + 1end end do i = j to 15 VSR[XT].byte[i] = 0xUU end else if IMM=0b00010 then do // Little-Endian expansion j ← 0; do i = 0 to 15 if VSR[VRB+32]. byte[15-i]. bit[0]=1 then do VSR[XT]. byte[15-i] \leftarrow j j ← j + 1 end el se VSR[XT]. byte[15-i] \leftarrow i + 0x10 end else if IMM=0b00011 then do // Little-Endian compression j ← 0 do i = 0 to 15 if VSR[VRB+32].byte[15-i].bit[0]=1 then do $VSR[XT].byte[15-j] \leftarrow i$ j ← j + 1 end end do i = j to 15 VSR[XT].byte[15-i] ← 0xUU end

end

Let XT be the value 32×TX + T.

If IMM=0b00000, let pcv be the permute control vector required to enable a left-indexed permute (*vperm* or *xxperm*) to implement an expansion of the leftmost byte elements of a source vector into the byte elements of a result vector specified by the byte-element mask in VSR[VRB+32].

If IMM=0b00001, let pcv be the permute control vector required to enable a left-indexed permute (*vperm* or *xxperm*) to implement a compression of the sparse byte elements in a source vector specified by the byte-element mask in VSR[VRB+32] into the leftmost byte elements of a result vector.

If IMM=0b00010, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement an expansion of the rightmost byte elements of a source vector into the byte elements of a result vector specified by the byte-element mask in VSR[VRB+32].

If IMM=0b00011, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement a compression of the sparse byte elements in a source vector specified by the byte-element mask in VSR[VRB+32] into the rightmost byte elements of a result vector.

pcv is placed into VSR[XT].

Unused values of IMM are reserved.

Special Registers Altered:

None

Programming Note

The following is an example of how a Load VSX Vector and Expand Byte, when using Big-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask Byte.

```
xxgenpcvbm vPCV, vMASK, 0b00000
                                       // generates the required permute control vector for Big-Endian expansion
           vN, vMASK, 0b1
                                       // calculates N, number of true byte-mask elements
vcntmbb
l xvl
           vLD, EA, rN
                                       // Loads N bytes
// Option 1: expand & merge
           vT, vLD, vT, vPCV
                                       // perform the expansion,
xxperm
                                       // specifying vT as 2nd source operand causes expanded Load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
         vT, vLD, vZERO, vPCV
                                       // perform the expansion,
xxperm
                                       // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a Load VSX Vector Expand Byte, when using Little-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask Byte.

```
xxgenpcvbm vPCV, vMASK, 0b00010
                                        // generates the required permute control vector for Big-Endian expansion
ventmbb
           vN, vMASK, 0b1
                                        // calculates N, number of true byte-mask elements
LxvI
           vLD. EA. rN
                                       // Loads N bytes
// Option 1: expand & merge
           vT, vLD, vT, vPCV
                                       // perform the expansion,
                                        // specifying vT as 2nd source operand causes expanded load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
           vT, vLD, vZERO, vPCV
                                       // perform the expansion,
xxpermr
                                        // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```


The following is an example of how a VSX Vector Compress Byte and Store, when using Big-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask Byte.

```
xxgenpcvbm vPCV, vMASK, 0b00001 // generates the required permute control vector for Big-Endian compression vcntmbb vN, vMASK, 0b1 // calculates N, number of true byte-mask elements xxperm vSD, vS, vS, vPCV // perform the compression vSD, rEA, rN // store N bytes
```

The following is an example of how a VSX Vector Byte Compress and Store, when using Little-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask.

```
xxgenpcvbm vPCV, vMASK, 0b00011  // generates the required permute control vector for Big-Endian compression vcntmbb vN, vMASK, 0b1  // calculates N, number of true byte-mask elements xxpermr vSD, vS, vS, vPCV  // perform the compression vSD, rEA, rN  // store N bytes
```

VSR Data Layout for xxgenpcvbm



VSX Vector Generate PCV from Halfword Mask X-form

xxgenpcvhm XT,VRB,IMM

```
60 T IMM VRB 917 TX
0 6 11 16 21 31
```

```
if MSR. VSX=0 then VSX Unavailable()
if IMM=0b00000 then do // Big-Endian expansion
    j ← 0
    do i = 0 to 7
        if VSR[VRB+32].hword[i].bit[0]=1 then do
            VSR[XT]. hword[i]. byte[0] \leftarrow 2 \times j + 0 \times 00
            VSR[XT]. hword[i]. byte[1] \leftarrow 2 \times j + 0 \times 01
           j ← j + 1
        end
        el se do
            VSR[XT]. hword[i]. byte[0] \leftarrow 2 \times i + 0 \times 10
            VSR[XT]. hword[i]. byte[1] \leftarrow 2 \times i + 0 \times 11
        end
    end
end
else if IMM=0b00001 then do // Big-Endian compression
    j ← 0
    do i = 0 to 7
        if VSR[VRB+32].hword[i].bit[0]=1 then do
            VSR[XT]. hword[j]. byte[0] \leftarrow 2 \times i + 0 \times 00
            VSR[XT]. hword[j]. byte[1] \leftarrow 2 \times i + 0 \times 01
           j \leftarrow j + 1
        end
    end
    do i = j to 7
        VSR[XT].\,hword[i\,]\,\leftarrow\,0xUUUU
else if IMM=0b00010 then do // Little-Endian expansion
   j ← 0
    do i = 0 to 7
        if VSR[VRB+32]. hword[7-i]. bit[0]=1 then do
            VSR[XT]. hword[7-i]. byte[1] \leftarrow 2 \times j + 0 \times 00
            VSR[XT]. hword[7-i]. byte[0] \leftarrow 2 \times j + 0 \times 01
           j ← j + 1
        end
            VSR[XT]. hword[7-i]. byte[1] \leftarrow 2 \times i + 0 \times 10
            VSR[XT].\ hword[7-i\ ].\ byte[0]\ \leftarrow\ 2\times i\ +\ 0x11
        end
```

end

end

```
else if IMM=0b00011 then do // Little-Endian compression j \leftarrow 0 do i=0 to 7 if VSR[VRB+32]. hword[7-i]. bit[0]=1 then do VSR[XT]. hword[7-j]. byte[1] \leftarrow 2 \times i + 0 \times 00 VSR[XT]. hword[7-j]. byte[0] \leftarrow 2 \times i + 0 \times 01 j \leftarrow j + 1 end end do i=j to 7 VSR[XT]. hword[7-i] \leftarrow 0 \times 0 \times 0 0 voluble end end
```

Let XT be the value 32×TX + T.

If IMM=0b00000, let pcv be the permute control vector required to enable a left-indexed permute (*vperm* or *xxperm*) to implement an expansion of the leftmost halfword elements of a source vector into the halfword elements of a result vector specified by the halfword-element mask in VSR[VRB+32].

If IMM=0b00001, let pcv be the permute control vector required to enable a left-indexed permute (*vperm* or *xxperm*) to implement a compression of the sparse halfword elements in a source vector specified by the halfword-element mask in VSR[VRB+32] into the leftmost halfword elements of a result vector.

If IMM=0b00010, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement an expansion of the rightmost halfword elements of a source vector into the halfword elements of a result vector specified by the halfword-element mask in VSR[VRB+32].

If IMM=0b00011, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement a compression of the sparse halfword elements in a source vector specified by the halfword-element mask in VSR[VRB+32] into the rightmost halfword elements of a result vector.

pcv is placed into VSR[XT].

Unused values of IMM are reserved.

Special Registers Altered:

None

Programming Note

The following is an example of how a *Load VSX Vector Expand Halfword*, when using Big-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Halfword*.

```
xxgenpcvhm vPCV, vMASK, 0b00000
                                       // generates the required permute control vector for Big-Endian expansion
           rN, vMASK, Ob1
vcntmbh
                                       // calculates N, number of true halfword-mask elements, adjusted to # of bytes
l xvl
           vLD, EA, rN
                                       // Loads 2×N bytes
// Option 1: expand & merge
           vT, vLD, vT, vPCV
                                       // perform the expansion,
xxperm
                                       // specifying vT as 2nd source operand causes expanded Load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
           vT, vLD, vZERO, vPCV
                                       // perform the expansion,
xxperm
                                       // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a *Load VSX Vector Expand Halfword*, when using Little-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Halfword*.

```
xxgenpcvhm vPCV, vMASK, 0b00010
                                        // generates the required permute control vector for Little-Endian expansion
ventmbh
           rN, vMASK, Ob1
                                        // calculates N, number of true halfword-mask elements, adjusted to # of bytes
LxvI
            vLD, EA, rN
                                       // loads 2×N bytes
// Option 1: expand & merge
           vT, vLD, vT, vPCV
                                       // perform the expansion,
                                        // specifying vT as 2nd source operand causes expanded load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
           vT, vLD, vZERO, vPCV
                                       // perform the expansion,
xxpermr
                                        // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a *Store VSX Vector Compress Halfword*, when using Big-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Halfword*.

```
xxgenpcvhm vPCV, vMASK, 0b00001 // generates the required permute control vector for Big-Endian compression vcntmbh rN, vMASK, 0b1 // calculates N, number of true halfword-mask elements, adjusted to # of bytes xxperm vSD, vS, vS, vPCV // perform the compression vSD, rEA, rN // store 2×N bytes
```

The following is an example of how a *Store VSX Vector Compress Halfword*, when using Little-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Halfword*.

```
xxgenpcvhm vPCV, vMASK, 0b00011  // generates the required permute control vector for Little-Endian compression vcntmbh rN, vMASK, 0b1  // calculates N, number of true halfword-mask elements, adjusted to # of bytes xxpermr vSD, vS, vS, vPCV  // perform the compression stxvl vSD, rEA, rN  // store 2×N bytes
```

VSR Data Layout for xxgenpcvhm

```
        src
        VSR[VRB+32]. hword[0]
        VSR[VRB+32]. hword[1]
        VSR[VRB+32]. hword[2]
        VSR[VRB+32]. hword[3]
        VSR[VRB+32]. hword[4]
        VSR[VRB+32]. hword[5]
        VSR[VRB+32]. hword[6]
        VSR[VRB+32]. hword[7]

        tgt
        VSR[XT]. hword[0]
        VSR[XT]. hword[1]
        VSR[XT]. hword[2]
        VSR[XT]. hword[3]
        VSR[XT]. hword[4]
        VSR[XT]. hword[5]
        VSR[XT]. hword[6]
        VSR[XT]. hword[7]

        0
        16
        32
        48
        64
        80
        96
        112
        127
```

VSX Vector Generate PCV from Word Mask X-form

xxgenpcvwm XT,VRB,IMM

```
60 T IMM VRB 948 TX 16 21 31
```

```
if MSR.VSX=0 then VSX_Unavailable()
if IMM=0b00000 then do // Big-Endian expansion
    j ← 0
    do i = 0 to 3
        if VSR[VRB+32]. word[i].bit[0]=1 then do
            VSR[XT].word[i].byte[0] \leftarrow 4xj + 0x00
            VSR[XT].word[i].byte[1] \leftarrow 4xj + 0x01
            VSR[XT]. word[i]. byte[2] \leftarrow 4 \times i + 0 \times 02
            VSR[XT]. word[i]. byte[3] \leftarrow 4 \times j + 0 \times 03
           j = j + 1
        end
        el se do
            VSR[XT]. word[i]. byte[0] \leftarrow 4 \times i + 0 \times 10
            VSR[XT]. word[i]. byte[1] \leftarrow 4 \times i + 0 \times 11
            VSR[XT].word[i].byte[2] \leftarrow 4xi + 0x12
            VSR[XT].\,word[i\,].\,byte[3]\,\leftarrow\,4\times i\,\,+\,\,0x13
    end
end
else if IMM=0b00001 then do // Big-Endian compression
    j ← 0
    do i = 0 to 3
        if VSR[VRB+32]. word[i]. bit[0]=1 then do
            VSR[XT].word[j].byte[0] \leftarrow 4xi + 0x00
            VSR[XT]. word[j]. byte[1] \leftarrow 4 \times i + 0 \times 01
            VSR[XT].word[j].byte[2] \leftarrow 4xi + 0x02
            VSR[XT].word[j].byte[3] \leftarrow 4xi + 0x03
            j \leftarrow j + 1
        end
    end
    do i = j to 3
        VSR[XT].word[i] ← 0xUUUU_UUUU
    end
end
else if IMM=0b00010 then do // Little-Endian expansion
    j ← 0
    do i = 0 to 3
        if VSR[VRB+32]. word[3-i]. bit[0]=1 then do
            VSR[XT]. word[3-i]. byte[3] \leftarrow 4 \times i + 0 \times 00
            VSR[XT]. word[3-i]. byte[2] \leftarrow 4 \times j + 0 \times 01
            VSR[XT]. word[3-i]. byte[1] \leftarrow 4 \times j + 0 \times 02
            VSR[XT]. word[3-i]. byte[0] \leftarrow 4 \times j + 0x03
           j \leftarrow j + 1
        end
        el se do
            VSR[XT]. word[3-i]. byte[3] \leftarrow 4 \times i + 0 \times 10
            VSR[XT].word[3-i].byte[2] \leftarrow 4\times i + 0x11
            VSR[XT]. word[3-i]. byte[1] \leftarrow 4 \times i + 0 \times 12
            VSR[XT].word[3-i].byte[0] \leftarrow 4xi + 0x13
        end
    end
end
```

```
else if IMM=0b00011 then do // Little-Endian compression j \leftarrow 0 do i = 0 to 3 if VSR[VRB+32].word[3-i].bit[0]=1 then do VSR[XT].word[3-j].byte[3] \leftarrow 4 \times i + 0 \times 00 VSR[XT].word[3-j].byte[2] \leftarrow 4 \times i + 0 \times 01 VSR[XT].word[3-j].byte[1] \leftarrow 4 \times i + 0 \times 02 VSR[XT].word[3-j].byte[0] \leftarrow 4 \times i + 0 \times 03 j \leftarrow j + 1 end end do i = j to 3 VSR[XT].word[3-i] \leftarrow 0 \times 0 \times 0 \times 0 UUUU_UUUU end end end
```

Let XT be the value 32×TX + T.

If IMM=0b00000, let pcv be the permute control vector required to enable a left-indexed permute (*vperm* or *xxperm*) to implement an expansion of the leftmost word elements of a source vector into the word elements of a result vector specified by the word-element mask in VSR[VRB+32].

If IMM=0b00001, let pcv be the permute control vector required to enable a left-indexed permute (*vperm* or *xxperm*) to implement a compression of the sparse word elements in a source vector specified by the word-element mask in VSR[VRB+32] into the leftmost word elements of a result vector.

If IMM=0b00010, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement an expansion of the rightmost word elements of a source vector into the word elements of a result vector specified by the word-element mask in VSR[VRB+32].

If IMM=0b00011, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement a compression of the sparse word elements in a source vector specified by the word-element mask in VSR[VRB+32] into the rightmost word elements of a result vector.

pcv is placed into VSR[XT].

Unused values of IMM are reserved.

Special Registers Altered:

None

Programming Note

The following is an example of how a Load VSX Vector Expand Word, when using Big-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask Word.

```
xxgenpcvwm vPCV, vMASK, 0b00000
                                       // generates the required permute control vector for Big-Endian expansion
           rN, vMASK, Ob1
                                       // calculates N, number of true word-mask elements, adjusted to # of bytes
vcntmbw
LxvI
           vLD, EA, rN
                                       // loads 4×N bytes
// Option 1: expand & merge
           vT, vLD, vT, vPCV
                                       // perform the expansion.
xxperm
                                       // specifying vT as 2nd source operand causes expanded load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
         vT, vLD, vZERO, vPCV
                                       // perform the expansion,
xxperm
                                       // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a *Load VSX Vector Expand Word*, when using Little-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Word*.

```
xxgenpcvwm vPCV, vMASK, 0b00010
                                       // generates the required permute control vector for Little-Endian expansion
ventmbw
           rN, vMASK, Ob1
                                       // calculates N, number of true word-mask elements, adjusted to # of bytes
LxvI
           vLD. EA. rN
                                       // loads 4×N bytes
// Option 1: expand & merge
xxpermr
           vT, vLD, vT, vPCV
                                       // perform the expansion,
                                       // specifying vT as 2nd source operand causes expanded Load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
         vT, vLD, vZERO, vPCV
                                       // perform the expansion,
xxpermr
                                       // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a *Store VSX Vector Compress Word*, when using Big-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Word*.

```
xxgenpcvvm vPCV, vMASK, 0b00001 // generates the required permute control vector for Big-Endian compression vcntmbw rN, vMASK, 0b1 // calculates N, number of true word-mask elements, adjusted to # of bytes xxperm vSD, vS, vS, vPCV // perform the compression vSD, rEA, rN // store 4×N bytes
```

The following is an example of how a *Store VSX Vector Compress Word*, when using Little-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Word*.

```
xxgenpcvwm vPCV, vMASK, 0b00011 // generates the required permute control vector for Little-Endian compression vcntmbw rN, vMASK, 0b1 // calculates N, number of true word-mask elements, adjusted to # of bytes xxpermr vSD, vS, vS, vPCV // perform the compression vSD, rEA, rN // store 4×N bytes
```

VSR Data Layout for xxgenpcvwm

src	VSR[VRB+32].word[0]	VSR[VRB+32].word[1]	VSR[VRB+32].word[2]	VSR[VRB+32].word[3]]
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
1	0	32	64	96	127

VSX Vector Generate PCV from Doubleword Mask X-form

XT, VRB, IMM xxgenpcvdm

```
т
                 IMM
                         VRR
                                      949
60
```

```
if MSR. VSX=0 then VSX Unavailable()
if IMM=0b00000 then do // Big-Endian expansion
    j ← 0
    do i = 0 to 1
         if VSR[VRB+32].dword[i].bit[0]=1 then do
             VSR[XT].dword[i].byte[0] \leftarrow 8xj + 0x00
             VSR[XT]. dword[i]. byte[1] \leftarrow 8 \times j + 0 \times 01
             VSR[XT]. dword[i]. byte[2] \leftarrow 8 \times j + 0 \times 02
             VSR[XT]. dword[i]. byte[3] \leftarrow 8 \times i + 0 \times 03
             VSR[XT]. dword[i]. byte[4] \leftarrow 8 \times i + 0 \times 04
             VSR[XT]. dword[i]. byte[5] \leftarrow 8xj + 0x05
             VSR[XT]. dword[i]. byte[6] \leftarrow 8xj + 0x06
             VSR[XT]. dword[i]. byte[7] \leftarrow 8 \times j + 0 \times 07
             j \leftarrow j + 1
         end
         el se do
             VSR[XT]. dword[i]. byte[0] \leftarrow 8 \times i + 0 \times 10
             VSR[XT]. dword[i]. byte[1] \leftarrow 8 \times i + 0 \times 11
             VSR[XT]. dword[i]. byte[2] \leftarrow 8 \times i + 0 \times 12
             VSR[XT]. dword[i]. byte[3] \leftarrow 8 \times i + 0 \times 13
             VSR[XT]. dword[i]. byte[4] \leftarrow 8 \times i + 0 \times 14
             VSR[XT]. dword[i]. byte[5] \leftarrow 8 \times i + 0 \times 15
             VSR[XT]. dword[i]. byte[6] \leftarrow 8 \times i + 0 \times 16
             VSR[XT]. dword[i]. byte[7] \leftarrow 8 \times i + 0 \times 17
         end
    end
 end
else if IMM=0b00001 then do // Big-Endian compression
    j ← 0
    do i = 0 to 1
        if VSR[VRB+32]. dword[i]. bit[0]=1 then do
             VSR[XT].dword[j].byte[0] \leftarrow 8 \times i + 0 \times 00
             VSR[XT]. dword[j]. byte[1] \leftarrow 8 \times i + 0 \times 01
             VSR[XT]. dword[j]. byte[2] \leftarrow 8 \times i + 0 \times 02
             VSR[XT]. dword[j]. byte[3] \leftarrow 8 \times i + 0 \times 03
             VSR[XT].\,dword[j\,].\,byte[4]\,\leftarrow\,8\times i\,\,+\,\,0x04
             VSR[XT].\,dword[j\,].\,byte[5]\,\leftarrow\,8\times i\,\,+\,0x05
             VSR[XT].dword[j].byte[6] \leftarrow 8 \times i + 0 \times 06
             VSR[XT]. dword[j]. byte[7] \leftarrow 8 \times i + 0 \times 07
            j ← j + 1
        end
    end
    do i = j to 1
         VSR[XT]. dword[i] \leftarrow 0xUUUU_UUUU_UUUU_UUUU
    end
 end
```

```
else if IMM=0b00010 then do // Little-Endian expansion
   i ← 0
    do i = 0 to 1
        if VSR[VRB+32]. dword[1-i]. bit[0]=1 then do
            VSR[XT]. dword[1-i]. byte[7] \leftarrow 8 \times j + 0 \times 000
             VSR[XT]. dword[1-i]. byte[6] \leftarrow 8 \times i + 0 \times 01
             VSR[XT]. dword[1-i]. byte[5] \leftarrow 8 \times i + 0 \times 02
             VSR[XT]. dword[1-i]. byte[4] \leftarrow 8 \times j + 0 \times 03
             VSR[XT]. dword[1-i]. byte[3] \leftarrow 8xj + 0x04
             VSR[XT]. dword[1-i]. byte[2] \leftarrow 8 \times j + 0 \times 05
             VSR[XT]. dword[1-i]. byte[1] \leftarrow 8 \times j + 0 \times 06
             VSR[XT]. dword[1-i]. byte[0] \leftarrow 8 \times i + 0 \times 07
            j \leftarrow j + 1
        end
        el se do
             VSR[XT]. dword[1-i]. byte[7] \leftarrow 8 \times i + 0 \times 10
             VSR[XT]. dword[1-i]. byte[6] \leftarrow 8 \times i + 0 \times 11
            VSR[XT]. dword[1-i]. byte[5] \leftarrow 8 \times i + 0 \times 12
            VSR[XT]. dword[1-i]. byte[4] \leftarrow 8 \times i + 0 \times 13
             VSR[XT]. dword[1-i]. byte[3] \leftarrow 8 \times i + 0 \times 14
             VSR[XT]. dword[1-i]. byte[2] \leftarrow 8 \times i + 0 \times 15
            VSR[XT]. dword[1-i]. byte[1] \leftarrow 8 \times i + 0 \times 16
            VSR[XT]. dword[1-i]. byte[0] \leftarrow 8 \times i + 0 \times 17
        end
   end
end
else if IMM=0b00011 then do // Little-Endian compression
   j ← 0
    do i = 0 to 1
        if VSR[VRB+32]. dword[1-i]. bit[0]=1 then do
             VSR[XT]. dword[1-j]. byte[7] \leftarrow 8 \times i + 0 \times 00
             VSR[XT]. dword[1-j]. byte[6] \leftarrow 8×i + 0x01
             VSR[XT]. dword[1-j]. byte[5] \leftarrow 8 \times i + 0 \times 02
             VSR[XT]. dword[1-i]. byte[4] \leftarrow 8 \times i + 0 \times 03
             VSR[XT]. dword[1-j]. byte[3] \leftarrow 8 \times i + 0 \times 04
             VSR[XT]. dword[1-j]. byte[2] \leftarrow 8×i + 0x05
            VSR[XT]. dword[1-j]. byte[1] \leftarrow 8 \times i + 0 \times 06
            VSR[XT]. dword[1-j]. byte[0] \leftarrow 8 \times i + 0 \times 07
            j \leftarrow j + 1
        end
    end
   do i = j to 1
             VSR[XT].dword[1-i] ← 0xUUUU UUUU UUUU UUUU
    end
end
```

Let XT be the value 32×TX + T.

If IMM=0b00000, let pcv be the permute control vector required to enable a left-indexed permute (vperm or xxperm) to implement an expansion of the leftmost doubleword elements of a source vector into the doubleword elements of a result vector specified by the doubleword-element mask in VSR[VRB+32].

If IMM=0b00001, let pcv be the the permute control vector required to enable a left-indexed permute (vperm or xxperm) to implement a compression of the sparse doubleword elements in a source vector specified by the doubleword-element mask in VSR[VRB+32] into the leftmost doubleword elements of a result vector.

If IMM=0b00010, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement an expansion of the rightmost doubleword elements of a source vector into the doubleword elements of a result vector specified by the doubleword-element mask in VSR[VRB+32].

If IMM=0b00011, let pcv be the permute control vector required to enable a right-indexed permute (*vpermr* or *xxpermr*) to implement a compression of the sparse doubleword elements in a source vector specified by the doubleword-element mask in VSR[VRB+32] into the rightmost doubleword elements of a result vector.

pcv is placed into VSR[XT].

Special Registers Altered:

None

Programming Note —

The following is an example of how a Load VSX Vector Expand Doubleword, when using Big-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask Doubleword.

```
xxgenpcvdm vPCV, vMASK, 0b00000
                                      // generates the required permute control vector for Big-Endian expansion
         rN, vMASK, Ob1
vcntmbd
                                       // calculates N, number of true doubleword-mask elements, adjusted to # of bytes
LvvI
           vLD, EA, rN
                                       // Loads 8×N bytes
// Option 1: expand & merge
           vT, vLD, vT, vPCV
                                      // perform the expansion,
xxperm
                                       // specifying vT as 2nd source operand causes expanded load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
         vT, vLD, vZERO, vPCV
                                       // perform the expansion,
                                       // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a Load VSX Vector Expand Doubleword, when using Little-Endian byte-ordering, can be emulated using VSX Vector Generate PCV from Mask Doubleword.

```
xxgenpcvdm vPCV, vMASK, 0b00010
                                       // generates the required permute control vector for Little-Endian expansion
           rN, vMASK, Ob1
                                       // calculates N, number of true doubleword-mask elements, adjusted to # of bytes
ventmbd
           vLD, EA, rN
                                       // loads 8×N bytes
LxvI
// Option 1: expand & merge
xxpermr
         vT, vLD, vT, vPCV
                                       // perform the expansion,
                                       // specifying vT as 2nd source operand causes expanded load data to be
                                       // merged into VSR[vT]
// Option 2: expand & zero
xxpermr
         vT, vLD, vZERO, vPCV
                                       // perform the expansion,
                                       // specifying vZERO (vector of Os) as 2nd source operand causes expanded
                                       // load data to be placed into VSR[vT] with other elements set to 0
```

The following is an example of how a *Store VSX Vector Compress Doubleword*, when using Big-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Doubleword*.

```
xxgenpcvdm vPCV, vMASK, 0b00001 // generates the required permute control vector for Big-Endian compression vcntmbd rN, vMASK, 0b1 // calculates N, number of true doubleword-mask elements, adjusted to # of bytes xxperm vSD, vS, vS, vPCV // perform the compression stxvl vSD, rEA, rN // store 8×N bytes
```

The following is an example of how a *Store VSX Vector Compress Doubleword*, when using Little-Endian byte-ordering, can be emulated using *VSX Vector Generate PCV from Mask Doubleword*.

```
xxgenpcvdm vPCV, vMASK, 0b00011  // generates the required permute control vector for Little-Endian compression
vcntmbd rN, vMASK, 0b1  // calculates N, number of true doubleword-mask elements, adjusted to # of bytes
xxpermr vSD, vS, vS, vPCV  // perform the compression
stxvl vSD, rEA, rN  // store 8×N bytes
```

Data Layo	ut for xxgenpcvdm	
src	VSR[VRB+32].dword[0]	VSR[VRB+32].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT]. dword[1]
0		64

VSX Vector Logical AND XX3-form

xxland XT,XA,XB Т В 130 60 Α

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[32 \times TX + T] \leftarrow VSR[32 \times AX + A] \& VSR[32 \times BX + B]$


Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

The contents of VSR[XA] are ANDed with the contents of VSR[XB] and the result is placed into VSR[XT].

Special Registers Altered

None

VSX Vector Logical AND with Complement XX3-form



if MSR.VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T] \leftarrow VSR[32\times AX+A] \& \sim VSR[32\times BX+B]$

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.


The contents of VSR[XA] are ANDed with the complement of the contents of VSR[XB] and the result is placed into VSR[XT].

Special Registers Altered

None

VSR Data Layout for xxland src1 VSR[XA] VSR[XB] src2 tgt VSR[XT] 127

VSR Data Layout for xxlandc



VSX Vector Logical Equivalence XX3-form

xxleqv XT,XA,XB Τ В 186 60 Α

if MSR.VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T] \leftarrow VSR[32\times AX+A] \equiv VSR[32\times BX+B]$

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

The contents of VSR[XA] are exclusive-ORed with the contents of VSR[XB] and the complemented result is placed into VSR[XT].

Special Registers Altered:

None

VSX Vector Logical NAND XX3-form

xxinana	,	XI,XA,XB			
60	Т	Α	В	178	AXBXTX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T] \leftarrow \neg (VSR[32\times AX+A] \& VSR[32\times BX+B])$


Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

The contents of VSR[XA] are ANDed with the contents of VSR[XB] and the complemented result is placed into VSR[XT].


Special Registers Altered:

None

VSR Data Layout for xxleqv



VSR Data Layout for xxlnand



VSX Vector Logical OR with Complement XX3-form

xxlorc XT,XA,XB 60 Τ Α В 170

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[32 \times TX + T] \;\leftarrow\; VSR[32 \times AX + A] \;\;|\;\; \neg VSR[32 \times BX + B]$

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

The contents of VSR[XA] are ORed with the complement of the contents of VSR[XB] and the result is placed into VSR[XT].

Special Registers Altered:

None

VSX Vector Logical NOR XX3-form

xxlnor XT,XA,XB Τ В 162 60 Α

if MSR.VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T] \leftarrow \sim (VSR[32\times AX+A] \mid VSR[32\times BX+B])$

Let XT be the value $32 \times TX + T$.

Let XA be the value $32 \times AX + A$.

Let XB be the value 32×BX + B.


The contents of VSR[XA] are ORed with the contents of VSR[XB] and the complemented result is placed into VSR[XT].

Special Registers Altered

None

VSR Dat	a Layout for xxlorc
src1	VSR[XA]
src2	VSR[XB]
tgt	VSR[XT]

VSR Data Layout for xxInor



September 14, 2021 Power ISA™ Version 3.1B

vylvar

VSX Vector Logical OR XX3-form

xxlor XT,XA,XB Τ В 146 60 Α

if MSR.VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T] \leftarrow VSR[32\times AX+A] \mid VSR[32\times BX+B]$

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

The contents of VSR[XA] are ORed with the contents of VSR[XB] and the result is placed into VSR[XT].

Special Registers Altered

None

VSX Vector Logical XOR XX3-form

VT VA VD

XXIXUI	^	(1,ΛA,ΛD			
60	Т	А	В	154	AXBXTX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[32 \times TX + T] \leftarrow VSR[32 \times AX + A] \oplus VSR[32 \times BX + B]$


Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.


The contents of VSR[XA] are exclusive-ORed with the contents of VSR[XB] and the result is placed into VSR[XT].

Special Registers Altered

None

src1	VSR[XA]	
src2	VSR[XB]	
tgt	VSR[XT]	





VSX Vector Merge High Word XX3-form

XT.XA.XB

3		, ,			
60	Т	А	В	18	AX BX TX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

xxmrahw

 $VSR[32\times TX+T]. word[0] \leftarrow VSR[32\times AX+A]. word[0]$ $VSR[32 \times TX + T]. \ word[1] \ \leftarrow \ VSR[32 \times BX + B]. \ word[0]$ $VSR[32 \times TX + T]. \ word[2] \ \leftarrow \ VSR[32 \times AX + A]. \ word[1]$ $VSR[32\times TX+T]$. word[3] $\leftarrow VSR[32\times BX+B]$. word[1]

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

The contents of word element 0 of VSR[XA] are placed into word element 0 of VSR[XT].

The contents of word element 0 of VSR[XB] are placed into word element 1 of VSR[XT].

The contents of word element 1 of VSR[XA] are placed into word element 2 of VSR[XT].

The contents of word element 1 of VSR[XB] are placed into word element 3 of VSR[XT].

Special Registers Altered

None

VSX Vector Merge Low Word XX3-form

xxmrglw XT.XA.XB

60	Т	Α	В	50	AX BX TX
0	6	11	16	21	29 30 31

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T]. word[0] \leftarrow VSR[32\times AX+A]. word[2]$ $VSR[32 \times TX + T]. word[1] \leftarrow VSR[32 \times BX + B]. word[2]$ $VSR[32 \times TX + T]. \ word[2] \ \leftarrow \ VSR[32 \times AX + A]. \ word[3]$ $VSR[32\times TX+T]. word[3] \leftarrow VSR[32\times BX+B]. word[3]$

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

The contents of word element 2 of VSR[XA] are placed into word element 0 of VSR[XT].

The contents of word element 2 of VSR[XB] are placed into word element 1 of VSR[XT].

The contents of word element 3 of VSR[XA] are placed into word element 2 of VSR[XT].

The contents of word element 3 of VSR[XB] are placed into word element 3 of VSR[XT].

Special Registers Altered

None

VSR Data Layout for xxmrghw

src1	VSR[XA].word[0]	VSR[XA].word[1]	unused	unused	
src2	VSR[XB].word[0]	VSR[XB].word[1]	unused	unused	
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]	
	0	32	64	96	127

VSR Data Layout for xxmrglw

src1	unused	unused	VSR[XA].word[2]	VSR[XA].word[3]		
src	unused	unused	VSR[XB].word[2]	VSR[XB].word[3]		
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]		
	0	32	64	96	127	

VSX Move From Accumulator X-form

xxmfacc

AS

31	AS	//	0	///	177	/
0	6	9	11	16	21	31

if MSR.VSX=0 then VSX_Unavailable()

 $VSR[4\times AS] \leftarrow ACC[AS][0]$ $VSR[4\times AS+1] \leftarrow ACC[AS][1]$

 $VSR[4\times AS+2] \leftarrow ACC[AS][2]$

 $VSR[4\times AS+3] \leftarrow ACC[AS][3]$


For each integer value i from 0 to 3, the contents of row i of ACC[AS] are placed into VSR[4×AS+i].

Special Registers Altered:

None

Programming Note

During extended periods of the execution of an application when there isn't any active use of the Accumulators and VSX Vector GER instructions, hardware may deactivate these facilities for power savings. Once deactivated, while any attempted execution of any xxmfacc, xxmtacc, xxsetaccz, or VSX Vector GER instruction will cause these facilities to become reactivated, this reactivation causes significant delay beyond the normal execution of these instructions. This delay can be avoided by periodically issuing an xxmfacc with AS=0 instruction during extended times that the facilities are not being used to keep the facilities activated. Since the contents of ACC[0] will be undefined after the first execution, performance on subsequent executions of xxmfacc 0 can be expected to be degraded compared to performance when the contents of ACC[0] are defined. As such, to keep the facilities activated. xxmfacc 0 should be used with attention to performance implications.



VSX Move To Accumulator X-form

xxmtacc AT

31 AT // 1 /// 177 //
0 6 9 11 16 21 31


if MSR.VSX=0 then VSX_Unavailable()

 $\begin{array}{lll} & & & & & & \\ & & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & \\ & & & \\ & \\ & & \\ & & \\ & \\ & & \\$

For each integer value i from 0 to 3, the contents of VSR[$4\times AT+i$] are placed into row i of ACC[AT].

Special Registers Altered:

None



VSX Vector Permute XX3-form

XT.XA.XB xxperm Т 60 Α В 26

if MSR.VSX=0 then VSX_Unavailable()

src.byte[0:15] \leftarrow VSR[32×AX+A]

src.byte[16:31] \leftarrow VSR[32×TX+T] pcv. byte[0: 15] \leftarrow VSR[32×BX+B] do i = 0 to 15 $idx \leftarrow pcv.byte[i].bit[3:7]$ $VSR[32\times TX+T]$. byte[i] \leftarrow src. byte[idx]

Let XA be the value 32×AX + A. Let XB be the value 32×BX + B. Let XT be the value 32×TX + T.

end

Let bytes 0:15 of src be the contents of VSR[XA]. Let bytes 16:31 of src be the contents of VSR[XT].

Let the permute control vector pcv be the contents of VSR[XB].

For each integer value i from 0 to 15, do the following. Let i dx be the unsigned integer in bits 3:7 of byte element i of pcv.

The contents of byte element i dx of src is placed into byte element i of VSR[XT].

Special Registers Altered:

None

VSX Vector Permute Right-indexed XX3-form

XT.XA.XB xxpermr Т 60 Α В 58

if MSR.VSX=0 then VSX_Unavailable()

src.byte[0:15] \leftarrow VSR[32×AX+A] src. byte[16: 31] \leftarrow VSR[32 \times TX+T] pcv. byte[0: 15] \leftarrow VSR[32×BX+B]

do i = 0 to 15 $idx \leftarrow pcv.byte[i].bit[3:7]$ $VSR[32\times TX+T]$. byte[i] \leftarrow src. byte[31-idx]

Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B. Let XT be the value 32×TX + T.

Let bytes 0:15 of src be the contents of VSR[XA]. Let bytes 16:31 of src be the contents of VSR[XT].

Let the permute control vector pcv be the contents of VSR[XB].

For each integer value i from 0 to 15, do the following. Let i dx be the unsigned integer in bits 3:7 of byte element i of pcv.

The contents of byte element 31-i dx of src is placed into byte element i of VSR[XT].


Special Registers Altered:

None

VSR Data Layout for xxperm

src1	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src2	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	.byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
src3	.byte[0]	. byte[1]	. byte[2]	.byte[3]	. byte[4]	. byte[5]	.byte[6]	.byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
tgt	.byte[0]	.byte[1]	.byte[2]	.byte[3]	.byte[4]	. byte[5]	.byte[6]	. byte[7]	.byte[8]	. byte[9]	. byte[10]	. byte[11]	. byte[12]	. byte[13]	. byte[14]	. byte[15]
	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120 127

VSR Data Layout for xxpermr



VSX Vector Permute Doubleword Immediate XX3-form

xxpermdi XT,XA,XB,DM 60 Τ Α В 0 DM 10 21 22

if MSR. VSX=0 then VSX_Unavailable()

 $VSR[32 \times TX + T]. \ dword[0] \leftarrow \ VSR[32 \times AX + A]. \ dword[DM. \ bi \ t[0]]$ $VSR[32\times TX+T]$. dword[1] $\leftarrow VSR[32\times BX+B]$. dword[DM. bi t[1]]

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B.

If DM. bi t[0]=0, the contents of doubleword element 0 of VSR[XA] are placed into doubleword element 0 of VSR[XT]. Otherwise the contents of doubleword element 1 of VSR[XA] are placed into doubleword element 0 of VSR[XT].

If DM. bit[1]=0, the contents of doubleword element 0 of VSR[XB] are placed into doubleword element 1 of VSR[XT]. Otherwise the contents of doubleword element 1 of VSR[XB] are placed into doubleword element 1 of VSR[XT].

Special Registers Altered

None

Extended Mnemonics:

Extended mnemonics for VSX Vector Permute Doubleword Immediate:

Extended mnemonic: Equivalent to:

T, A, 0	xxpermdi	T, A, A, 0b00
T, A, 1	xxpermdi	T, A, A, 0b11
T, A, B	xxpermdi	T, A, B, 0b00
T, A, B	xxpermdi	T, A, B, 0b11
T, A	xxpermdi	T, A, A, 0b10
	T, A, 1 T, A, B T, A, B	T, A, 1 xxpermdi T, A, B xxpermdi T, A, B xxpermdi

VSR Data Layout for xxpermdi

src1	VSR[XA].dword[0]	VSR[XA].dword[1]
src2	VSR[XA].dword[0]	VSR[XA].dword[1]
tgt	VSR[XT].dword[0]	VSR[XT].dword[1]
0		64 127

VSX Vector Permute Extended 8RR:XX4-form

XT.XA.XB.XC.UIM

 Prefix:

 1
 1
 0
 //
 ///
 UIM

 0
 6
 8
 12
 14
 29
 31

 Suffix:

 34
 T
 A
 B
 C
 0
 CXAXBXTX

if MSR. VSX=0 then VSX_Unavailable()

xxpermx

```
src.qword[0] ← VSR[32×AX+A]
src.qword[1] ← VSR[32×BX+B]
do i = 0 to 15
    section ← VSR[32×CX+C].byte[i].bit[0: 2]
ei dx ← VSR[32×CX+C].byte[i].bit[3: 7]
    if section=UIM then
        VSR[32×TX+T].byte[i] ← src.byte[ei dx]
el se
        VSR[32×TX+T].byte[i] ← 0x00
end
```

Let XT be the value 32×TX + T. Let XA be the value 32×AX + A. Let XB be the value 32×BX + B. Let XC be the value 32×CX + C.

Let UIM specify which 32-byte section of the long vector that src contains.

Let ${\sf src}$ be the concatenation ${\sf VSR[XA]}$ and ${\sf VSR[XB]}$, comprising a 32-byte section of up to a 256-byte vector.

For each integer value i from 0 to 15, do the following.


Let ei dx be the contents of bits 3:7 of byte element i of VSR[XC].

If UIM is equal to the contents of bits 0:2 of byte element i of VSR[XC], the contents of byte element ei dx of src are placed into byte element i of VSR[XT]. Otherwise, the contents of byte element i of VSR[XT] are set to 0.

Special Registers Altered:

None

VSR Data Layout for xxpermx



Programming Note

The following is an example of emulating 256-bit *xxperm*, where a 256-bit vector is contained in a pair of VSRs. The instruction is capable of emulating up to a 2048-bit *xxperm*.

```
VTOa = xxpermx(vA0, vA1, vC0, 0);

VTOb = xxpermx(vB0, vB1, vC0. 1);

VT1a = xxpermx(vA0, vA1, vC1, 0);

VT1b = xxpermx(vB0, vB1, vC1. 1);

VTO = xxl or(vT0a, vT0b);

VT1 = xxl or(vT1a, vT1b);
```

Programming Note

The following is an example of a parallel table lookup. In this case, a 16-way SIMD 256-entry byte table lookup.

```
vTO = xxpermx(vSO, vS1, vINDEX, 0);
vT1 = xxpermx(vS2, vS3, vINDEX, 1);
vT2 = xxpermx(vS4, vS5, vINDEX, 2);
vT3 = xxpermx(vS6, vS7, vINDEX, 3);
vT4 = xxpermx(vS8, vS9, vINDEX, 4);
vT5 = xxpermx(vS4, vSB, vINDEX, 5);
vT6 = xxpermx(vSC, vSD, vINDEX, 6);
vT7 = xxpermx(vSC, vSD, vINDEX, 7);

vT0 = xxlor(vT0, vT1);
vT1 = xxlor(vT2, vT3);
vT2 = xxlor(vT4, vT5);
vT3 = xxlor(vT6, vT7);

vT0 = xxlor(vT0, vT1);
vT1 = xxlor(vT0, vT1);
vT1 = xxlor(vT0, vT1);
```

VSX Vector Select XX4-form

xxsel XT,XA,XB,XC

60	Т	Α	В	С	3	CXAXBXT.	χ
0	6	11	16	21	26	28 29 30 3	1

if MSR.VSX=0 then VSX_Unavailable()

 $src1 \leftarrow VSR[32 \times AX + A]$ $src2 \leftarrow VSR[32 \times BX + B]$ $mask \leftarrow VSR[32 \times CX + C]$

 $VSR[32\times TX+T] \leftarrow (src1 \& -mask) \mid (src2 \& mask)$

Let XT be the value $32 \times TX + T$. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B. Let XC be the value $32 \times CX + C$.

Let src1 be the contents of VSR[XA]. Let src2 be the contents of VSR[XB]. Let mask be the contents of VSR[XC].

The value, (src1 & ~mask) | (src2 & mask), is placed into VSR[XT].

Special Registers Altered

None

VSR Data Layout for xxsel src1 VSR[XA] VSR[XB] src2 src3 VSR[XC] VSR[XT] tgt 127

VSX Set Accumulator to Zero X-form

xxsetaccz AT

31	AT	//	3	///	177	/
0	6	9	11	16	21	31


if MSR.VSX=0 then VSX_Unavailable()

For each integer value i from 0 to 3, the contents of row i of ${\tt ACC[AT]}$ are set to 0.

Special Registers Altered:

None

VSR Data Layout for xxmtacc



VSX Vector Shift Left Double by Word Immediate XX3-form

xxsldwi XT,XA,XB,SHW

60	Т	Α	В	0	SHW	2	AX	ВХ	ΤX	i
0	6	11	16	21	22	24	29	30	31	l

if MSR.VSX=0 then VSX_Unavailable()

 $source.\ qword[0]\ \leftarrow\ VSR[32 \times AX + A]$ source. qword[1] \leftarrow VSR[32×BX+B]

 $VSR[32\times TX+T] \;\leftarrow\; source.\; word[SHW:SHW+3]$

Let XT be the value 32×TX + T. Let XA be the value $32 \times AX + A$. Let XB be the value 32×BX + B.

- Let vsrc be the concatenation of the contents of VSR[XA] followed by the contents of VSR[XB].
- Words SHW: SHW+3 of vsrc are placed into VSR[XT].

Special Registers Altered

None

VSR Dat	VSR Data Layout for xxsldwi											
src1	VSR[XA].word[0]	VSR[XA].word[1]	VSR[XA].word[2]	VSR[XA].word[3]								
src2	2 VSR[XB]. word[0] VSR[XB]. word[1]		VSR[XB]. word[2] VSR[XB]. word[3]									
tgt	VSR[XT].word[0]	VSR[XT].word[1]	VSR[XT].word[2]	VSR[XT].word[3]								
	0	32	64	96	127							

VSX Vector Splat Immediate Byte X-form

xxspltib XT,IMM8

60	Т	0	IMM8	360	ΤX
0	6	11	13	21	31

if TX=0 & MSR.VSX=0 then VSX_Unavailable()
if TX=1 & MSR.VEC=0 then Vector_Unavailable()

do i = 0 to 15
$$VSR[32 \times TX + T].byte[i] \leftarrow UIM8$$
 end

Let XT be the sum 32×TX + T.

The value IMM8 is copied into each byte element of VSR[XT].

Special Registers Altered:

None

VSX Vector Splat Immediate Double-Precision 8RR:D-form

xxspltidp XT,IMM32

Prefix:

i iciix.						
1	1	0	//	//	imm0	
0	6	8	12	14	16	31

Suffix:

Ourinx.				
32	Т	2	TX i	imm1
0	6	11	15 16	31

if MSR. VSX=0 then VSX_Unavailable()

 $IMM32 \leftarrow imm0 << 16 \mid imm1;$

 $VSR[32\times TX+T]$. dword[0] \leftarrow bfp64_CONVERT_FROM_BFP(IMM32); $VSR[32\times TX+T]$. dword[1] \leftarrow bfp64_CONVERT_FROM_BFP(IMM32);

Let IMM32 be the concatenation of imm0 and imm1, representing a single-precision value.


IMM32 is converted to double-precision format and placed into each doubleword element of VSR[XT].

If IMM32 specifies a single-precision denormal value (i.e., bits 1:8 equal to 0 and bits 9:31 not equal to 0), the result is undefined.


Special Registers Altered:

None

VSR Data Layout for xxspltib



VSR Data Layout for xxspltidp



VSX Vector Splat Immediate Word 8RR:D-form

XT.IMM32 xxspltiw Prefix: // // imm0 0 12 14 31 Suffix: 32 Т 3 imm1 31

if MSR. VSX=0 then VSX_Unavailable()

 $IMM32 \leftarrow imm0 << 16 \mid imm1$

do i = 0 to 3 $VSR[32\times TX+T]. word[i] \leftarrow IMM32$

Let XT be the value $32 \times TX + T$.

Let I MM32 be the concatenation of i mm0 and i mm1.

I MM32 is placed into each word element of VSR[XT].

Special Registers Altered:

None

VSX Vector Splat Immediate32 Doubleword Indexed 8RR:D-form

xxsplti32dx XT,IX,IMM32

Prefix:

1	1	0	//	//	imm0	
0	6	8	12	14		31

Suffix

-						
32	Т	0	ΙX	TΧ	imm1	
0	6	11	14	15	16	31

if MSR. VSX=0 then VSX_Unavailable()

 $IMM32 \leftarrow imm0 << 16 \mid imm1$

 $VSR[32\times TX+T]$. dword[0]. word[1X] \leftarrow 1MM32 $VSR[32 \times TX + T]. dword[1]. word[1X] \leftarrow IMM32$

Let XT be the value $32 \times TX + T$.


Let I MM32 be the concatenation of i mm0 and i mm1.

IMM32 is placed into word element IX of each doubleword element of VSR[XT]. The contents of the remaining word elements are not modified.

Special Registers Altered:

None

VSR Data Layout for xxspltiw



VSR Data Layout for xxsplti32dx



VSX Vector Splat Word XX2-form

XT,XB,UIM xxspltw

60	Т	///	UIM	В	164	ВХТХ
0	6	11	14	16	21	30 31

if MSR.VSX=0 then VSX_Unavailable()

 $VSR[32\times TX+T].word[0] \leftarrow VSR[32\times BX+B].word[UIM]$ $VSR[32\times TX+T]$. $word[1] \leftarrow VSR[32\times BX+B]$. word[UIM] $VSR[32\times TX+T]. word[2] \leftarrow VSR[32\times BX+B]. word[UIM]$ $VSR[32\times TX+T]. word[3] \leftarrow VSR[32\times BX+B]. word[UIM]$

Let XT be the value $32 \times TX + T$. Let XB be the value $32 \times BX + B$.

The contents of word element UIM of VSR[XB] are replicated in each word element of VSR[XT].

Special Registers Altered

None

VSR Data Layout for xxspltw src VSR[XB]. word[0] VSR[XB]. word[1] VSR[XB].word[2] VSR[XB].word[3] VSR[XT]. word[0] VSR[XT]. word[1] VSR[XT].word[2] VSR[XT].word[3] tgt 32 64 96 127

Appendix A. Suggested Floating-Point Models

A.1 Floating-Point Round to Single-Precision Model

The following describes algorithmically the operation of the Floating Round to Single-Precision instruction.

```
If (FRB)_{1:11} < 897 and (FRB)_{1:63} > 0 then
                 If FPSCR<sub>UE</sub> = 0 then goto Disabled Exponent Underflow
                 If FPSCR<sub>UE</sub> = 1 then goto Enabled Exponent Underflow
     If (FRB)_{1:11} > 1150 and (FRB)_{1:11} < 2047 then
                 If FPSCR<sub>OE</sub> = 0 then goto Disabled Exponent Overflow
                 If FPSCR<sub>OE</sub> = 1 then goto Enabled Exponent Overflow
           End
     If (FRB)_{1:11} > 896 and (FRB)_{1:11} < 1151 then goto Normal Operand
     If (FRB)_{1:63} = 0 then goto Zero Operand
     If (FRB)_{1\cdot 11} = 2047 then
                If (FRB)_{12:63} = 0 then goto Infinity Operand
                 If (FRB)_{12} = 1 then goto QNaN Operand
                 If (FRB)_{12} = 0 and (FRB)_{13:63} > 0 then goto SNaN Operand
Disabled Exponent Underflow:
     sign \leftarrow (FRB)_0
     If (FRB)_{1:11} = 0 then
           Do
                 exp ← -1022
                 frac_{0:52} \leftarrow 0b0 \mid\mid (FRB)_{12:63}
           End
     If (FRB)_{1:11} > 0 then
           Do
                exp \leftarrow (FRB)_{1:11} - 1023
                 frac_{0:52} \leftarrow 0b1 || (FRB)_{12:63}
           End
     Denormalize operand:
           G || R || X ← 0b000
           Do while exp < -126
                exp \leftarrow exp + 1
                 frac_{0:52} \parallel G \parallel R \parallel X \leftarrow 0b0 \parallel frac_{0:52} \parallel G \parallel (R \mid X)
     FPSCR_{UX} \leftarrow (frac_{24:52} || G || R || X) > 0
     Round Single(sign,exp,frac<sub>0:52</sub>,G,R,X)
     FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
     If frac_{0.52} = 0 then
           Do
                 FRT<sub>0</sub> ← sign
```

FRT_{1:63} ← 0

```
If sign = 0 then FPSCR<sub>FPRF</sub> ← "+ zero"
                  If sign = 1 then FPSCR<sub>FPRF</sub> ← "- zero"
            End
     If frac_{0:52} > 0 then
            Do
                  If frac_0 = 1 then
                        Do
                              If sign = 0 then FPSCR_{FPRF} \leftarrow "+ normal number"
                              If sign = 1 then FPSCR<sub>FPRF</sub> ← "- normal number"
                        End
                 If frac_0 = 0 then
                        Do
                              If sign = 0 then FPSCR<sub>FPRF</sub> ← "+ denormalized number"
                              If sign = 1 then FPSCR<sub>FPRF</sub> ← "- denormalized number"
                        End
                 Normalize operand:
                        Do while frac_0 = 0
                              exp ← exp-1
                              frac_{0.52} \leftarrow frac_{1.52} || 0b0
                        End
                  FRT_0 \leftarrow sign
                  FRT_{1:11} \leftarrow exp + 1023
                  FRT_{12:63} \leftarrow frac_{1:52}
            End
     Done
Enabled Exponent Underflow:
     \begin{aligned} & \mathsf{FPSCR}_{\mathsf{UX}} \leftarrow 1 \\ & \mathsf{sign} \leftarrow (\mathsf{FRB})_0 \end{aligned}
      If (FRB)_{1:11} = 0 then
            Dο
                  exp ← -1022
                 frac_{0:52} \leftarrow 0b0 \parallel (FRB)_{12:63}
            End
      If (FRB)_{1:11} > 0 then
            Do
                 exp \leftarrow (FRB)_{1:11} - 1023
                 frac_{0:52} \leftarrow 0b1 || (FRB)_{12:63}
            End
      Normalize operand:
            Do while frac_0 = 0
                 exp ← exp - 1
                  \mathsf{frac}_{0:52} \leftarrow \mathsf{frac}_{1:52} \mid\mid \mathsf{0b0}
      Round Single(sign,exp,frac<sub>0:52</sub>,0,0,0)
     FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
     exp ← exp + 192
      FRT<sub>0</sub> ← sign
      FRT_{1:11} \leftarrow exp + 1023
     FRT<sub>12:63</sub> \leftarrow frac<sub>1:52</sub>
If sign = 0 then FPSCR<sub>FPRF</sub> \leftarrow "+ normal number"
      If sign = 1 then FPSCR<sub>FPRF</sub> ← "- normal number"
     Done
Disabled Exponent Overflow:
     FPSCR<sub>OX</sub> ← 1
     If FPSCR_{RN} = 0b00 then
                                                     /* Round to Nearest */
            Do
                  If (FRB)_0 = 0 then FRT \leftarrow 0x7FF0_0000_0000_0000
                  If (FRB)_0 = 1 then FRT \leftarrow 0xFFF0_0000_0000_0000
                  If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ infinity"
                  If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- infinity"
            End
      If FPSCR_{RN} = 0b01 then
                                                     /* Round toward Zero */
            Do
```

Power ISATM September 14, 2021 Version 3.1B

```
If (FRB)_0 = 0 then FRT \leftarrow 0x47EF\_FFFF\_E000\_0000
                    If (FRB)_0 = 1 then FRT \leftarrow 0xC7EF\_FFFF\_E000\_0000
                   If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ normal number"
If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- normal number"
             End
      If FPSCR_{RN} = 0b10 then
                                                          /* Round toward +Infinity */
             Do
                    If (FRB)_0 = 0 then FRT \leftarrow 0x7FF0_0000_0000_0000
                    If (FRB)_0 = 1 then FRT \leftarrow 0xC7EF\_FFFF\_E000\_0000
                   If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ infinity"
                    If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- normal number"
      If FPSCR_{RN} = 0b11 then
                                                          /* Round toward -Infinity */
             Do
                    If (FRB)_0 = 0 then FRT \leftarrow 0x47EF\_FFFF\_E000\_0000
                    If (FRB)_0 = 1 then FRT \leftarrow 0xFFF0_0000_0000_0000
                   If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ normal number" If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- infinity"
             End
      \mathsf{FPSCR}_{\mathsf{FR}} \gets \mathsf{undefined}
      FPSCR<sub>FI</sub> ← 1
      FPSCR<sub>XX</sub> ← 1
      Done
Enabled Exponent Overflow:
      sign \leftarrow (FRB)_0
      \exp \leftarrow (FRB)_{1:11} - 1023

\operatorname{frac}_{0:52} \leftarrow 0b1 \parallel (FRB)_{12:63}

Round Single(sign,exp,frac<sub>0:52</sub>,0,0,0)
      FPSCR_{XX} \leftarrow FPSCR_{XX} \mid FPSCR_{FI}
Enabled Overflow:
      \begin{aligned} & \mathsf{FPSCR}_{\mathsf{OX}} \gets 1 \\ & \mathsf{exp} \gets \mathsf{exp} - 192 \end{aligned}
      FRT_0 \leftarrow sign
      FRT_{1:11}^{3} \leftarrow exp + 1023
      \mathsf{FRT}_{12:63} \leftarrow \mathsf{frac}_{1:52}
      If sign = 0 then FPSCR<sub>FPRF</sub> ← "+ normal number"
      If sign = 1 then FPSCR<sub>FPRF</sub> ← "- normal number"
      Done
Zero Operand:
      FRT ← (FRB)
      If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ zero"
      If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- zero"
      \mathsf{FPSCRFR}_{\mathsf{FI}} \leftarrow \mathsf{0b00}
      Done
Infinity Operand:
      FRT ← (FRB)
      If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ infinity"
      If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- infinity"
      FPSCRFR<sub>FI</sub> ← 0b00
      Done
QNaN Operand:
      FRT ← (FRB)<sub>0:34</sub> || <sup>29</sup>0
      FPSCR<sub>FPRF</sub> ← "QNaN"
      FPSCR<sub>FR FI</sub> ← 0b00
      Done
```

```
SNaN Operand:
     FPSCR<sub>VXSNAN</sub> ← 1
      If FPSCR_{VE} = 0 then
            Do
                  FRT_{0:11} \leftarrow (FRB)_{0:11}
FRT_{12} \leftarrow 1
                  FRT_{13:63} \leftarrow (FRB)_{13:34} \parallel^{29}0
                  FPSCR<sub>FPRF</sub> ← "QNaN"
            End
      FPSCR<sub>FR FI</sub> ← 0b00
     Done
Normal Operand:
     sign \leftarrow (FRB)_0
     \exp \leftarrow (FRB)_{1:11} - 1023
     frac_{0:52} \leftarrow 0b1 || (FRB)_{12:63}
      Round Single(sign,exp,frac<sub>0:52</sub>,0,0,0)
      FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FI</sub>
      If exp > 127 and FPSCR<sub>OE</sub> = 0 then go to Disabled Exponent Overflow
      If exp > 127 and FPSCR<sub>OF</sub> = 1 then go to Enabled Overflow
      FRT<sub>0</sub> ← sign
      FRT_{1:11}^{*} \leftarrow exp + 1023
     \label{eq:frac1:52} \begin{split} & FRT_{12:63} \leftarrow frac_{1:52} \\ & If \ sign = 0 \ then \ FPSCR_{FPRF} \leftarrow \text{``+ normal number''} \end{split}
      If sign = 1 then FPSCR<sub>FPRF</sub> ← "- normal number"
Round Single(sign,exp,frac<sub>0:52</sub>,G,R,X):
     inc ← 0
     lsb ← frac<sub>23</sub>
     gbit ← frac<sub>24</sub>
     rbit ← frac<sub>25</sub>
     xbit \leftarrow (frac<sub>26:52</sub>||G||R||X)\neq0
      If FPSCR_{RN} = 0b00 then
                                                      /* Round to Nearest */
                                  /* comparisons ignore u bits */
            Do
                  If sign || lsb || gbit || rbit || xbit = 0bu11uu then inc ← 1
                  If sign || lsb || gbit || rbit || xbit = 0bu011u then inc ← 1
                  If sign || Isb || gbit || rbit || xbit = 0bu01u1 then inc ← 1
            End
     If FPSCR_{RN} = 0b10 then
                                                      /* Round toward + Infinity */
            Do
                                   /* comparisons ignore u bits */
                  If sign || lsb || gbit || rbit || xbit = 0b0u1uu then inc ← 1
                  If sign || lsb || gbit || rbit || xbit = 0b0uu1u then inc ← 1
                  If sign || Isb || gbit || rbit || xbit = 0b0uuu1 then inc ← 1
            End
      If FPSCR_{RN} = 0b11 then
                                                      /* Round toward - Infinity */
                                   /* comparisons ignore u bits */
                  If sign || Isb || gbit || rbit || xbit = 0b1u1uu then inc ← 1
                  If sign || lsb || gbit || rbit || xbit = 0b1uu1u then inc ← 1
                  If sign || Isb || gbit || rbit || xbit = 0b1uuu1 then inc ← 1
     frac_{0:23} \leftarrow frac_{0:23} + inc
      If carry_out = 1 then
            Do
                  frac_{0:23} \leftarrow 0b1 || frac_{0:22}
                  exp \leftarrow exp + 1
            End
     frac<sub>24:52</sub> ← <sup>29</sup>0
     FPSCR<sub>FR</sub> ← inc
     \mathsf{FPSCR}_{\mathsf{FI}}^{\dots} \leftarrow \mathsf{gbit} \mid \mathsf{rbit} \mid \mathsf{xbit}
```

Return

A.2 Floating-Point Convert to Integer Model

The following describes algorithmically the operation of the *Floating Convert To Integer* instructions.

```
if Floating Convert To Integer Word then do
   \texttt{round\_mode} \qquad \leftarrow \texttt{FPSCR}_{\texttt{RN}}
    tgt_precision ← "32-bit signed integer"
end
if Floating Convert To Integer Word Unsigned then do
                 \leftarrow FPSCR<sub>RN</sub>
   round_mode
    tgt_precision ← "32-bit unsigned integer"
if Floating Convert To Integer Word with round toward Zero then do
    round_mode ← 0b01
    tgt_precision ← "32-bit signed integer"
end
if Floating Convert To Integer Word Unsigned with round toward Zero then do
   round mode
                 ← 0b01
    tgt_precision ← "32-bit unsigned integer"
end
if Floating Convert To Integer Doubleword then do
   round_mode \leftarrow FPSCR_{RN}
    tgt_precision ← "64-bit signed integer"
end
if Floating Convert To Integer Doubleword Unsigned then do
   round\_mode \leftarrow FPSCR_{RN}
    tgt_precision ← "64-bit unsigned integer"
end
if Floating Convert To Integer Doubleword with round toward Zero then do
    round_mode ← 0b01
    tgt_precision ← "64-bit signed integer"
end
if Floating Convert To Integer Doubleword Unsigned with round toward Zero then do
   round_mode ← 0b01
    tgt_precision ← "64-bit unsigned integer"
end
sign \leftarrow (FRB)_0
if (FRB)_{1:11} = 2047 and (FRB)_{12:63} = 0 then goto Infinity Operand
if (FRB)_{1:11} = 2047 and (FRB)_{12} = 0 then goto SNaN Operand
if (FRB)_{1:11} = 2047 and (FRB)_{12}^{--} = 1 then goto QNaN Operand
if (FRB)_{1:11} > 1086 then goto Large Operand
if (FRB)_{1:11} > 0 then exp \leftarrow (FRB)_{1:11} - 1023 /* exp - bias */
if (FRB)_{1:11} = 0 then exp \leftarrow -1022
                                                                   /* normal */
if (FRB)_{1:11} > 0 then frac_{0:64} \leftarrow 0b01 \mid | (FRB)_{12:63} \mid | \frac{11}{11}0
if (FRB)_{1:11} = 0 then frac_{0:64} \leftarrow 0b00 \mid \mid (FRB)_{12:63}^{12:63} \mid \mid ^{11}0
gbit || rbit || xbit ← 0b000
do i=1,63-exp /* do the loop 0 times if exp = 63 */
    frac_{0:64} \parallel gbit \parallel rbit \parallel xbit \leftarrow 0b0 \parallel frac_{0:64} \parallel gbit \parallel (rbit \parallel xbit)
Round Integer( sign, frac<sub>0:64</sub>, gbit, rbit, xbit, round_mode )
if sign = 1 then frac_{0:64} \leftarrow \neg frac_{0:64} + 1 /* needed leading 0 for -2^{64} < (FRB) < -2^{63} */
```

```
if tgt_precision = "32-bit signed integer" and frac_{0:64} > 2^{31}-1 then
         goto Large Operand
    if tgt_precision = "64-bit signed integer" and frac_{0:64} > 2^{63}-1 then
         goto Large Operand
    if tgt_precision = "32-bit signed integer" and {\rm frac_{0:64}} < {\rm -2^{31}} then
         goto Large Operand
    if tgt_precision = "64-bit signed integer" and frac_{0:64} < -2^{63} then
         goto Large Operand
    if tgt_precision = "32-bit unsigned integer" & frac_{0:64} > 2^{32}-1 then
         goto Large Operand
    if tgt_precision = "64-bit unsigned integer" & frac_{0:64} > 2^{64}-1 then
         goto Large Operand
    if tgt_precision = "32-bit unsigned integer" & frac0:64 < 0 then
         goto Large Operand
    if tgt_precision = "64-bit unsigned integer" & frac_{0:64} < 0 then
         goto Large Operand
    FPSCR<sub>XX</sub> ← FPSCR<sub>XX</sub> | FPSCR<sub>FT</sub>
    if tgt_precision = "32-bit signed integer" then FRT \leftarrow 0xUUUU_UUUUU || frac_{33:64}
    if tgt_precision = "32-bit unsigned integer" then FRT \leftarrow 0xUUUU_UUUU || frac_{33:64} if tgt_precision = "64-bit signed integer" then FRT \leftarrow frac_{1:64}
    if tgt_precision = "64-bit unsigned integer" then FRT 
frac<sub>1:64</sub>
    FPSCR_{FPRF} \leftarrow ObUUUUUU
    done
Round Integer( sign, frac<sub>0:64</sub>, gbit, rbit, xbit, round_mode ):
    if round_mode = 0b00 then do
                                              /* Round to Nearest */
         if sign || frac_{64} || gbit || rbit || xbit = 0bU11UU then inc \leftarrow 1 if sign || frac_{64} || gbit || rbit || xbit = 0bU01U1 then inc \leftarrow 1 if sign || frac_{64} || gbit || rbit || xbit = 0bU01U1 then inc \leftarrow 1
    end
    if round mode = 0b10 then do /* Round toward +Infinity */
         if sign || frac<sub>64</sub> || gbit || rbit || xbit = 0b0U1UU then inc \leftarrow 1
         if sign || frac_{64} || gbit || rbit || xbit = 0b0UU1U then inc \leftarrow 1
         if sign || frac<sub>64</sub> || gbit || rbit || xbit = 0b0UUU1 then inc \leftarrow 1
    if round_mode = 0b11 then do
                                             /* Round toward -Infinity */
        if sign || frac_{64} || gbit || rbit || xbit = 0b1U1UU then inc \leftarrow 1 if sign || frac_{64} || gbit || rbit || xbit = 0b1UU1U then inc \leftarrow 1 if sign || frac_{64} || gbit || rbit || xbit = 0b1UUU1 then inc \leftarrow 1
    frac_{0:64} \leftarrow frac_{0:64} + inc
    \texttt{FPSCR}_{\texttt{FR}} \; \gets \; \texttt{inc}
    FPSCR<sub>FI</sub> ← gbit | rbit | xbit
    return
Infinity Operand:
    FPSCR_{FR} \leftarrow 0b0
    FPSCR_{FI} \leftarrow 0b0
    FPSCR<sub>VXCVI</sub> ← 0b1
    if FPSCR_{VE} = 0 then do
         if tgt_precision = "32-bit signed integer" then do
             if sign=0 then FRT ← 0xUUUU_UUUU_7FFF_FFFF
             if sign=1 then FRT ← 0xUUUU_UUUU_8000_0000
         end
         else if tgt_precision = "32-bit unsigned integer" then do
             if sign=0 then FRT ← 0xUUUU UUUU FFFF FFFF
             if sign=1 then FRT ← 0xUUUU_UUUU_0000_0000
         end
         else if tgt_precision = "64-bit signed integer" then do
             if sign=0 then FRT \leftarrow 0x7FFF_FFFF_FFFF_FFFF
```

if sign=1 then FRT \leftarrow 0x8000_0000_0000_0000

```
end
       else if tgt_precision = "64-bit unsigned integer" then do
           if sign=0 then FRT ← 0xFFFF_FFFF_FFFF_FFFF
           if sign=1 then FRT \leftarrow 0x0000_0000_0000
       end
       \texttt{FPSCR}_{\texttt{FPRF}} \; \gets \; \texttt{ObUUUUU}
   end
   done
SNaN Operand:
   FPSCR<sub>FR</sub> ← 0b0
   FPSCR<sub>FT</sub> ← 0b0
   FPSCR<sub>VXSNAN</sub> ← 0b1
   FPSCR<sub>VXCVI</sub> ← 0b1
    if FPSCR_{VE} = 0 then do
       if tgt_precision = "32-bit signed integer" then FRT ← 0xUUUU_UUUU_8000_0000
       if tgt_precision = "64-bit signed integer" then FRT ← 0x8000_0000_0000_0000
       if tgt_precision = "32-bit unsigned integer" then FRT \leftarrow 0xUUUU_UUUU_0000_0000
       if tgt_precision = "64-bit unsigned integer" then FRT \leftarrow 0x0000_0000_0000_0000
       FPSCR_{FPRF} \leftarrow ObUUUUU
    end
   done
QNaN Operand:
   FPSCR_{FR} \leftarrow 0b0
   FPSCR_{FI} \leftarrow 0b0
   FPSCR<sub>VXCVI</sub> ← 0b1
    if FPSCR_{VE} = 0 then do
       if tgt_precision = "32-bit signed integer" then FRT ← 0xUUUU_UUUU_8000_0000
       if tgt_precision = "64-bit signed integer" then FRT ← 0x8000_0000_0000_0000
       if tqt_precision = "32-bit unsigned integer" then FRT ← 0xUUUU_UUUU_0000_0000
       if tgt_precision = "64-bit unsigned integer" then FRT ← 0x0000_0000_0000_0000
       FPSCR<sub>FPRF</sub> ← 0bUUUUU
    end
   done
Large Operand:
   FPSCR_{FR} \leftarrow 0b0
   FPSCR_{FI} \leftarrow 0b0
   FPSCR<sub>VXCVI</sub> ← 0b1
    if FPSCR_{VE} = 0 then do
       if tgt_precision = "32-bit signed integer" then do
           if sign = 0 then FRT ← 0xUUUU_UUUU_7FFF_FFFF
           if sign = 1 then FRT ← 0xUUUU_UUUU_8000_0000
       end
       else if tgt_precision = "64-bit signed integer" then do
           if sign = 0 then FRT ← 0x7FFF_FFFF_FFFF FFFF
           if sign = 1 then FRT \leftarrow 0x8000\_0000\_0000\_0000
       else if tgt_precision = "32-bit unsigned integer" then do
           if sign = 0 then FRT ← 0xUUUU_UUUU_FFFF_FFFF
           if sign = 1 then FRT ← 0xUUUU_UUUU_0000_0000
       else if tgt_precision = "64-bit unsigned integer" then do
           if sign = 0 then FRT ← 0xFFFF_FFFF_FFFF_FFFF
           if sign = 1 then FRT \leftarrow 0x0000_0000_0000_0000
       FPSCR_{FPRF} \leftarrow 0buuuuu
   end
   done
```

A.3 Floating-Point Convert from Integer Model

The following describes algorithmically the operation of the Floating Convert From Integer instructions.

```
if Floating Convert From Integer Doubleword then do
        tgt_precision ← "double-precision"
                 \leftarrow (FRB)<sub>0</sub>
        sign
                   ← 63
        exp
        frac_{0:63} \leftarrow (FRB)
    if Floating Convert From Integer Doubleword Single then do
        tgt_precision ← "single-precision"
        sign \leftarrow (FRB)_0
                  ← 63
        exp
        frac_{0:63} \leftarrow (FRB)
    end
    if Floating Convert From Integer Doubleword Unsigned then do
        tgt_precision ← "double-precision"
                ← 0
                  ← 63
        frac_{0:63} \leftarrow (FRB)
    if Floating Convert From Integer Doubleword Unsigned Single then do
        tgt_precision ← "single-precision"
               ← 0
        sian
                  ← 63
        exp
        frac_{0:63} \leftarrow (FRB)
    if frac_{0:63} = 0 then go to Zero Operand
    if sign = 1 then frac_{0:63} \leftarrow \neg frac_{0:63} + 1
    /* do the loop 0 times if (FRB) = max negative 64-bit integer or */
                                 if (FRB) = max unsigned 64-bit integer
    do while frac_0 = 0
        frac_{0:63} \leftarrow frac_{1:63} \mid \mid 0b0
        exp \leftarrow exp - 1
    end
   Round Float( sign, exp, frac_{0:63}, RN )
    if sign = 0 then FPSCR_{FPRF} \leftarrow "+normal number"
    if sign = 1 then \texttt{FPSCR}_{\texttt{FPRF}} \leftarrow \texttt{``-normal number''}
             ← sign
   FRT_{1:11} \leftarrow exp + 1023 /* exp + bias */
    FRT_{12:63} \leftarrow frac_{1:52}
   done
Zero Operand:
    FPSCR_{FR} \leftarrow 0b00
    FPSCR_{FI} \leftarrow 0b00
    FPSCR<sub>FPRF</sub> ← "+ zero"
    FRT \leftarrow 0 \times 0000 - 0000 - 0000 - 0000
    done
Round Float( sign, exp, frac<sub>0:63</sub>, round_mode ):
    if tgt_precision = "single-precision" then do
        lsb ← frac<sub>23</sub>
        gbit ← frac<sub>24</sub>
        rbit ← frac<sub>25</sub>
        xbit \leftarrow frac_{26:63} > 0
    end
    else do /* tgt_precision = "double-precision" */
```

```
lsb \leftarrow frac<sub>52</sub>
    gbit ← frac<sub>53</sub>
    rbit ← frac<sub>54</sub>
    xbit \leftarrow frac_{55:63} > 0
end
if round_mode = 0b00 then do
                                                             /* Round to Nearest */
    if sign || lsb || gbit || rbit || xbit = 0bU11UU then inc \leftarrow 1
    if sign | lsb | gbit | rbit | xbit = 0bU011U then inc ← 1
    if sign || lsb || gbit || rbit || xbit = 0bU01U1 then inc ← 1
end
if round_mode = 0b10 then do
                                                              /* Round toward + Infinity */
    if sign || lsb || gbit || rbit || xbit = 0b0U1UU then inc \leftarrow 1 if sign || lsb || gbit || rbit || xbit = 0b0UU1U then inc \leftarrow 1 if sign || lsb || gbit || rbit || xbit = 0b0UUU1 then inc \leftarrow 1
if round_mode = 0b11 then do
                                                              /* Round toward - Infinity */
    if sign || lsb || gbit || rbit || xbit = 0b1U1UU then inc \leftarrow 1
    if sign || lsb || gbit || rbit || xbit = 0b1UU1U then inc ← 1
    if sign || lsb || gbit || rbit || xbit = 0b1UUU1 then inc ← 1
end
if tgt_precision = "single-precision" then
    frac_{0:23} \leftarrow frac_{0:23} + inc
else /* tgt_precision = "double-precision" */
    frac_{0:52} \leftarrow frac_{0:52} + inc
if carry_out = 1 then exp \leftarrow exp + 1
\mathtt{FPSCR}_{\mathtt{FR}} \; \leftarrow \; \mathtt{inc}
\texttt{FPSCR}_{\texttt{FI}} \leftarrow \texttt{gbit} \mid \texttt{rbit} \mid \texttt{xbit}
FPSCR_{XX} \leftarrow FPSCR_{XX} \mid FPSCR_{FI}
return
```

A.4 Floating-Point Round to Integer Model

The following describes algorithmically the operation of the Floating Round To Integer instructions.

```
If (FRB)_{1:11} = 2047 and (FRB)_{12:63} = 0, then goto Infinity Operand
     If (FRB)_{1:11} = 2047 and (FRB)_{12} = 0, then goto SNaN Operand
     If (FRB)_{1:11}^{11} = 2047 and (FRB)_{12}^{12} = 1, then goto QNaN Operand
     if (FRB)_{1:63} = 0 then goto Zero Operand
     If (FRB)_{1:11} < 1023 then goto Small Operand /* exp < 0; |value| < 1*/
     If (FRB)<sub>1:11</sub> > 1074 then goto Large Operand /* exp > 51; integral value */
     sign \leftarrow (FRB)_0
     exp ← (FRB)<sub>1:11</sub> - 1023 /* exp - bias */
     frac_{0:52} \leftarrow 0b1 || (FRB)_{12:63}
     gbit || rbit || xbit ← 0b000
     Do i = 1, 52 - exp
           frac_{0:52} || gbit || rbit || xbit \leftarrow 0b0 || frac_{0:52} || gbit || (rbit | xbit)
     Round Integer (sign, frac<sub>0:52</sub>, gbit, rbit, xbit)
     Do i = 2, 52 - \exp
           frac_{0:52} \leftarrow frac_{1:52} \parallel 0b0
     If frac_0 = 1, then exp \leftarrow exp + 1
     Else frac<sub>0:52</sub> \leftarrow frac<sub>1:52</sub> || 0b0
     FRT_0 \leftarrow sign
     FRT_{1:11} \leftarrow exp + 1023
     FRT_{12:63} \leftarrow frac_{1:52}
     If (FRT)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ normal number"
     Else FPSCR<sub>FPRF</sub> ← "- normal number"
     FPSCR<sub>FR FI</sub> ← 0b00
     Done
Round Integer(sign, frac0:52, gbit, rbit, xbit):
     inc ← 0
     If inst = Floating Round to Integer Nearest then
                                                                                  /* ties away from zero */
           Do /* comparisons ignore u bits */
                 If sign || frac<sub>52</sub> || gbit || rbit || xbit = 0buu1uu then inc ← 1
     If inst = Floating Round to Integer Plus then
           Do /* comparisons ignore u bits */
                If sign || frac<sub>52</sub> || gbit || rbit || xbit = 0b0u1uu then inc \leftarrow 1
                 If sign || frac<sub>52</sub> || gbit || rbit || xbit = 0b0uu1u then inc \leftarrow 1
                 If sign || frac<sub>52</sub> || gbit || rbit || xbit = 0b0uuu1 then inc \leftarrow 1
           End
     If inst = Floating Round to Integer Minus then
           Do /* comparisons ignore u bits */
                 If sign || frac_{52} || gbit || rbit || xbit = 0b1u1uu then inc \leftarrow 1
                 If sign || frac<sub>52</sub> || gbit || rbit || xbit = 0b1uu1u then inc \leftarrow 1
                 If sign || frac<sub>52</sub> || gbit || rbit || xbit = 0b1uuu1 then inc \leftarrow 1
           End
     frac_{0:52} \leftarrow frac_{0:52} + inc
     Return
```

```
Infinity Operand:
     FRT ← (FRB)
     If (FRB)_0 = 0 then FPSCR_{FPRF} \leftarrow "+ infinity"
     If (FRB)_0 = 1 then FPSCR_{FPRF} \leftarrow "- infinity"
     FPSCR<sub>FR FI</sub> ← 0b00
     Done
SNaN Operand:
     FPSCR_{VXSNAN} \leftarrow 1
     If FPSCR<sub>VE</sub> = 0 then
          Do
                FRT ← (FRB)
               FRT_{12} \leftarrow 1

FPSCR_{FPRF} \leftarrow "QNaN"
          End
     FPSCR_{FR FI} \leftarrow 0b00
     Done
QNaN Operand:
     FRT ← (FRB)
     FPSCR<sub>FPRF</sub> ← "QNaN"
     \mathsf{FPSCR}_{\mathsf{FR}\,\mathsf{FI}} \leftarrow \mathsf{0b00}
     Done
Zero Operand:
     If (FRB)_0 = 0 then
          Do
                FRT \leftarrow 0x0000\_0000\_0000\_0000
                FPSCR<sub>FPRF</sub> ← "+ zero"
          End
     Else
          Do
               FRT \leftarrow 0x8000\_0000\_0000\_0000
                FPSCR<sub>FPRF</sub> ← "- zero"
          End
     FPSCR_{FR FI} \leftarrow 0b00
     Done
Small Operand:
     If inst = Floating Round to Integer Nearest and
     (FRB)<sub>1:11</sub> < 1022 then goto Zero Operand
     If inst = Floating Round to Integer Toward Zero
     then goto Zero Operand
     If inst = Floating Round to Integer Plus and (FRB)_0
     = 1 then goto Zero Operand
     If inst = Floating Round to Integer Minus and
     (FRB)_0 = 0 then goto Zero Operand
     If (FRB)_0 = 0 then
          Do
               FRT ← 0x3FF0_0000_0000_0000
     /* value = 1.0 */
               FPSCR<sub>FPRF</sub> ← "+ normal number"
          End
     Else
          Do
               FRT \leftarrow 0xBFF0\_0000\_0000\_0000
     /* value = -1.0 */
                FPSCR<sub>FPRF</sub> ← "- normal number"
     \mathsf{FPSCR}_{\mathsf{FR}\;\mathsf{FI}}\;\leftarrow\mathsf{0b00}
     Done
Large Operand:
     FRT ← (FRB)
```

```
If FRT_0 = 0 then FPSCR_{FPRF} \leftarrow "+ normal number" Else FPSCR_{FPRF} \leftarrow "- normal number" FPSCR_{FR} \leftarrow 0b00 Done
```

Appendix B. Densely Packed Decimal

The trailing significand field of the decimal floating-point data format is encoded using Densely Packed Decimal (DPD). DPD encoding is a compression technique which supports the representation of decimal integers of arbitrary length. Translation operates on three Binary Coded Decimal (BCD) digits at a time compressing the 12 bits into 10 bits with an algorithm that

can be applied or reversed using simple Boolean operations. In the following examples, a 3-digit BCD number is represented as (abcd)(efgh)(ijkm), a 10-bit DPD number is represented as (pqr)(stu)(v)(wxy), and the Boolean operations, & (AND), | (OR), and ¬ (NOT) are

B.1 BCD-to-DPD Translation

The translation from a 3-digit BCD number to a 10-bit DPD can be performed through the following Boolean operations.

```
p = (f & a & i & ¬e) | (j & a & ¬i) | (b & ¬a)

q = (g & a & i & ¬e) | (k & a & ¬i) | (c & ¬a)

r = d

s = (j & ¬a & e & ¬i) | (f & ¬i & ¬e) |

    (f & ¬a & ¬e) | (e & i)

t = (k & ¬a & e & ¬i) | (g & ¬i & ¬e) |

    (g & ¬a & ¬e) | (a & i)

u = h

v = a | e | i

w = (¬e & j & ¬i) | (e & i) | a

x = (¬a & k & ¬i) | (a & i) | e

v = m
```

Alternatively, the following table can be used to perform the translation. The most significant bit of the three BCD digits (left column) is used to select a specific 10-bit encoding (right column) of the DPD.

aei	pqr stu v wxy
000	bcd fgh 0 jkm
001	bcd fgh 1 00m
010	bcd jkh 1 01m
011	bcd 10h 1 11m
100	jkd fgh 1 10m
101	fgd 01h 1 11m
110	jkd 00h 1 11m
111	00d 11h 1 11m

The full translation of a 3-digit BCD number (000 - 999) to a 10-bit DPD is shown in Table 146 on page 1019,

with the DPD entries shown in hexadecimal format. The BCD number is produced by replacing '_' in the leftmost column with the corresponding digit along the top row. The table is split into two halves, with the right half being a continuation of the left half.

B.2 DPD-to-BCD Translation

The translation from a 10-bit DPD to a 3-digit BCD number can be performed through the following Boolean operations.

```
a = (¬s & v & w) | (t & v & w & s) | (v & w & ¬x)
b = (p \& s \& x \& \neg t) | (p \& \neg w) | (p \& \neg v)
c = (q \& s \& x \& \neg t) | (q \& \neg w) | (q \& \neg v)
d = r
e = (v \& \neg w \& x) | (s \& v \& w \& x) |
    (¬t & v & x & w)
f = (p & t & v & w & x & ¬s) | (s & ¬x & v) |
    (s & ¬v)
g = (q & t & w & v & x & ¬s) | (t & ¬x & v) |
h = u
i = (t & v & w & x) | (s & v & w & x) |
    (v & ¬w & ¬x)
j = (p & ¬s & ¬t & w & v) | (s & v & ¬w & x) |
    (p & w & ¬x & v) | (w & ¬v)
k = (q \& \neg s \& \neg t \& v \& w) \mid (t \& v \& \neg w \& x) \mid
    (q & v & w & ¬x) | (x d ¬v)
m = v
```

Alternatively, the following table can be used to perform the translation. A combination of five bits in the DPD encoding (leftmost column) are used to specify a translation to the 3-digit BCD encoding. Dashes (-) in the table are don't cares, and can be either one or zero.

vwxst	abcd	efgh	ijkm
0	0pqr	0stu	0wxy
100	0pqr	0stu	100y
101	0pqr	100u	0sty
110	100r	0stu	0pqy
11100	100r	100u	0pqy
11101	100r	0pqu	100y
11110	0pqr	100u	100y
11111	100r	100u	100y

The full translation of the 10-bit DPD to a 3-digit BCD number is shown in Table 147 on page 1020. The 10-bit DPD index is produced by concatenating the 6-bit value shown in the left column with the 4-bit index along the top row, both represented in hexadecimal. The values in parentheses are non-preferred translations and are explained further in the following section.

B.3 Preferred DPD encoding

Translating from a 3-digit BCD number (1000 numbers) to a 10-bit DPD encoding (1024 combinations) leaves 24 redundant translations. The 24 redundant combinations are evenly assigned to eight BCD numbers and are shown in the following table, with the non-preferred encoding in parentheses. The preferred encoding is produced by translating a 3-digit BCD number with the translation table or Boolean operations shown in Section B.1. The redundant DPD encodings are all valid and will be correctly translated to their respective BCD value through the mechanisms provided in Section B.2. For decimal floating-point operations all DPD encodings are recognized as source operands.

DPD Code	BCD Value	DPD Code	BCD Value
0x06E		0x0EE	
(0x16E)	888	(0x1EE)	988
(0x26E)		(0x2EE)	
(0x36E)		(0x3EE)	
0x06F		0x0EF	
(0x16F)	889	(0x1EF)	989
(0x26F)		(0x2EF)	
(0x36F)		(0x3EF)	
0x07E		0x0FE	
(0x17E)	898	(0x1FE)	998
(0x27E)		(0x2FE)	
(0x37E)		(0x3FE)	
0x07F		0x0FF	
(0x17F)	899	(0x1FF)	999
(0x27F)		(0x2FF)	
(0x37F)		(0x3FF)	

	Table	e 146	:BCD)-to-D)PD t	ransla	ation															
	0	1	2	3	4	5	6	7	8	9			0	1	2	3	4	5	6	7	8	9
00_	000	001	002	003	004	005	006	007	800	009	İ	50_	280	281	282	283	284	285	286	287	288	289
01_	010	011	012	013	014	015	016	017	018	019		51 _	290	291	292	293	294	295	296	297	298	299
02_	020	021	022	023	024	025	026	027	028	029		52 _	2A0	2A1	2A2	2A3	2A4	2A5	2A6	2A7	2A8	2A9
03_	030	031	032	033	034	035	036	037	038	039		53 _	2B0	2B1	2B2	2B3	2B4	2B5	2B6	2B7	2B8	2B9
04_	040	041	042	043	044	045	046	047	048	049		54_	2C0	2C1	2C2	2C3	2C4	2C5	2C6	2C7	2C8	2C9
05_	050	051	052	053	054	055	056	057	058	059		55 _	2D0	2D1	2D2	2D3	2D4	2D5	2D6	2D7	2D8	2D9
06_	060	061	062	063	064	065	066	067	068	069		56 _	2E0	2E1	2E2	2E3	2E4	2E5	2E6	2E7	2E8	2E9
07_	070	071	072	073	074	075	076	077	078	079		57_	2F0	2F1	2F2	2F3	2F4	2F5	2F6	2F7	2F8	2F9
08_	00A	00B	02A	02B	04A	04B	06A	06B	04E	04F		58_	28A	28B	2AA	2AB		2CB	2EA	2EB	2CE	2CF
09_	01A	01B	03A	03B	05A	05B	07A	07B	05E	05F		59_	29A	29B	2BA	2BB	2DA	2DB	2FA	2FB	2DE	2DF
10_	080	081	082	083	084	085	086	087	088	089		60_	300	301	302	303	304	305	306	307	308	309
11_	090	091	092	093	094	095	096	097	098	099		61_	310	311	312	313	314	315	316	317	318	319
12_	0A0	0A1	0A2	0A3	0A4	0A5	0A6	0A7	0A8	0A9		62_	320	321	322	323	324	325	326	327	328	329
13_	0B0	0B1	0B2	0B3	0B4	0B5	0B6	0B7	0B8	0B9		63_	330	331	332	333	334	335	336	337	338	339
14_	0C0	0C1	0C2	0C3	0C4	0C5	0C6	0C7	0C8	0C9		64_	340	341	342	343	344	345	346	347	348	349
15_	0D0	0D1	0D2	0D3	0D4	0D5	0D6	0D7	0D8	0D9		65_	350	351	352	353	354	355	356	357	358	359
16_	0E0	0E1	0E2	0E3	0E4	0E5	0E6	0E7	0E8	0E9		66_	360	361	362	363	364	365	366	367	368	369
17_	0F0	0F1	0F2	0F3	0F4	0F5	0F6	0F7	0F8	0F9		67_	370	371	372	373	374	375	376	377	378	379
18_	A80	08B	0AA	0AB	0CA	0CB	0EA	0EB		0CF		68_	30A	30B	32A	32B	34A	34B	36A	36B	34E	34F
19_	09A	09B	0BA	0BB	0DA	0DB	0FA	0FB		0DF		69_	31A	31B	33A	33B	35A	35B	37A	37B	35E	35F
20_	100	101	102	103	104	105	106	107	108	109		70_	380	381	382	383	384	385	386	387	388	389
21_	110	111	112	113	114	115	116	117	118	119		71_	390	391	392	393	394	395	396	397	398	399
22_ 23_	120 130	121 131	122 132	123 133	124 134	125 135	126 136	127 137	128 138	129 139		72_ 73_	3A0 3B0	3A1 3B1	3A2 3B2	3A3 3B3	3A4 3B4	3A5 3B5	3A6 3B6	3A7 3B7	3A8 3B8	3A9 3B9
_	140	141	142			145						_		3C1	3C2	3C3	3C4		3C6	3C7	3C8	3C9
24_ 25_	150	151	152	143 153	144 154	155	146 156	147 157	148 158	149 159		74_ 75_	3C0 3D0	3D1	3D2	3D3	3D4	3C5 3D5	3D6	3D7	3D8	3D9
26_	160	161	162	163	164	165	166	167	168	169		76_	3E0	3E1	3E2	3E3	3E4	3E5	3E6	3E7	3E8	3E9
27_	170	171	172	173	174	175	176	177	178	179		77_	3F0	3F1	3F2	3F3	3F4	3F5	3F6	3F7	3F8	3F9
28_	10A	10B	12A	12B	14A	14B	16A	16B	14E	14F		78_	38A	38B	3AA	3AB	3CA	3CB	3EA	3EB	3CE	
29_	11A	11B	13A	13B	15A	15B	17A	17B	15E	15F		79_	39A	39B	3BA	3BB		3DB	3FA	3FB	3DE	
30_	180	181	182	183	184	185	186	187	188	189		80_	00C	00D	10C	10D	20C	20D	30C	30D	02E	02F
31_	190	191	192	193	194	195	196	197	198	199		81_	01C	01D	11C	11D	21C	21D	31C	31D	03E	03F
32	1A0	1A1	1A2	1A3	1A4	1A5	1A6	1A7	1A8	1A9		82	02C	02D	12C	12D	22C	22D	32C	32D	12E	12F
33_	1B0	1B1	1B2	1B3	1B4	1B5	1B6	1B7	1B8	1B9		83_	03C	03D	13C	13D	23C	23D	33C	33D	13E	13F
34_	1C0	1C1	1C2	1C3	1C4	1C5	1C6	1C7	1C8	1C9		84_	04C	04D	14C	14D	24C	24D	34C	34D	22E	22F
35_	1D0	1D1	1D2	1D3	1D4	1D5	1D6	1D7	1D8	1D9		85_	05C	05D	15C	15D	25C	25D	35C	35D	23E	23F
36_	1E0	1E1	1E2	1E3	1E4	1E5	1E6	1E7	1E8	1E9		86_	06C	06D	16C	16D	26C	26D	36C	36D	32E	32F
37_	1F0	1F1	1F2	1F3	1F4	1F5	1F6	1F7	1F8	1F9		87 _	07C	07D	17C	17D	27C	27D	37C	37D	33E	33F
38_	18A	18B	1AA	1AB	1CA	1CB	1EA	1EB	1CE	1CF		88_	00E	00F	10E	10F	20E	20F	30E	30F	06E	06F
39_	19A	19B	1BA	1BB	1DA	1DB	1FA	1FB	1DE	1DF		89_	01E	01F	11E	11F	21E	21F	31E	31F	07E	07F
40_	200	201	202	203	204	205	206	207	208	209		90_	08C	08D			28C		38C	38D	0AE	0AF
41_	210	211	212			215	216	217	218	219		91_	09C		19C				39C		0BE	
42_	220	221	222		224	225	226	227	228	229		92 _							зас			
43_	230	231	232			235	236	237		239		93_							3BC			
44_	240	241	242		244	245		247				94_							3CC			
45_	250	251	252	253	254	255	256	257	258	259		95_							3DC			
46_	260	261	262			265	266	267	268			96_							3EC			
47_	270	271	272			275	276	277	278			97_							3FC		3BE	
48_				22B								98_		08F			28E			38F	0EE	
49_	21A	21B	23A	23B	25A	25B	27A	27B	25E	25F		99_	09E	09F	19E	19F	29E	29F	39E	39F	0FE	0FF

	Table	147: D	PD-to-	BCD t	ranslat	ion										
	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
00_	000	001	002	003	004	005	006	007	800	009	080	081	800	801	880	881
01_	010	011	012	013	014	015	016	017	018	019	090	091	810	811	890	891
02_	020	021	022	023	024	025	026	027	028	029	082	083	820	821	808	809
03_	030	031	032	033	034	035	036	037	038	039	092	093	830	831	818	819
04_	040	041	042	043	044	045	046	047	048	049	084	085	840	841	088	089
05_	050	051	052	053	054	055	056	057	058	059	094	095	850	851	098	099
06_	060	061	062	063	064	065	066	067	068	069	086	087	860	861	888	889
07_	070	071	072	073	074	075	076	077	078	079	096	097	870	871	898	899
_80	100	101	102	103	104	105	106	107	108	109	180	181	900	901	980	981
09_	110	111	112	113	114	115	116	117	118	119	190	191	910	911	990	991
0A_	120	121	122	123	124	125	126	127	128	129	182	183	920	921	908	909
0B_	130	131	132	133	134	135	136	137	138	139	192	193	930	931	918	919
0C_	140	141	142	143	144	145	146	147	148	149	184	185	940	941	188	189
0D_	150	151	152	153	154	155	156	157	158	159	194	195	950	951	198	199
0E_	160	161	162	163	164	165	166	167	168	169	186	187	960	961	988	989
0F_	170	171	172	173	174	175	176	177	178	179	196	197	970	971	998	999
10_	200	201	202	203	204	205	206	207	208	209	280	281	802	803	882	883
11_	210	211	212	213	214	215	216	217	218	219	290	291	812	813	892	893
12_	220	221	222	223	224	225	226	227	228	229	282	283	822	823	828	829
13_	230	231	232	233	234	235	236	237	238	239	292	293	832	833	838	839
14_	240	241	242	243	244	245	246	247	248	249	284	285	842	843	288	289
15_	250	251	252	253	254	255	256	257	258	259	294	295	852	853	298	299
16_	260 270	261	262	263	264 274	265	266	267	268	269	286	287	862	863	(888)	(889)
17_ 18_	300	271 301	272 302	273 303	304	275 305	276 306	277 307	278 308	279 309	296 380	297 381	872 902	873 903	(898) 982	(899) 983
19_	310	311	312	313	314	315	316	317	318	319	390	391	912	913	992	993
19_ 1A_	320	321	322	323	324	325	326	327	328	329	382	383	922	923	928	929
1B	330	331	332	333	334	335	336	337	338	339	392	393	932	933	938	939
1C_	340	341	342	343	344	345	346	347	348	349	384	385	942	943	388	389
1D_	350	351	352	353	354	355	356	357	358	359	394	395	952	953	398	399
1E_	360	361	362	363	364	365	366	367	368	369	386	387	962	963	(988)	(989)
1F	370	371	372	373	374	375	376	377	378	379	396	397	972	973	(998)	(999)
20_	400	401	402	403	404	405	406	407	408	409	480	481	804	805	884	885
21_	410	411	412	413	414	415	416	417	418	419	490	491	814	815	894	895
22_	420	421	422	423	424	425	426	427	428	429	482	483	824	825	848	849
23_	430	431	432	433	434	435	436	437	438	439	492	493	834	835	858	859
24_	440	441	442	443	444	445	446	447	448	449	484	485	844	845	488	489
25 _	450	451	452	453	454	455	456	457	458	459	494	495	854	855	498	499
26 _	460	461	462	463	464	465	466	467	468	469	486	487	864	865	(888)	(889)
27 _	470	471	472	473	474	475	476	477	478	479	496	497	874	875	(898)	(899)
28_	500	501	502	503	504	505	506	507	508	509	580	581	904	905	984	985
29_	510	511	512	513	514	515	516	517	518	519	590	591	914	915	994	995
2A_	520	521	522	523	524	525	526	527	528	529	582	583	924	925	948	949
2B	530	531	532	533	534	535	536	537	538	539	592	593	934	935	958	959
2C_	540	541	542	543	544	545	546	547	548	549	584	585	944	945	588	589
2D_	550	551	552	553	554	555	556	557	558	559	594	595	954	955	598	599
2E_	560	561	562	563	564	565	566	567	568	569	586	587	964	965	(988)	(989)
2F_	570	571	572	573	574	575	576	577	578	579	596	597	974	975	(998)	(999)
30_	600	601	602	603	604	605	606	607	608	609	680	681	806	807	886	887
31_	610	611	612	613	614	615	616	617	618	619	690	691	816	817	896	897
32_	620	621	622	623	624	625	626	627	628	629	682	683	826	827	868	869
33_	630	631	632	633	634	635	636	637	638	639	692	693	836	837	878	879
34_	640	641	642	643	644	645	646	647	648	649	684	685	846	847	688	689
35_	650	651	652	653	654	655	656	657	658	659	694	695	856	857	698	699
36_	660	661	662	663	664	665	666	667	668	669	686	687	866	867	(888)	(889)
37_	670 700	671	672	673	674	675	676	677	678	679	696	697	876	877	(898)	(899)
38_	700	701 711	702 712	703 713	704 714	705 715	706 716	707 717	708	709	780	781 701	906 916	907 917	986	987
39_									718	719	790	791			996	997
3A_ 3B_	720 730	721 731	722	723 733	724 734	725 735	726 736	727 737	728 738	729 730	782 792	783 793	926 936	927 937	968 978	969 979
3C_	740	741	732 742	743	744	745	746	747	748	739 749	784	785	936	937	788	789
3D_	750	751	742 752	753	744 754	745 755	746 756	747 757	748 758	749 759	794 794	795	956	947	798	799
3E_	760	761	762	763	764	765	766	767	768	769	794 786	795 787	966	967	(988)	(989)
3F_	770	771	772	773	774	775	776	777	778	779	796	797	976	977	(998)	(989)
JI _	770	111	112	113	114	113	110	111	110	113	130	131	570	511	(000)	(333)

Version 3.1B Power ISA™ September 14, 2021

Appendix C. Assembler Extended Mnemonics

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided that defines simple shorthand for the most frequently used forms of Branch Conditional, Compare, Trap, Rotate and Shift, and certain other instructions.

Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

C.1 Symbols

The following symbols are defined for use in instructions (basic or extended mnemonics) that specify a Condition Register field or a Condition Register bit. The first five (It, ..., un) identify a bit number within a CR field. The remainder (cr0, ..., cr7) identify a CR field. An expression in which a CR field symbol is multiplied by 4 and then added to a bit-number-within-CR-field symbol and 32 can be used to identify a CR bit.

Symbol	Value	Meaning
lt	0	Less than
gt	1	Greater than
eq	2	Equal
so	3	Summary overflow
un	3	Unordered (after floating-point comparison)
cr0	0	CR Field 0
cr1	1	CR Field 1
cr2	2	CR Field 2
cr3	3	CR Field 3
cr4	4	CR Field 4
cr5	5	CR Field 5
cr6	6	CR Field 6
cr7	7	CR Field 7

The extended mnemonics in Sections C.2.2 and C.3 require identification of a CR bit: if one of the CR field symbols is used, it must be multiplied by 4 and added to a bit-number-within-CR-field (value in the range 0-3, explicit or symbolic) and 32. The extended mnemonics in Sections C.2.3 and C.5 require identification of a CR field: if one of the CR field symbols is used, it must not be multiplied by 4 or added to 32. (For the extended mnemonics in Section C.2.3, the bit number within the CR field is part of the extended mnemonic. The programmer identifies the CR field, and the Assembler does the multiplication and addition required to produce a CR bit number for the BI field of the underlying basic mnemonic.)

C.2 Branch Mnemonics

The mnemonics discussed in this section are variations of the Branch Conditional instructions.

Note: *bcIr*, *bcIrI*, *bcctr*, and *bcctrI* each serve as both a basic and an extended mnemonic. The Assembler will recognize a *bcIr*, *bcIrI*, *bcctr*, or *bcctrI* mnemonic with three operands as the basic form, and a *bcIr*, *bcIrI*, *bcctr*, or *bcctrI* mnemonic with two operands as the extended form. In the extended form the BH operand is omitted and assumed to be 0b00. Similarly, for all the extended mnemonics described in Sections C.2.2 - C.2.4 that devolve to any of these four basic mnemonics the BH operand can either be coded or omitted. If it is omitted it is assumed to be 0b00.

C.2.1 BO and BI Fields

The 5-bit BO and BI fields control whether the branch is taken. Providing an extended mnemonic for every possible combination of these fields would be neither useful nor practical. The mnemonics described in Sections C.2.2 - C.2.4 include the most useful cases. Other cases can be coded using a basic *Branch Conditional* mnemonic (**bc[I][a]**, **bclr[I]**) with the appropriate operands.

C.2.2 Simple Branch Mnemonics

Instructions using one of the mnemonics in Table 148 that tests a Condition Register bit specify the corresponding bit as the first operand. The symbols defined in Section C.1 can be used in this operand.

Notice that there are no extended mnemonics for relative and absolute unconditional branches. For these the basic mnemonics **b**, **ba**, **bl**, and **bla** should be used.

Table 148:Simple branch mner	Table 148:Simple branch mnemonics										
		LR not	Set			LR S	et				
Branch Semantics	bc Relative	<i>bca</i> Absolute	<i>bclr</i> To LR	bcctr To CTR	<i>bcl</i> Relative	<i>bcla</i> Absolute	<i>bclrl</i> To LR	bcctrl To CTR			
Branch unconditionally	-	-	blr	bctr	-	-	blrl	bctrl			
Branch if CR _{BI} =1	bt	bta	btlr	btctr	btl	btla	btlrl	btctrl			
Branch if CR _{BI} =0	bf	bfa	bflr	bfctr	bfl	bfla	bflrl	bfctrl			
Decrement CTR, branch if CTR nonzero	bdnz	bdnza	bdnzlr	-	bdnzl	bdnzla	bdnzlrl	-			
Decrement CTR, branch if CTR nonzero and CR _{BI} =1	bdnzt	bdnzta	bdnztlr	-	bdnztl	bdnztla	bdnztlrl	-			
Decrement CTR, branch if CTR nonzero and CR _{BI} =0	bdnzf	bdnzfa	bdnzflr	-	bdnzfl	bdnzfla	bdnzflrl	-			
Decrement CTR, branch if CTR zero	bdz	bdza	bdzlr	-	bdzl	bdzla	bdzlrl	-			
Decrement CTR, branch if CTR zero and CR _{BI} =1	bdzt	bdzta	bdztlr	-	bdztl	bdztla	bdztlrl	-			
Decrement CTR, branch if CTR zero and CR _{BI} =0	bdzf	bdzfa	bdzflr	-	bdzfl	bdzfla	bdzflrl	-			

Examples

1. Decrement CTR and branch if it is still nonzero (closure of a loop controlled by a count loaded into CTR).

bdnz target (equivalent to: bc 16,0,target)

2. Same as (1) but branch only if CTR is nonzero and condition in CR0 is "equal".

bdnzt eq,target (equivalent to: bc 8,2,target)

3. Same as (2), but "equal" condition is in CR5.

bdnzt 4xcr5+eq,target (equivalent to: bc 8,22,target)

4. Branch if bit 59 of CR is 0.

bf 27,target (equivalent to: bc 4,27,target)

5. Same as (4), but set the Link Register. This is a form of conditional "call".

bfl 27,target (equivalent to: bcl 4,27,target)

C.2.3 Branch Mnemonics Incorporating Conditions

In the mnemonics defined in Table 149, the test of a bit in a Condition Register field is encoded in the mnemonic.

Instructions using the mnemonics in Table 149 specify the CR field as an optional first operand. One of the CR field symbols defined in Section C.1 can be used for this operand. If the CR field being tested is CR Field 0, this operand need not be specified unless the resulting basic mnemonic is **bclr[I]** and the BH operand is specified.

A standard set of codes has been adopted for the most common combinations of branch conditions.

Code	Meaning
lt	Less than
le	Less than or equal
eq	Equal
ge	Greater than or equal
gt	Greater than
nl	Not less than
ne	Not equal
ng	Not greater than
SO	Summary overflow
ns	Not summary overflow
un	Unordered (after floating-point comparison)
nu	Not unordered (after floating-point comparison)

These codes are reflected in the mnemonics shown in Table 149.

Table 149:Branch mnemonics incorporating conditions										
		LR not	Set		LR Set					
Branch Semantics	bc Relative	<i>bca</i> Absolute	<i>bclr</i> To LR	bcctr To CTR	<i>bcl</i> Relative	<i>bcla</i> Absolute	<i>bclrl</i> To LR	bcctrl To CTR		
Branch if less than	blt	blta	bltlr	bltctr	bltl	bltla	bltlrl	bltctrl		
Branch if less than or equal	ble	blea	blelr	blectr	blel	blela	blelrl	blectrl		
Branch if equal	beq	beqa	beqlr	beqctr	beql	beqla	beqlrl	beqctrl		
Branch if greater than or equal	bge	bgea	bgelr	bgectr	bgel	bgela	bgelrl	bgectrl		
Branch if greater than	bgt	bgta	bgtlr	bgtctr	bgtl	bgtla	bgtlrl	bgtctrl		
Branch if not less than	bnl	bnla	bnllr	bnlctr	bnll	bnlla	bnllrl	bnlctrl		
Branch if not equal	bne	bnea	bnelr	bnectr	bnel	bnela	bnelrl	bnectrl		
Branch if not greater than	bng	bnga	bnglr	bngctr	bngl	bngla	bnglrl	bngctrl		
Branch if summary overflow	bso	bsoa	bsolr	bsoctr	bsol	bsola	bsolrl	bsoctrl		
Branch if not summary overflow	bns	bnsa	bnslr	bnsctr	bnsl	bnsla	bnslrl	bnsctrl		
Branch if unordered	bun	buna	bunlr	bunctr	bunl	bunla	bunlrl	bunctrl		
Branch if not unordered	bnu	bnua	bnulr	bnuctr	bnul	bnula	bnulrl	bnuctrl		

Examples

1. Branch if CR0 reflects condition "not equal".

bne target (equivalent to: bc 4,2,target)

2. Same as (1), but condition is in CR3.

bne cr3,target (equivalent to: bc 4,14,target)

3. Branch to an absolute target if CR4 specifies "greater than", setting the Link Register. This is a form of conditional "call".

bgtla cr4,target (equivalent to: bcla 12,17,target)

4. Same as (3), but target address is in the Count Register.

bgtctrl cr4 (equivalent to: bcctrl 12,17,0)

C.2.4 Branch Prediction

Software can use the "at" bits of *Branch Conditional* instructions to provide a hint to the processor about the behavior of the branch. If, for a given such instruction, the branch is almost always taken or almost always not taken, a suffix can be added to the mnemonic indicating the value to be used for the "at" bits.

- + Predict branch to be taken (at=0b11)
- Predict branch not to be taken (at=0b10)

Such a suffix can be added to any *Branch Conditional* mnemonic, either basic or extended, that tests either the Count Register or a CR bit (but not both). Assemblers should use 0b00 as the default value for the "at" bits, indicating that software has offered no prediction.

Examples

1. Branch if CR0 reflects condition "less than", specifying that the branch should be predicted to be taken.

blt+ target

2. Same as (1), but target address is in the Link Register and the branch should be predicted not to be taken.

bltlr-

C.3 Condition Register Logical Mnemonics

The Condition Register Logical instructions can be used to set (to 1), clear (to 0), copy, or invert a given Condition Register bit. Extended mnemonics are provided that allow these operations to be coded easily.

Table 150:Condition Register logical mnemonics							
Operation	Extended Mnemonic	Equivalent to					
Condition Register set	crset bx	creqv bx,bx,bx					
Condition Register clear	crclr bx	crxor bx,bx,bx					
Condition Register move	crmove bx,by	cror bx,by,by					
Condition Register not	crnot bx,by	crnor bx,by,by					

The symbols defined in Section C.1 can be used to identify the Condition Register bits.

Examples

1. Set CR bit 57.

crset 25 (equivalent to: creqv 25,25,25)

2. Clear the SO bit of CR0.

crclr so (equivalent to: crxor 3,3,3)

3. Same as (2), but SO bit to be cleared is in CR3.

crclr 4×cr3+so (equivalent to: crxor 15,15,15)

4. Invert the EQ bit.

crnot eq,eq (equivalent to: crnor 2,2,2)

5. Same as (4), but EQ bit to be inverted is in CR4, and the result is to be placed into the EQ bit of CR5.

crnot 4xcr5+eq,4xcr4+eq (equivalent to: crnor 22,18,18)

C.4 Subtract Mnemonics

C.4.1 Subtract Immediate

Although there is no "Subtract Immediate" instruction, its effect can be achieved by using an Add Immediate instruction with the immediate operand negated. Extended mnemonics are provided that include this negation, making the intent of the computation clearer.

subi	Rx,Ry,value	(equivalent to:	addi	Rx,Ry,-value)
subis	Rx,Ry,value	(equivalent to:	addis	Rx,Ry,-value)
subic	Rx,Ry,value	(equivalent to:	addic	Rx,Ry,-value)
subic.	Rx,Ry,value	(equivalent to:	addic.	Rx,Ry,-value)

C.4.2 Subtract

The Subtract From instructions subtract the second operand (RA) from the third (RB). Extended mnemonics are provided that use the more "normal" order, in which the third operand is subtracted from the second. Both these mnemonics can be coded with a final "o" and/or "." to cause the OE and/or Rc bit to be set in the underlying instruction.

sub	Rx,Ry,Rz	(equivalent to:	subf	Rx,Rz,Ry)
subc	Rx.Rv.Rz	(equivalent to:	subfc	Rx.Rz.Rv)

C.5 Compare Mnemonics

The L field in the fixed-point *Compare* instructions controls whether the operands are treated as 64-bit quantities or as 32-bit quantities. Extended mnemonics are provided that represent the L value in the mnemonic rather than requiring it to be coded as a numeric operand.

The BF field can be omitted if the result of the comparison is to be placed into CR Field 0. Otherwise the target CR field must be specified as the first operand. One of the CR field symbols defined in Section C.1 can be used for this operand.

Note: The Assembler will recognize a basic *Compare* mnemonic with three operands, and will generate the instruction with L=0. Thus the Assembler must require that the BF field, which normally can be omitted when CR Field 0 is the target, be specified explicitly if L is.

C.5.1 Doubleword Comparisons

Table 151:Doubleword compare mnemonics						
Operation	Extended Mnemonic	Equivalent to				
Compare doubleword immediate	cmpdi bf,ra,si	cmpi bf,1,ra,si				
Compare doubleword	cmpd bf,ra,rb	cmp bf,1,ra,rb				
Compare logical doubleword immediate	cmpldi bf,ra,ui	cmpli bf,1,ra,ui				
Compare logical doubleword	cmpld bf,ra,rb	cmpl bf,1,ra,rb				

Examples

1. Compare register Rx and immediate value 100 as unsigned 64-bit integers and place result into CR0.

cmpldi Rx,100 (equivalent to: cmpli 0,1,Rx,100)

2. Same as (1), but place result into CR4.

cmpldi cr4,Rx,100 (equivalent to: cmpli 4,1,Rx,100)

3. Compare registers Rx and Ry as signed 64-bit integers and place result into CR0.

cmpd Rx,Ry (equivalent to: cmp 0,1,Rx,Ry)

C.5.2 Word Comparisons

Table 152:Word compare mnemonics							
Operation	Extended Mnemonic	Equivalent to					
Compare word immediate	cmpwi bf,ra,si	cmpi bf,0,ra,si					
Compare word	cmpw bf,ra,rb	cmp bf,0,ra,rb					
Compare logical word immediate	cmplwi bf,ra,ui	cmpli bf,0,ra,ui					
Compare logical word	cmplw bf,ra,rb	cmpl bf,0,ra,rb					

Examples

1. Compare bits 32:63 of register Rx and immediate value 100 as signed 32-bit integers and place result into CR0.

cmpwi Rx,100 (equivalent to: cmpi 0,0,Rx,100)

2. Same as (1), but place result into CR4.

cmpwi cr4,Rx,100 (equivalent to: cmpi 4,0,Rx,100)

3. Compare bits 32:63 of registers Rx and Ry as unsigned 32-bit integers and place result into CR0.

cmplw Rx,Ry (equivalent to: cmpl 0,0,Rx,Ry)

C.6 Trap Mnemonics

The mnemonics defined in Table 153 are variations of the *Trap* instructions, with the most useful values of TO represented in the mnemonic rather than specified as a numeric operand.

A standard set of codes has been adopted for the most common combinations of trap conditions.

Code	Meaning	TO encoding	<	>	=	<u< th=""><th>>u</th></u<>	>u
lt	Less than	16	1	0	0	0	0
le	Less than or equal	20	1	0	1	0	0
eq	Equal	4	0	0	1	0	0
ge	Greater than or equal	12	0	1	1	0	0
gt	Greater than	8	0	1	0	0	0
nl	Not less than	12	0	1	1	0	0
ne	Not equal	24	1	1	0	0	0
ng	Not greater than	20	1	0	1	0	0
llt	Logically less than	2	0	0	0	1	0
lle	Logically less than or equal	6	0	0	1	1	0
lge	Logically greater than or equal	5	0	0	1	0	1
lgt	Logically greater than	1	0	0	0	0	1
Inl	Logically not less than	5	0	0	1	0	1
Ing	Logically not greater than	6	0	0	1	1	0
u	Unconditionally with parameters	31	1	1	1	1	1
(none)	Unconditional	31	1	1	1	1	1

These codes are reflected in the mnemonics shown in Table 153.

Table 153:Trap mnemonics					
	64-bit Co	64-bit Comparison		32-bit Comparison	
Trap Semantics	<i>tdi</i> Immediate	<i>td</i> Register	<i>twi</i> Immediate	<i>tw</i> Register	
Trap unconditionally	-	-	-	trap	
Trap unconditionally with parameters	tdui	tdu	twui	twu	
Trap if less than	tdlti	tdlt	twlti	twlt	
Trap if less than or equal	tdlei	tdle	twlei	twle	
Trap if equal	tdeqi	tdeq	tweqi	tweq	
Trap if greater than or equal	tdgei	tdge	twgei	twge	
Trap if greater than	tdgti	tdgt	twgti	twgt	
Trap if not less than	tdnli	tdnl	twnli	twnl	
Trap if not equal	tdnei	tdne	twnei	twne	
Trap if not greater than	tdngi	tdng	twngi	twng	
Trap if logically less than	tdllti	tdllt	twllti	twllt	
Trap if logically less than or equal	tdllei	tdlle	twllei	twlle	
Trap if logically greater than or equal	tdlgei	tdlge	twlgei	twlge	
Trap if logically greater than	tdlgti	tdlgt	twlgti	twlgt	
Trap if logically not less than	tdlnli	tdlnl	twlnli	twlnl	
Trap if logically not greater than	tdlngi	tdlng	twlngi	twlng	

Examples

1. Trap if register Rx is not 0.

tdnei Rx,0 (equivalent to: tdi 24,Rx,0)

2. Same as (1), but comparison is to register Ry.

tdne Rx,Ry (equivalent to: td 24,Rx,Ry)

3. Trap if bits 32:63 of register Rx, considered as a 32-bit quantity, are logically greater than 0x7FF.

twlgti Rx,0x7FF (equivalent to: twi 1,Rx,0x7FF)

4. Trap unconditionally.

trap (equivalent to: tw 31,0,0)

5. Trap unconditionally with immediate parameters Rx and Ry

tdu Rx,Ry (equivalent to: td 31,Rx,Ry)

C.7 Integer Select Mnemonics

The mnemonics defined in Table 154, "Integer Select mnemonics," on page 1028 are variations of the *Integer Select* instructions, with the most useful values of BC represented in the mnemonic rather than specified as a numeric operand..

Code	Meaning	
lt	Less than	
eq	Equal	
gt	Greater than	

These codes are reflected in the mnemonics shown in Table 154.

Table 154:Integer Select mnemonics	
Select semantics	isel extended mnemonic
Integer Select if less than	isellt
Integer Select if equal	iseleq
Integer Select if greater than	iselgt

Examples

1. Set register Rx to Ry if the LT bit is set in CR0, and to Rz otherwise.

isellt Rx,Ry,Rz (equivalent to: isel Rx,Ry,Rz,0)

2. Set register Rx to Ry if the GT bit is set in CR0, and to Rz otherwise.

iselgt Rx,Ry,Rz (equivalent to: isel Rx,Ry,Rz,1)

3. Set register Rx to Ry if the EQ bit is set in CR0, and to Rz otherwise.

iseleq Rx,Ry,Rz (equivalent to: isel Rx,Ry,Rz,2)

C.8 Rotate and Shift Mnemonics

The Rotate and Shift instructions provide powerful and general ways to manipulate register contents, but can be difficult to understand. Extended mnemonics are provided that allow some of the simpler operations to be coded easily.

Mnemonics are provided for the following types of operation.

Extract Select a field of n bits starting at bit position b in the source register; left or right justify this field in the target register; clear all other bits of the target register to 0.

Insert Select a left-justified or right-justified field of n bits in the source register; insert this field starting at bit position b of the target register; leave other bits of the target register unchanged. (No extended mnemonic is provided for insertion of a left-justified field when operating on doublewords, because such an insertion requires more than one instruction.)

Rotate Rotate the contents of a register right or left n bits without masking.

Shift Shift the contents of a register right or left n bits, clearing vacated bits to 0 (logical shift).

Clear Clear the leftmost or rightmost n bits of a register to 0.

Clear left and shift left

Clear the leftmost b bits of a register, then shift the register left by n bits. This operation can be used to scale a (known nonnegative) array index by the width of an element.

C.8.1 Operations on Doublewords

All these mnemonics can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.

Table 155:Doubleword rotate and shift mnemonics			
Operation	Extended Mnemonic	Equivalent to	
Extract and left justify immediate	extldi ra,rs,n,b (n > 0)	rldicr ra,rs,b,n-1	
Extract and right justify immediate	extrdi ra,rs,n,b (n > 0)	rldicl ra,rs,b+n,64-n	
Insert from right immediate	insrdi ra,rs,n,b (n > 0)	rldimi ra,rs,64-(b+n),b	
Rotate left immediate	rotldi ra,rs,n	rldicl ra,rs,n,0	
Rotate right immediate	rotrdi ra,rs,n	rldicl ra,rs,64-n,0	
Rotate left	rotld ra,rs,rb	rldcl ra,rs,rb,0	
Shift left immediate	sldi ra,rs,n (n < 64)	rldicr ra,rs,n,63-n	
Shift right immediate	srdi ra,rs,n (n < 64)	rldicl ra,rs,64-n,n	
Clear left immediate	clrldi ra,rs,n (n < 64)	rldicl ra,rs,0,n	
Clear right immediate	clrrdi ra,rs,n (n < 64)	rldicr ra,rs,0,63-n	
Clear left and shift left immediate	clrlsldi ra,rs,b,n (n <= b < 64)	rldic ra,rs,n,b-n	

Examples

1. Extract the sign bit (bit 0) of register Ry and place the result right-justified into register Rx.

extrdi Rx,Ry,1,0 (equivalent to: rldicl Rx,Ry,1,63)

2. Insert the bit extracted in (1) into the sign bit (bit 0) of register Rz.

insrdi Rz,Rx,1,0 (equivalent to: rldimi Rz,Rx,63,0)

3. Shift the contents of register Rx left 8 bits.

sldi Rx,Rx,8 (equivalent to: rldicr Rx,Rx,8,55)

4. Clear the high-order 32 bits of register Ry and place the result into register Rx.

clrldi Rx,Ry,32 (equivalent to: rldicl Rx,Ry,0,32)

Operations on Words C.8.2

All these mnemonics can be coded with a final "." to cause the Rc bit to be set in the underlying instruction. The operations as described above apply to the low-order 32 bits of the registers, as if the registers were 32-bit registers. The Insert operations either preserve the high-order 32 bits of the target register or place rotated data there; the other operations clear these bits.

Table 156:Word rotate and shift mnemonics			
Operation	Extended Mnemonic	Equivalent to	
Extract and left justify immediate	extlwi ra,rs,n,b (n > 0)	rlwinm ra,rs,b,0,n-1	
Extract and right justify immediate	extrwi ra,rs,n,b (n > 0)	rlwinm ra,rs,b+n,32-n,31	
Insert from left immediate	inslwi ra,rs,n,b (n > 0)	rlwimi ra,rs,32-b,b,(b+n)-1	
Insert from right immediate	insrwi ra,rs,n,b (n > 0)	rlwimi ra,rs,32-(b+n),b,(b+n)-1	
Rotate left immediate	rotlwi ra,rs,n	rlwinm ra,rs,n,0,31	
Rotate right immediate	rotrwi ra,rs,n	rlwinm ra,rs,32-n,0,31	
Rotate left	rotlw ra,rs,rb	rlwnm ra,rs,rb,0,31	
Shift left immediate	slwi ra,rs,n (n < 32)	rlwinm ra,rs,n,0,31-n	
Shift right immediate	srwi ra,rs,n (n < 32)	rlwinm ra,rs,32-n,n,31	
Clear left immediate	clrlwi ra,rs,n (n < 32)	rlwinm ra,rs,0,n,31	
Clear right immediate	clrrwi ra,rs,n (n < 32)	rlwinm ra,rs,0,0,31-n	
Clear left and shift left immediate	clrlslwi ra,rs,b,n $(n \le b < 32)$	rlwinm ra,rs,n,b-n,31-n	

Examples

1. Extract the sign bit (bit 32) of register Ry and place the result right-justified into register Rx.

Rx,Ry,1,0 (equivalent to: rlwinm Rx,Ry,1,31,31)

2. Insert the bit extracted in (1) into the sign bit (bit 32) of register Rz.

insrwi Rz,Rx,1,0 (equivalent to: rlwimi Rz,Rx,31,0,0)

3. Shift the contents of register Rx left 8 bits, clearing the high-order 32 bits.

Rx,Rx,8 (equivalent to: rlwinm Rx,Rx,8,0,23)

4. Clear the high-order 16 bits of the low-order 32 bits of register Ry and place the result into register Rx, clearing the high-order 32 bits of register Rx.

(equivalent to: clrlwi Rx,Ry,16 rlwinm Rx,Ry,0,16,31)

C.9 Move To/From Special Purpose Register Mnemonics

The *mtspr* and *mfspr* instructions specify a Special Purpose Register (SPR) as a numeric operand. Extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand.

	Move ⁻	To SPR	Move From SPR	
Special Purpose Register	Extended	Equivalent to	Extended	Equivalent to
XER	mtxer Rx	mtspr 1,Rx	mfxer Rx	mfspr Rx,1
DSCR	mtudscr Rx	mtspr 3,Rx	mfudscr Rx	mfspr Rx,3
LR	mtlr Rx	mtspr 8,Rx	mflr Rx	mfspr Rx,8
CTR	mtctr Rx	mtspr 9,Rx	mfctr Rx	mfspr Rx,9
AMR	mtuamr Rx	mtspr 13,Rx	mfuamr Rx	mfspr Rx,13
CTRL	-	-	mfctrl Rx	mfspr Rx,136
VRSAVE	mtvrsave Rx	mtspr 256,Rx	mfvrsave Rx	mfspr Rx,256
SPRG3	-	-	mfusprg3 Rx	mfspr Rx,259
ТВ	-	-	mftb Rx	mftb Rx,268 mfspr Rx,268
TBU	-	-	mftbu Rx	mftb Rx,269 mfspr Rx,269
SIER	-	-	mfusier Rx	mfspr Rx,768
MMCR2	mtummcr2 Rx	mtspr 769,Rx	mfummcr2 Rx	mfspr Rx,769
MMCRA	mtummcra Rx	mtspr 770,Rx	mfummcra Rx	mfspr Rx,770
PMC1	mtupmc1 Rx	mtspr 771,Rx	mfupmc1 Rx	mfspr Rx,771
PMC2	mtupmc2 Rx	mtspr 772,Rx	mfupmc2 Rx	mfspr Rx,772
PMC3	mtupmc3 Rx	mtspr 773,Rx	mfupmc3 Rx	mfspr Rx,773
PMC4	mtupmc4 Rx	mtspr 774,Rx	mfupmc4 Rx	mfspr Rx,774
PMC5	mtupmc5 Rx	mtspr 775,Rx	mfupmc5 Rx	mfspr Rx,775
PMC6	mtupmc6 Rx	mtspr 776,Rx	mfupmc6 Rx	mfspr Rx,776
MMCR0	mtummcr0 Rx	mtspr 779,Rx	mfummcr0 Rx	mfspr Rx,779
SIAR	-	-	mfusiar Rx	mfspr Rx,780
SDAR	-	-	mfusdar Rx	mfspr Rx,781
MMCR1	-	-	mfummcr1 Rx	mfspr Rx,782
BESCRS	mtbescrs Rx	mtspr 800,Rx	mfbescrs Rx	mfspr Rx,800
BESCRU	mtbescru Rx	mtspr 801,Rx	mfbescru Rx	mfspr Rx,801
BESCRR	mtbescrr Rx	mtspr 802,Rx	mfbescrr Rx	mfspr Rx,802
BESCRRU	mtbescrru Rx	mtspr 803,Rx	mfbescrru Rx	mfspr Rx,803
EBBHR	mtebbhr Rx	mtspr 804,Rx	mfebbhr Rx	mfspr Rx,804
EBBRR	mtebbrr Rx	mtspr 805,Rx	mfebbrr Rx	mfspr Rx,805
BESCR	mtbescr Rx	mtspr 806,Rx	mfbescr Rx	mfspr Rx,806
TAR	mttar Rx	mtspr 815,Rx	mftar Rx	mfspr Rx,815
PPR	mtppr Rx	mtspr 896,Rx	mfppr Rx	mfspr Rx,896
PPR32	mtppr32 Rx	mtspr 898,Rx	mfppr32 Rx	mfspr Rx,898

Examples

1. Copy the contents of register Rx to the XER.

mtxer (equivalent to: mtspr 1,Rx)

2. Copy the contents of the LR to register Rx.

mflr Rx (equivalent to: mfspr Rx,8)

3. Copy the contents of register Rx to the CTR.

mtctr Rx (equivalent to: mtspr 9,Rx)

C.10 Miscellaneous Mnemonics

No-op

Many Power ISA instructions can be coded in a way such that, effectively, no operation is performed. An extended mnemonic is provided for the preferred form of no-op. If an implementation performs any type of run-time optimization related to no-ops, the preferred form is the no-op that will trigger this.

nop (equivalent to: ori 0.0.0)

For some uses of a no-op instruction, optimizations related to no-ops, such as removal from the execution stream, are not desireable. An extended mnemonic is provided for the executed form of no-op. This form of no-op will still consume execution resources.

xnop (equivalent to: xori 0,0,0)

To avoid certain security vulnerabilities, it is sometimes desirable to constrain the order in which instructions are executed at certain points in a program. An extended mnemonic is provided for a form of the *Or Immediate* instruction that serves this purpose. See Section 9.2.1 of Book III.

exser (equivalent to: ori 31,31,0)

Load Immediate

The **addi** and **addis** instructions can be used to load an immediate value into a register. Extended mnemonics are provided to convey the idea that no addition is being performed but merely data movement (from the immediate field of the instruction to a register).

Load a 16-bit signed immediate value into register Rx.

li Rx,value (equivalent to: addi Rx,0,value)

Load a 16-bit signed immediate value, shifted left by 16 bits, into register Rx.

lis Rx,value (equivalent to: addis Rx,0,value)

Load Next Instruction Address

The *addpcis* instruction can be used to load the next instruction address into a register. An extended mnemonics is provided to perform this operation.

Inia Rx (equivalent to: addpcis Rx,0)

Load Address

This mnemonic permits computing the value of a base-displacement operand, using the *addi* instruction which normally requires separate register and immediate operands.

la Rx,D(Ry) (equivalent to: addi Rx,Ry,D)

The *la* mnemonic is useful for obtaining the address of a variable specified by name, allowing the Assembler to supply the base register number and compute the displacement. If the variable v is located at offset Dv bytes from the address in register Rv, and the Assembler has been told to use register Rv as a base for references to the data structure containing v, then the following line causes the address of v to be loaded into register Rx.

la Rx,v (equivalent to: addi Rx,Rv,Dv)

Move Register

Several Power ISA instructions can be coded in a way such that they simply copy the contents of one register to another. An extended mnemonic is provided to convey the idea that no computation is being performed but merely data movement (from one register to another).

The following instruction copies the contents of register Ry to register Rx. This mnemonic can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.

mr Rx,Ry (equivalent to: or Rx,Ry,Ry)

Complement Register

Several Power ISA instructions can be coded in a way such that they complement the contents of one register and place the result into another register. An extended mnemonic is provided that allows this operation to be coded easily.

The following instruction complements the contents of register Ry and places the result into register Rx. This mnemonic can be coded with a final "." to cause the Rc bit to be set in the underlying instruction.

not Rx,Ry (equivalent to: nor Rx,Ry,Ry)

Move To/From Condition Register

This mnemonic permits copying the contents of the low-order 32 bits of a GPR to the Condition Register, using the same style as the *mfcr* instruction.

mtcr Rx (equivalent to: mtcrf 0xFF,Rx)

The following instructions may generate either the (old) *mtcrf* or *mfcr* instructions or the (new) *mtocrf* or *mfocrf* instruction, respectively, depending on the target machine type assembler parameter.

mtcrf FXM,Rx mfcr Rx

All three extended mnemonics in this subsection are being phased out. In future assemblers the form "mtcr Rx" may not exist, and the **mtcrf** and **mfcr** mnemonics may generate the old form instructions (with bit 11 = 0) regardless of the target machine type assembler parameter, or may cease to exist.

Book II:

Power ISA Virtual Environment Architecture

Chapter 1. Storage Model

1.1 Definitions

The following definitions, in addition to those specified in Book I, are used in this Book. In these definitions, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

system

A combination of processors, storage, and associated mechanisms that is capable of executing programs. Sometimes the reference to system includes services provided by the privileged software.

main storage

The level of storage hierarchy in which all storage state is visible to all processors and mechanisms in the system.

normal memory

Coherently-accessed, well-behaved regions of main storage that hold supervisor software and data and general purpose applications and data. This is in contrast with regions of main storage associated with I/O interfaces or devices such as accelerators or attached to other systems. Normal memory is assumed to have the following storage control attributes (see Section 1.6): not Write Through Required, not Caching Inhibited, Memory Coherence Required, and not Guarded.

■ control memory

Regions of main storage that are associated with individual devices or groups of similar devices and used to deliver control information, such as commands, to the respective devices. Control memory can be accessed only as the target of a data transfer (see Section 1.7.1.1).

■ persistent storage

Storage that retains its contents when power is removed, and is "behind" certain regions of main storage, that is not Caching Inhibited, in the sense that a store (to a location in such a region of main

storage) will get to main storage before it gets to persistent storage.

primary cache

The level of cache closest to the processor.

■ secondary cache

After the primary cache, the next closest level of cache to the processor.

instruction storage

The view of storage as seen by the mechanism that fetches instructions.

data storage

The view of storage as seen by a *Load* or *Store* instruction.

program order

The execution of instructions in the order required by the sequential execution model. (See Section 2.2 of Book I.) A *dcbz* instruction that modifies storage which contains instructions has the same effect with respect to the sequential execution model as a *Store* instruction as described there.)

For the instructions and facilities defined in this Book, there are two additional exceptions to the sequential execution model that the processor obeys beyond those described in Section 2.2 of Book I.

- an event-based branch occurs (see Chapter
 6)
- the BHRB is read (see Section 7.2)

event-based exception

An unusual condition, or external signal, that sets a status bit in the BESCR and may or may not cause an event-based branch, depending upon whether event-based branches are enabled.

storage location

A contiguous sequence of one or more bytes in storage. When used in association with a specific instruction or the instruction fetching mechanism, the length of the sequence of one or more bytes is typically implied by the operation. In other uses, it

may refer more abstractly to a group of bytes which share common storage attributes.

■ storage access

An access to a storage location. There are three (mutually exclusive) kinds of storage access.

- data access

An access to the storage location specified by a *Load* or *Store* instruction, or, if the access is performed "out-of-order" (see Section 6.5 of Book III), an access to a storage location as if it were the storage location specified by a *Load* or *Store* instruction.

- instruction fetch

An access for the purpose of fetching an instruction.

- implicit access

An access by the processor for the purpose of finding the address translation tables, translating an address, or recording reference and change information (see Book III).

caused by, associated with

- caused by

A storage access is said to be caused by an instruction if the instruction is a *Load* or *Store* and the access (data access) is to the storage location specified by the instruction.

- associated with

A storage access is said to be associated with an instruction if the access is for the purpose of fetching the instruction (instruction fetch), or is a data access caused by the instruction, or is an implicit access that occurs as a side effect of fetching or executing the instruction.

■ metadata

Companion data associated with a storage location. In addition to the data that is loaded into a target register or stored from a source register, a storage location may be associated with additional control information. The granularity, meaning, and treatment of the control information may vary based on the type of storage access involved and on the state of the process making the access. Unless otherwise stated or obvious from context, loads ignore the metadata and stores zero the metadata.

Note that not all storage locations have associated metadata. The absence of associated metadata does not necessarily prevent successful completion of an instruction that specifies the treatment of metadata. Unless otherwise stated or obvious from context, metadata associated with a store is

lost, and a load will have its metadata set to zero if the storage location has no associated metadata.

prefetched instructions

Instructions for which a copy of the instruction has been fetched from instruction storage, but the instruction has not yet been executed.

uniprocessor

A system that contains one processor.

■ multiprocessor

A system that contains two or more processors.

shared storage multiprocessor

A multiprocessor that contains some common storage, which all the processors in the system can access.

performed

A load or instruction fetch by a processor or mechanism (P1) is performed with respect to any processor or mechanism (P2) when the value to be returned by the load or instruction fetch can no longer be changed by a store by P2. A store by P1 is performed with respect to P2 when a load by P2 from the location accessed by the store will return the value stored (or a value stored subsequently). An instruction cache block invalidation by P1 is performed with respect to P2 when the instruction that requested the invalidation has caused the specified block, if present, to be made invalid in P2's instruction cache, and similarly for a data cache block invalidation.

The preceding definitions apply regardless of whether P1 and P2 are the same entity.

■ page (virtual page)

2ⁿ contiguous bytes of storage aligned such that the effective address of the first byte in the page is an integral multiple of the page size for which protection and control attributes are independently specifiable and for which reference and change status are independently recorded.

■ block

The aligned unit of storage operated on by the *Cache Management* instructions. The size of an instruction cache block may differ from the size of a data cache block, and both sizes may vary between implementations. The maximum block size is equal to the minimum page size.

1.2 Introduction

The Power ISA User Instruction Set Architecture, discussed in Book I, defines storage as a linear array of bytes indexed from 0 to a maximum of 2⁶⁴-1. Each byte is identified by its index, called its address, and each

byte contains a value. This information is sufficient to allow the programming of applications that require no special features of any particular system environment. The Power ISA Virtual Environment Architecture, described herein, expands this simple storage model to include caches, virtual storage, and shared storage multiprocessors. The Power ISA Virtual Environment Architecture, in conjunction with services based on the Power ISA Operating Environment Architecture (see Book III) and provided by the operating system, permits explicit control of this expanded storage model. A simple model for sequential execution allows at most one storage access to be performed at a time and requires that all storage accesses appear to be performed in program order. In contrast to this simple model, the Power ISA specifies a relaxed model of storage consistency. In a multiprocessor system that allows multiple copies of a storage location, aggressive implementations of the architecture can permit intervals of time during which different copies of a storage location have different values. This chapter describes features of the Power ISA that enable programmers to write correct programs for this storage model.

1.3 Virtual Storage

The Power ISA system implements a virtual storage model for applications. This means that a combination of hardware and software can present a storage model that allows applications to exist within a "virtual" address space larger than either the effective address space or the real address space.

Each program can access 2⁶⁴ bytes of "effective address" (EA) space, subject to limitations imposed by the operating system. In a typical Power ISA system, each program's EA space is a subset of a larger "virtual address" (VA) space managed by the operating system.

Each effective address is translated to a real address (i.e., to an address of a byte in real storage or on an I/O device) before being used to access storage. The hardware accomplishes this, using the address translation mechanism described in Book III. The operating system manages the real (physical) storage resources of the system, by setting up the tables and other information used by the hardware address translation mechanism.

In general, real storage may not be large enough to map all the virtual pages used by the currently active applications. With support provided by hardware, the operating system can attempt to use the available real pages to map a sufficient set of virtual pages of the applications. If a sufficient set is maintained, "paging" activity is minimized. If not, performance degradation is likely.

The operating system can support restricted access to virtual pages (including read/write, read only, and no access; see Book III), based on system standards (e.g., program code might be read only) and application requests.

1.4 Single-Copy Atomicity

An access is *single-copy atomic*, or simply *atomic*, if it is always performed in its entirety with no visible fragmentation. Atomic accesses are thus serialized: each happens in its entirety in some order, even when that order is not specified in the program or enforced between processors.

The access caused by an instruction other than a Load/ Store Multiple or Move Assist instruction is guaranteed to be atomic if the storage operand is not larger than a doubleword and is aligned (see Section 1.10.1 of Book I). For Load (Store) Multiple Word instructions, this section applies as if the instruction were the corresponding sequence of Load Word and Zero (Store Word) instructions. Thus, for example, the access to each word specified by a Load/Store Multiple Word instruction is guaranteed to be atomic if the storage operand is aligned.

Quadword accesses with aligned storage operands are guaranteed to be atomic when caused by the following instructions.

- Iq
- stq
- Iqarx
- stgcx.

Quadword atomicity applies only to storage that is neither Write Through Required nor Caching Inhibited. The cases described above are the only cases in which the access to the storage operand is guaranteed to be atomic. For example, the access caused by the following instructions is not guaranteed to be atomic.

- any Load or Store instruction for which the storage operand is unaligned
- Iswi, Iswx, stswi, stswx
- Ifdp, Ifdpx, stfdp, stfdpx
- any Cache Management instruction

An access that is not atomic is performed as a set of smaller disjoint atomic accesses. If the non-atomic access is caused by an instruction other than a *Move Assist* instruction and one of the following conditions is satisfied, the non-atomic access is performed as described in the corresponding list item. The first list item matching a given situation applies.

The storage operand is at least 16 bytes long, has length that is an integral multiple of eight, and is doubleword-aligned:

the access is performed as a set of disjoint atomic accesses each of which consists of one or more aligned doublewords.

- The storage operand is at least eight bytes long, has length that is an integral multiple of four, and is word-aligned:
 - the access is performed as a set of disjoint atomic accesses each of which consists of one or more aligned words.
- The storage operand is at least four bytes long, has length that is an integral multiple of two, and is halfword-aligned:
 - the access is performed as a set of disjoint atomic accesses each of which consists of one or more aligned halfwords.

In all other cases the number, length, and alignment of the component disjoint atomic accesses are implementation-dependent. In all cases the relative order in which the component disjoint atomic accesses are performed is implementation-dependent.

The results for several combinations of loads and stores to the same or overlapping locations are described below.

- When two processors perform atomic stores to locations that do not overlap, and no other stores are performed to those locations, the contents of those locations are the same as if the two stores were performed by a single processor.
- When two processors perform atomic stores to the same storage location, and no other store is performed to that location, the contents of that location are the result stored by one of the processors.
- When two processors perform stores that have the same target location and are not guaranteed to be atomic, and no other store is performed to that location, the result is some combination of the bytes stored by both processors.
- 4. When two processors perform stores to overlapping locations, and no other store is performed to those locations, the result is some combination of the bytes stored by the processors to the overlapping bytes. The portions of the locations that do not overlap contain the bytes stored by the processor storing to the location.
- 5. When a processor performs an atomic store to a location, a second processor performs an atomic load from that location, and no other store is performed to that location, the value returned by the load is the contents of the location before the store or the contents of the location after the store.
- 6. When a load and a store with the same target location can be performed simultaneously, and the accesses are not guaranteed to be atomic, and no other store is performed to that location, the value returned by the load is some combination of the contents of the location before the store and the contents of the location after the store.

1.5 Cache Model

A cache model in which there is one cache for instructions and another cache for data is called a "Harvard-style" cache. This is the model assumed by the Power ISA, e.g., in the descriptions of the *Cache Management* instructions in Section 4.3. Alternative cache models may be implemented (e.g., a "combined cache" model, in which a single cache is used for both instructions and data, or a model in which there are several levels of caches), but they support the programming model implied by a Harvard-style cache.

The processor is not required to maintain copies of storage locations in the instruction cache consistent with modifications to those storage locations (e.g., modifications caused by *Store* instructions).

A location in the data cache is considered to be modified in that cache if the location has been modified (e.g., by a *Store* instruction) and the modified data have not been written to main storage.

Cache Management instructions are provided so that programs can manage the caches when needed. For example, program management of the caches is needed when a program generates or modifies code that will be executed (i.e., when the program modifies data in storage and then attempts to execute the modified data as instructions). The Cache Management instructions are also useful in optimizing the use of memory bandwidth in such applications as graphics and numerically intensive computing. The functions performed by these instructions depend on the storage control attributes associated with the specified storage location (see Section 1.6, "Storage Control Attributes").

The Cache Management instructions allow the program to do the following.

- invalidate the copy of storage in an instruction cache block (*icbi*)
- provide a hint that an instruction will probably soon be accessed from a specified instruction cache block (*icbt*)
- provide a hint that the program will probably soon access a specified data cache block (dcbt, dcbtst)
- set the contents of a data cache block to zeros (dcbz)
- copy the contents of a modified data cache block to main storage (dcbst)
- copy the contents of a modified data cache block to main storage and make the copy of the block in the data cache invalid (dcbf or dcbfl)

A write to main storage caused by a *dcbst* or *dcbf* instruction has updated main storage when a load by any given processor, that is satisfied from main storage from the location accessed by the write, will return the value written (or a value written or stored subsequently), and similarly for the store caused by a Store instruction.

1.6 Storage Control Attributes

Some operating systems may provide a means to allow programs to specify the storage control attributes described in this section. Because the support provided for these attributes by the operating system may vary between systems, the details of the specific system being used must be known before these attributes can be used.

Storage control attributes are associated with units of storage that are multiples of the page size. Each storage access is performed according to the storage control attributes of the specified storage location, as described below. The storage control attributes are the following.

- Write Through Required
- Caching Inhibited
- Memory Coherence Required
- Guarded

These attributes have meaning only when an effective address is translated by the processor performing the storage access.

Programming Note -

The Write Through Required and Caching Inhibited attributes are mutually exclusive because, as described below, the Write Through Required attribute permits the storage location to be in the data cache while the Caching Inhibited attribute does not.

Storage that is Write Through Required or Caching Inhibited is not intended to be used for general-purpose programming. For example, the *Ibarx, Iharx, Iwarx, Idarx, Iqarx, stbcx., sthcx., stwcx., stdcx.,* and *stqcx.* instructions may cause the system data storage error handler to be invoked if they specify a location in storage having either of these attributes. To obtain the best performance across the widest range of implementations, storage that is Write Through Required or Caching Inhibited should be used only when the use of such storage meets specific functional or semantic needs or enables a performance optimization.

In the remainder of this section, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load" unless they are explicitly excluded, and similarly for "Store instruction".

1.6.1 Write Through Required

A store to a Write Through Required storage location is performed in main storage. A Store instruction that specifies a location in Write Through Required storage may cause additional locations in main storage to be

accessed. If a copy of the block containing the specified location is retained in the data cache, the store is also performed in the data cache. The store does not cause the block to be considered to be modified in the data cache.

In general, accesses caused by separate *Store* instructions that specify locations in Write Through Required storage may be combined into one access. Such combining does not occur if the *Store* instructions are separated by a *sync* or *eieio* instruction.

1.6.2 Caching Inhibited

An access to a Caching Inhibited storage location is performed in main storage. A *Load* instruction that specifies a location in Caching Inhibited storage may cause additional locations in main storage to be accessed unless the specified location is also Guarded. An instruction fetch from Caching Inhibited storage may cause additional words in main storage to be accessed. No copy of the accessed locations is placed into the caches.

In general, non-overlapping accesses caused by separate *Load* instructions that specify locations in Caching Inhibited storage may be combined into one access, as may non-overlapping accesses caused by separate *Store* instructions that specify locations in Caching Inhibited storage. Such combining does not occur if the *Load* or *Store* instructions are separated by a *sync* instruction. Combining may also occur among such accesses from multiple processors that share a common memory interface. No combining occurs if the storage is also Guarded.

Programming Note

None of the memory barrier instructions prevent the combining of accesses from different processors. The Guarded storage attribute must be used in combination with Caching Inhibited to prevent such combining.

Prefixed instructions are not fetched from storage that is Caching Inhibited. If the instruction addressed by the current instruction address is a prefixed instruction and is in such storage, the system instruction storage error handler is invoked (see Section 7.5.5 of Book III).

1.6.3 Memory Coherence Required

An access to a Memory Coherence Required storage location is performed coherently, as follows.

Memory coherence refers to the ordering of stores to a single location. Atomic stores to a given location are *coherent* if they are serialized in some order, and no processor or mechanism is able to observe any subset of those stores as occurring in a conflicting order. This

serialization order is an abstract sequence of values; the physical storage location need not assume each of the values written to it. For example, a processor may update a location several times before the value is written to physical storage. The result of a store operation is not available to every processor or mechanism at the same instant, and it may be that a processor or mechanism observes only some of the values that are written to a location. However, when a location is accessed atomically and coherently by all processors and mechanisms, the sequence of values loaded from the location by any processor or mechanism during any interval of time forms a subsequence of the sequence of values that the location logically held during that interval. That is, a processor or mechanism can never load a "newer" value first and then, later, load an "older" value.

Memory coherence is managed in blocks called coherence *blocks*. Their size is implementation-dependent, but is larger than a word and is usually the size of a cache block.

For storage that is not Memory Coherence Required, software must explicitly manage memory coherence to the extent required by program correctness. The operations required to do this may be system-dependent.

Because the Memory Coherence Required attribute for a given storage location is of little use unless all processors that access the location do so coherently, in statements about Memory Coherence Required storage elsewhere in this document it is generally assumed that the storage has the Memory Coherence Required attribute for all processors that access it.

Programming Note

Operating systems that allow programs to request that storage not be Memory Coherence Required should provide services to assist in managing memory coherence for such storage, including all system-dependent aspects thereof.

In most systems the default is that all storage is Memory Coherence Required. For some applications in some systems, software management of coherence may yield better performance. In such cases, a program can request that a given unit of storage not be Memory Coherence Required, and can manage the coherence of that storage by using the *sync* instruction, the *Cache Management* instructions, and services provided by the operating system.

1.6.4 Guarded

A data access to a Guarded storage location is performed only if either (a) the access is caused by an instruction that is known to be required by the sequential execution model, or (b) the access is a load and the storage location is already in a cache. If the storage is also Caching Inhibited, only the storage location specified by the instruction is accessed; otherwise any storage location in the cache block containing the specified storage location may be accessed.

Except in ultravisor or hypervisor real addressing mode, instructions are not fetched from storage that is Guarded. Except in these addressing modes, if the instruction addressed by the current instruction address is in such storage, the system instruction storage error handler is invoked (see Section 7.5.5 of Book III).

Programming Note -

In some implementations, instructions may be executed before they are known to be required by the sequential execution model. Because the results of instructions executed in this manner are discarded if it is later determined that those instructions would not have been executed in the sequential execution model, this behavior does not affect most programs.

This behavior does affect programs that access storage locations that are not "well-behaved" (e.g., a storage location that represents a control register on an I/O device that, when accessed, causes the device to perform an operation). To avoid unintended results, programs that access such storage locations should request that the storage be Guarded, and should prevent such storage locations from being in a cache (e.g., by requesting that the storage also be Caching Inhibited).

1.7 Shared Storage

This architecture supports the sharing of storage between programs, between different instances of the same program, and between processors and other mechanisms. It also supports access to a storage location by one or more programs using different effective addresses. All these cases are considered storage sharing. Storage is shared in blocks that are an integral number of pages.

When the same storage location has different effective addresses, the addresses are said to be *aliases*. Each application can be granted separate access privileges to aliased pages.

1.7.1 Storage Access Ordering

The storage model for the ordering of storage accesses is weakly consistent. This model provides an opportunity for improved performance over a model that has stronger consistency rules, but places the responsibility on the program to ensure that ordering or synchronization instructions are properly placed when storage is shared by two or more programs.

OpenPOWER Foundation 1044 Book II

The order in which the processor performs storage accesses, the order in which those accesses are performed with respect to another processor or mechanism, and the order in which those accesses are performed in main storage may all be different. Several means of enforcing an ordering of storage accesses are provided to allow programs to share storage with other programs, or with mechanisms such as I/O devices. These means are listed below. The phrase "to the extent required by the associated Memory Coherence Required attributes" refers to the Memory Coherence Required attribute, if any, associated with each access.

- If two Store instructions or two Load instructions specify storage locations that are both Caching Inhibited and Guarded, the corresponding storage accesses are performed in program order with respect to any processor or mechanism.
- If a Load instruction depends on the value returned by a preceding Load instruction (because the value is used to compute the effective address specified by the second Load), the corresponding storage accesses are performed in program order with respect to any processor or mechanism to the extent required by the associated Memory Coherence Required attributes. This applies even if the dependency has no effect on program logic (e.g., the value returned by the first Load is ANDed with zero and then added to the effective address specified by the second Load).
- When a processor (P1) executes a Synchronize or eieio instruction a memory barrier is created, which orders applicable storage accesses pairwise, as follows. Let A be a set of storage accesses that includes all storage accesses associated with instructions preceding the barrier-creating instruction, and let B be a set of storage accesses that includes all storage accesses associated with instructions following the barrier-creating instruction. For each applicable pair ai,bi of storage accesses such that ai is in A and bi is in B, the memory barrier ensures that ai will be performed with respect to any processor or mechanism, to the extent required by the associated Memory Coherence Required attributes, before bi is performed with respect to that processor or mechanism.

The ordering done by a memory barrier is said to be "cumulative" if it also orders storage accesses that are performed by processors and mechanisms other than P1, as follows.

- A includes all applicable storage accesses by any such processor or mechanism that have been performed with respect to P1 before the memory barrier is created.
- B includes all applicable storage accesses by any such processor or mechanism that are

performed after a Load instruction executed by that processor or mechanism has returned the value stored by a store that is in B.

No ordering should be assumed among the storage accesses caused by a single instruction (i.e, by an instruction for which the access is not atomic), and no means are provided for controlling that order.

Programming Note

Because stores cannot be performed "out-of-order" (see Book III), if a *Store* instruction depends on the value returned by a preceding *Load* instruction (because the value returned by the *Load* is used to compute either the effective address specified by the *Store* or the value to be stored), the corresponding storage accesses are performed in program order. The same applies if *whether* the *Store* instruction is executed depends on a conditional *Branch* instruction that in turn depends on the value returned by a preceding *Load* instruction.

Because an *isync* instruction prevents the execution of instructions following the *isync* until instructions preceding the *isync* have completed, if an *isync* follows a conditional *Branch* instruction that depends on the value returned by a preceding *Load* instruction, the load on which the *Branch* depends is performed before any loads caused by instructions following the *isync*. This applies even if the effects of the "dependency" are independent of the value loaded (e.g., the value is compared to itself and the *Branch* tests the EQ bit in the selected CR field), and even if the branch target is the sequentially next instruction.

With the exception of the cases described above and earlier in this section, data dependencies and control dependencies do not order storage accesses. Examples include the following.

- If a Load instruction specifies the same storage location as a preceding Store instruction and the location is in storage that is not Caching Inhibited, the load may be satisfied from a "store queue" (a buffer into which the processor places stored values before presenting them to the storage subsystem), and not be visible to other processors and mechanisms. A consequence is that if a subsequent Store depends on the value returned by the Load, the two stores need not be performed in program order with respect to other processors and mechanisms.
- Because a Store Conditional instruction may complete before its store has been performed, a conditional Branch instruction that depends on the CR0 value set by a Store Conditional instruction does

not order the *Store Conditional's* store with respect to storage accesses caused by instructions that follow the *Branch*.

■ Because processors may predict branch target addresses and branch condition resolution, control dependencies (e.g., branches) do not order storage accesses except as described above. For example, when a subroutine returns to its caller the return address may be predicted, with the result that loads caused by instructions at or after the return address may be performed before the load that obtains the return address is performed.

Because processors may implement nonarchitected duplicates of architected resources (e.g., GPRs, CR fields, and the Link Register), resource dependencies (e.g., specification of the same target register for two Load instructions) do not order storage accesses.

Examples of correct uses of dependencies, *sync* and *lwsync* to order storage accesses can be found in Appendix B. "Programming Examples for Sharing Storage" on page 1117.

Because the storage model is weakly consistent, the sequential execution model as applied to instructions that cause storage accesses guarantees only that those accesses appear to be performed in program order with respect to the processor executing the instructions. For example, an instruction may complete, and subsequent instructions may be executed, before storage accesses caused by the first instruction have been performed. However, for a sequence of atomic accesses to the same storage location, if the location is in storage that is Memory Coherence Required the definition of coherence guarantees that the accesses are performed in program order with respect to any processor or mechanism that accesses the location coherently, and similarly if the location is in storage that is Caching Inhibited.

Because accesses to storage that is Caching Inhibited are performed in main storage, memory barriers and dependencies on *Load* instructions order such accesses with respect to any processor or mechanism even if the storage is not Memory Coherence Required.

Programming Note -

The first example below illustrates cumulative ordering of storage accesses preceding a memory barrier, and the second illustrates cumulative ordering of storage accesses following a memory barrier. Assume that locations X, Y, and Z initially contain the value 0.

Example 1:

Processor A:

stores the value 1 to location X

Processor B:

loads from location X obtaining the value 1, executes a **sync** instruction, then stores the value 2 to location Y

Processor C:

loads from location Y obtaining the value 2, executes a *sync* instruction, then loads from location X

Example 2:

Processor A:

stores the value 1 to location X, executes a *sync* instruction, then stores the value 2 to location Y

Processor B:

loops loading from location Y until the value 2 is obtained, then stores the value 3 to location Z

Processor C:

loads from location Z obtaining the value 3, executes a *sync* instruction, then loads from location X

In both cases, cumulative ordering dictates that the value loaded from location X by processor C is 1.

1.7.1.1 Storage Ordering of Copy/ Paste-Initiated Data Transfers

The Copy-Paste Facility (see Section 4.4) uses pairs of instructions to initiate 128-byte data transfers. They are referred to as "data transfers" to differentiate them from the "normal" storage accesses caused by or associated with loads, stores, and instructions that are treated as loads and stores. In the absence of barriers, the relative ordering among adjacent data transfers or data transfers and storage accesses is not defined, and the sequential execution model and coherence-required ordering relationships do not apply. To establish order between adjacent data transfers or between data transfers and storage accesses, *hwsync* must be used. See the description of the *Synchronize* instruction in Section 4.6.3 for more information.

Programming Note -

It may be helpful to think of a *copy/paste.* pair sending the real storage addresses of the 128-byte source and destination to an asynchronous data transfer engine completely separate from the processor that is executing the *copy* and *paste.* instructions. The data transfers collect in the engine's queue. The engine may perform the data transfers in any order, and with the only relative timing relationship to adjacent transfers and accesses being determined by *hwsync.*

1.7.1.2 Storage Ordering of Stores to Persistent Storage

A location in a region of main storage that is backed by persistent storage is considered to be modified relative to persistent storage if the location has been modified in main storage (e.g., by a Store instruction) and the modified data have not been written to persistent storage. A store has updated persistent storage when a load by any given processor, from the location accessed by the store, would return the value stored (or a value stored subsequently) if system power were lost temporarily between the time the store has updated persistent storage and the time the load is performed. A store may update persistent storage significantly later than it updates main storage. The dcbstps (data cache block store to persistent storage) and dcbfps (data cache block flush to persistent storage) instructions can be used to write modified locations in a block to persistent storage (and to perform the functions of Data Cache Block Store and Data Cache Block Flush respectively). The phwsync (persistent heavyweight sync) and **plwsync** (persistent lightweight sync) instructions can be used to establish order for these writes to persistent storage. A store may update persistent storage even in the absence of dcbstps and dcbfps instructions targetting the cache block(s) affected by the store. See Section 4.3.2 and Section 4.6.3 for more information.

Except in this section and in other material dealing with persistent storage, references to the storage subsystem in this document assume system power is not lost unless otherwise stated or obvious from context.

Programming Note -

On the POWER9 processor, *dcbf* performs the functions required of *dcbfps* and *dcbstps*. The encodings chosen for *dcbfps* and *dcbstps* are decoded as *dcbf* on the POWER9 processor.

On the POWER9 processor, *Iwsync* and *hwsync* perform the functions required of *plwsync* and *phwsync*, respectively. The encodings chosen for *plwsync* and *phwsync* are decoded as *Iwsync* and *hwsync*, respectively, on the POWER9 processor.

The encodings for *dcbfps*, *dcbstps*, *plwsync*, and *phwsync* were chosen to enable software developed to control updates to persistent storage on processors that comply with Version 3.1 and subsequent versions of the architecture to run compatibly on the POWER9 processor.

Programming Note

The ordering of loads from persistent storage is not discussed because loads are satisfied from the nearest source (store buffer, nearest cache, or memory) of a consistent value for a datum.

1.7.1.3 Storage Ordering of I/O Accesses

A "coherence domain" consists of all processors and all interfaces to main storage. Memory reads and writes initiated by mechanisms outside the coherence domain are performed within the coherence domain in the order in which they enter the coherence domain and are performed as coherent accesses.

1.7.2 Atomic Update

The Load And Reserve and Store Conditional instructions together permit atomic update of a shared storage location. There are byte, halfword, word, doubleword, and quadword forms of each of these instructions. Described here is the operation of the word forms Iwarx and stwcx.; operation of the byte, halfword, doubleword, and quadword forms Ibarx, stbcx., Iharx, sthcx., Idarx, stdcx., Iqarx, and stqcx. is the same except for obvious substitutions.

The *Iwarx* instruction is a load from a word-aligned location that has two side effects. Both of these side effects occur at the same time that the load is performed.

 A reservation for a subsequent stwcx. instruction is created. The memory coherence mechanism is notified that a reservation exists for the storage location specified by the *Iwarx*.

The **stwcx**. instruction is a store to a word-aligned location that is conditioned on the existence of the reservation created by the **!warx** and on whether the same storage location is specified by both instructions. To emulate an atomic operation with these instructions, it is necessary that both the **!warx** and the **stwcx**. specify the same storage location.

A **stwcx.** performs a store to the target storage location only if the reservation created by the **lwarx** still exists at the time the **stwcx**. is executed, and only if the storage locations specified by the two instructions are in the same aligned block of real storage whose size is the smallest real page size supported by the implementation. The remainder of this paragraph assumes that these two conditions are satisfied. If the storage locations specified by the two instructions differ, or if a **Store Conditional** instruction is used with a preceding **Load And Reserve** instruction that has a different storage operand length (e.g., **stwcx**. with **Idarx**), whether the store is performed.

A stwcx. that performs its store is said to "succeed".

Examples of the use of *Iwarx* and *stwcx*. are given in Appendix B. "Programming Examples for Sharing Storage" on page 1117.

A successful **stwcx.** to a given location may complete before its store has been performed with respect to other processors and mechanisms. As a result, a subsequent load or **lwarx** from the given location by another processor may return a "stale" value. However, a subsequent **lwarx** from the given location by the other processor followed by a successful **stwcx.** by that processor is guaranteed to have returned the value stored by the first processor's **stwcx.** (in the absence of other stores to the given location).

Programming Note

The store caused by a successful **stwcx**. is ordered, by a dependence on the reservation, with respect to the load caused by the **lwarx** that established the reservation, such that the two storage accesses are performed in program order with respect to any processor or mechanism.

Programming Note -

If a virtual address is reassigned to a different real page, a reservation established at the virtual address before the reassignment will not be cleared by a store to the new real page by some other processor or mechanism. (As described in Section 1.7.2.1, reservations are held on real addresses.) If Store Conditional instructions did not suppress the store when the storage location specified by the Store Conditional instruction is in a different real page from the storage location specified by the corresponding Load And Reserve instruction, such virtual address reassignment could permit a Store Conditional instruction that specifies the same virtual address as the corresponding Load And Reserve instruction, and logically should fail because the other processor or mechanism stored to the virtual address, to succeed.

This real address checking cannot detect that the virtual page in which the reservation was established has been moved to a new real page and back again to the original real page that was accessed by the Load And Reserve instruction. It also cannot detect that the real address of the storage location specified by a Store Conditional instruction is the same as the real address of the reservation, or is in the same real page as the reservation, only because the virtual page containing the storage location specified by the Store Conditional instruction has been moved to the real page that was accessed by the corresponding Load And Reserve instruction. Privileged software that moves a virtual page should clear the reservation on the processor it is running on in order to ensure that a Store Conditional instruction executed by that processor does not succeed in these cases. (If the software that moves the virtual page uses Load And Reserve and Store Conditional for its own purposes, the clearing of the original reservation will happen naturally. The stores that occur naturally as part of moving the virtual page will cause any reservations, held by other processors, in the target real page to be cleared.)

1.7.2.1 Reservations

The ability to emulate an atomic operation using *lwarx* and *stwcx*. is based on the conditional behavior of *stwcx*., the reservation created by *lwarx*, and the clearing of that reservation if the target storage location is modified by another processor or mechanism before the *stwcx*. performs its store.

A reservation is held on an aligned unit of real storage called a reservation granule. The size of the reservation granule is 2^n bytes, where n is implementation-dependent but is always at least 4 (thus the minimum reservation granule size is a quadword), and where 2^n is not larger than the smallest real page size

supported by the implementation. The reservation granule associated with effective address EA contains the real address to which EA maps. ("real_addr(EA)" in the RTL for the *Load And Reserve* and *Store Conditional* instructions stands for "real address to which EA maps".) The reservation also has an associated length, which is equal to the storage operand length, in bytes, of the *Load And Reserve* instruction that established the reservation.

A processor has at most one reservation at any time. A reservation is established by executing a *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, or *Iqarx* instruction, as described in item 1 below, and is lost or may be lost, depending on the item, if any of the following occur. Items 1-8 apply only if the relevant access is performed. (For example, an access that would ordinarily be caused by an instruction might not be performed if the instruction causes the system error handler to be invoked.)

- The processor holding the reservation executes another *Ibarx*, *Iharx*, *Iwarx*, or *Idarx*: this clears the first reservation and establishes a new one.
- The processor holding the reservation executes any stbcx., sthcx., stwcx., stdcx., or stqcx., regardless of whether the specified address matches the address specified by the Ibarx, Iharx, Iwarx, Idarx, or Iqarx that established the reservation, and regardless of whether the storage operand lengths of the two instructions are the same.
- The processor holding the reservation executes an AMO that updates the same reservation granule: whether the reservation is lost is undefined.
- Some other processor executes a Store or dcbz that specifies a location in the same reservation granule.
- 5. Some other processor executes a *dcbtst*, or *dcbt* that specifies a location in the same reservation granule: whether the reservation is lost is undefined. (For a *dcbtst* instruction that specifies a data stream, "location" in the preceding sentence includes all locations in the data stream.)
- Any processor modifies a Reference or Change bit in the same reservation granule: the reservation is lost if the modification is atomic; otherwise whether the reservation is lost is undefined. (See Section 6.7.12 of Book III)
- Some mechanism other than a processor modifies a storage location in the same reservation granule.
- An interrupt (see Book III) occurs on the processor holding the reservation: the interrupt itself does not clear the reservation, but system software invoked by the interrupt may clear the reservation.
- Implementation-specific characteristics of the coherence mechanism cause the reservation to be lost.

The reservation is also used by the *waitrsv* instruction (see Section 4.6.4).

Virtualized Implementation Note —

A reservation may be lost if:

- Software executes a privileged instruction or utilizes a privileged facility
- Software accesses storage not intended for general-purpose programming

Programming Note -

One use of Iwarx and stwcx. is to emulate a "Compare and Swap" primitive like that provided by the IBM System/370 Compare and Swap instruction; see Section B.1, "Atomic Update Primitives" on page 1117. A System/370-style Compare and Swap checks only that the old and current values of the word being tested are equal, with the result that programs that use such a Compare and Swap to control a shared resource can err if the word has been modified and the old value subsequently restored. The combination of Iwarx and stwcx. improves on such a Compare and Swap, because the reservation reliably binds the Iwarx and stwcx. together. The reservation is always lost if the word is modified by another processor or mechanism between the Iwarx and stwcx., so the stwcx. never succeeds unless the word has not been stored into (by another processor or mechanism) since the Iwarx.

Programming Note

In general, programming conventions must ensure that Iwarx and stwcx. specify addresses that match; a stwcx. should be paired with a specific Iwarx to the same storage location. Situations in which a stwcx. may erroneously be issued after some Iwarx other than that with which it is intended to be paired must be scrupulously avoided. For example, there must not be a context switch in which the processor holds a reservation in behalf of the old context, and the new context resumes after a *lwarx* and before the paired *stwcx*. The *stwcx*. in the new context might succeed, which is not what was intended by the programmer. Such a situation must be prevented by executing a stbcx., sthcx., stwcx., stdcx., or stqcx. that specifies a dummy writable aligned location as part of the context switch; see Section 7.4.3 of Book III.

Programming Note

Because the reservation is lost if another processor stores anywhere in the reservation granule, lock words (or bytes, halfwords, or doublewords) should be allocated such that few such stores occur, other than perhaps to the lock word itself. (Stores by other processors to the lock word result from contention for the lock, and are an expected consequence of using locks to control access to shared storage; stores to other locations in the reservation granule can cause needless reservation loss.) Such allocation can most easily be accomplished by allocating an entire reservation granule for the lock and wasting all but one word. Because reservation granule size is implementation-dependent, portable code must do such allocation dynamically.

Similar considerations apply to other data that are shared directly using *Iwarx* and *stwcx*. (e.g., pointers in certain linked lists; see Section B.3, "List Insertion" on page 1121).

1.7.2.2 Forward Progress

Forward progress in loops that use *Iwarx* and *stwcx*. is achieved by a cooperative effort among hardware, system software, and application software.

The architecture guarantees that when a processor executes a *Iwarx* to obtain a reservation for location X and then a *stwcx*. to store a value to location X, either

- the stwcx. succeeds and the value is written to location X, or
- the stwcx. fails because some other processor or mechanism modified location X, or
- the stwcx. fails because the processor's reservation was lost for some other reason.

In Cases 1 and 2, the system as a whole makes progress in the sense that some processor successfully modifies location X. Case 3 covers reservation loss required for correct operation of the rest of the system. This includes cancellation caused by some other processor or mechanism writing elsewhere in the reservation granule, cancellation caused by the operating system in managing certain limited resources such as real storage, and cancellation caused by any of the other effects listed in see Section 1.7.2.1.

An implementation may make a forward progress guarantee, defining the conditions under which the system as a whole makes progress. Such a guarantee must specify the possible causes of reservation loss in Case 3. While the architecture alone cannot provide such a guarantee, the characteristics listed in Cases 1 and 2 are necessary conditions for any forward progress

guarantee. An implementation and operating system can build on them to provide such a guarantee.

- Virtualized Implementation Note

On a virtualized implementation, Case 3 includes reservation loss caused by the virtualization software. Thus, on a virtualized implementation, a reservation may be lost at any time without apparent cause. The virtualization software participates in any forward progress assurances, as described above.

- Programming Note

The architecture does not include a "fairness guarantee". In competing for a reservation, two processors can indefinitely lock out a third.

Section 1.8.1, "Concurrent Modification and Execution of Instructions" on page 1053.

1.8 Instruction Storage

The instruction execution properties and requirements described in this section, including its subsections, apply only to instruction execution that is required by the sequential execution model.

In this section, including its subsections, it is assumed that all instructions for which execution is attempted are in storage that is not Caching Inhibited and (unless instruction address translation is disabled; see Book III) is not Guarded, and from which instruction fetching does not cause the system error handler to be invoked (e.g., from which instruction fetching is not prohibited by the "address translation mechanism" or the "storage protection mechanism"; see Book III).

Programming Note

The results of attempting to execute instructions from storage that does not satisfy this assumption are described in Section 1.6.2 and Section 1.6.4 of this Book and in Book III.

The instruction cache is not necessarily kept consistent with the data cache or with main storage. It is the responsibility of software to ensure that instruction storage is consistent with data storage when such consistency is required for program correctness.

After one or more bytes of a storage location have been modified and before an instruction located in that storage location is executed, software must execute the appropriate sequence of instructions to make instruction storage consistent with data storage. Otherwise the result of attempting to execute the instruction is boundedly undefined except as described in

Programming Note

Following are examples of how to make instruction storage consistent with data storage. Because the optimal instruction sequence to make instruction storage consistent with data storage may vary between systems, many operating systems will provide a system service to perform this function.

Case 1: The given program does not modify instructions executed by another program nor does another program modify the instructions executed by the given program.

Assume that location X previously contained the instruction A0; the program modified one of more bytes of that location such that, in data storage, the location contains the instruction A1; and location X is wholly contained in a single cache block. The following instruction sequence will make instruction storage consistent with data storage such that if the isvnc was in location X-4, the instruction A1 in location X would be executed immediately after the isync.

```
dcbst X
               #copy the block to main storage
               #order copy before invalidation
sync
icbi
               #invalidate copy in instr cache
isvnc
               #discard prefetched instructions
```

Case 2: One or more programs execute the instructions that are concurrently being modified by another program.

Assume program A has modified the instruction at location X and other programs are waiting for program A to signal that the new instruction is ready to execute. The following instruction sequence will make instruction storage consistent with data storage and then set a flag to indicate to the waiting programs that the new instruction can be executed.

```
li
       r0,1
               #put a 1 value in r0
dcbst.
               #copy the block in main storage
sync
               #order copy before invalidation
               #invalidate copy in instr cache
icbi
       Χ
               #order invalidation before store
sync
               # to flag
               #set flag indicating instruction
stw r0,flag
               # storage is now consistent
```

The following instruction sequence, executed by the waiting program, will prevent the waiting programs from executing the instruction at location X until location X in instruction storage is consistent with data storage, and then will cause any prefetched instructions to be discarded.

```
lwz
       r0,flag #loop until flag = 1 (when 1 is
                   loaded, location X in inst'n
cmpwi
      r0.1
bne
       $-8
                   storage is consistent with
                   location X in data storage)
isync
               #discard any prefetched inst'ns
```

In the preceding instruction sequence any context synchronizing instruction (e.g., rfid) can be used instead of isync. (For Case 1 only isync can be used.)

For both cases, if two or more instructions in separate data cache blocks have been modified, the dcbst instruction in the examples must be replaced by a sequence of *dcbst* instructions such that each block containing the modified instructions is copied back to main storage. Similarly, for icbi the sequence must invalidate each instruction cache block containing a location of an instruction that was modified. The sync instruction that appears above between "dcbst X" and "icbi X" would be placed between the sequence of **dcbst** instructions and the sequence of **icbi** instructions.

1.8.1 Concurrent Modification and Execution of Instructions

The phrase "concurrent modification and execution of instructions" (CMODX) refers to the case in which a processor fetches and executes an instruction from instruction storage which has not been made consistent with data storage. This section describes the only case in which executing this instruction under these conditions produces defined results.

Programming Note -

The architecture does not support CMODX modification of an entire prefixed instruction because it may be unaligned and therefore impossible to modify atomically. Furthermore, no need has arisen to motivate the creation of special cases where it must work. The architecture also does not support CMODX modification of the suffix of a prefixed instruction.

In the remainder of this section the following terminology is used.

- Location X is an arbitrary four-byte word-aligned storage location.
- X₀ is the value of the contents of location X for which software has made the location X in instruction storage consistent with data storage.
- X₁, X₂, ..., X_n are the sequence of the first n values occupying location X after X₀.
- X_n is the first value of X subsequent to X₀ for which software has again made instruction storage consistent with data storage.
- The "patch class" of words consists of the following.
 - the I-form Branch instruction (b[I][a])
 - the preferred no-op instruction (ori 0,0,0)
 - the prefix of the Prefixed No-op instruction (pnop)
 - the D-form and X-form Trap instructions for which TO = 0b11111
- The "instruction from location X" includes both the case of a word instruction contained in location X and the case of a prefixed instruction for which the prefix is contained in location X.

If the instruction from location X is executed after the copy of location X in instruction storage is made consistent for the value X_0 and before it is made consistent for the value X_n , the results of executing the instruction are defined if and only if the following conditions are satisfied.

- The stores that place the values X₁, ..., X_n into location X are atomic stores that modify all four bytes of location X.
- 2. The sequence of X_i values is one of two types:
 - any sequence in which each X_i is a patch class word, or
 - any sequence that is comprised of exactly two unique word values, at least one of which is a patch class word.
- If a sequence of X_i values contains a prefix, the only word instructions the sequence can contain are the patch class *Branch* and patch class *Trap* instructions. In this use, the target of the *Branch* instruction must not be the word following the *Branch* instruction.
- Location X is in storage that is Memory Coherence Required.

Programming Note -

If the instruction from location X is a prefixed instruction, it should obey the rules for prefixed instructions. In particular:

- The instruction should not cross a 64-byte boundary. (Thus if the EA of location X is equal to 60 modulo 64, none of the X_i should be prefixes.)
- If the instruction is *pnop*, the word at location X+4 should not be a *Branch* instruction, *rfebb*, a context synchronizing instruction other than *isync*, or a "Service Processor Attention" instruction.

If these conditions are satisfied, each execution of an instruction from location X will use some X_i , $0 \le i \le n$. The value of the ordinate i associated with each value executed may be different and the sequence of ordinates i associated with a sequence of values executed is not constrained, (e.g., a valid sequence of executions of the instruction from location X could use the sequence X_i , X_{i+2} , then X_{i-1}). If these conditions are not satisfied, the results of each such execution of an instruction from location X are boundedly undefined, and may include causing inconsistent information to be presented to the system error handler.

Programming Note

An example of how failure to satisfy the requirements given above can cause inconsistent information to be presented to the system error handler is as follows. If the value X_0 (an illegal instruction) is executed, causing the system illegal instruction handler to be invoked, and before the error handler can load X_0 into a register, X_0 is replaced with X_1 , an $Add\ Immediate$ instruction, it will appear that a legal instruction caused an illegal instruction exception.

Programming Note

It is possible to apply a patch or to instrument a given program without the need to suspend or halt the program. This can be accomplished by modifying the example shown in the Programming Note at the end of Section 1.8 where one program is creating instructions to be executed by one or more other programs.

In place of the Store to a flag to indicate to the other programs that the code is ready to be executed, the program that is applying the patch would replace an instruction in the original program with an I-form Branch instruction that would cause any program executing the Branch to branch to the newly created code. The first instruction in the newly created code must be an isync, which will cause any prefetched instructions to be discarded, ensuring that the execution is consistent with the newly created code. The instruction storage location containing the isync instruction in the patch area must be consistent with data storage with respect to the processor that will execute the patched code before the Store which stores the new Branch instruction is performed.

Programming Note

The ability to modify instructions that may be being executed provides opportunities for significant performance benefits in interpretive environments (e.g., Java), and can be used to instrument code dynamically to isolate critical hardware and software bugs.

Book II

Chapter 2. Instruction Restart

In this section, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

The following instructions are never restarted after having accessed any portion of the storage operand (unless the instruction causes a "Data Address Watchpoint match", for which the corresponding rules are given in Book III).

- 1. A Store instruction that causes an atomic access
- A Load instructionthat causes an atomic access to storage that is both Caching Inhibited and Guarded

Any other *Load* or *Store* instruction may be partially executed and then aborted after having accessed a portion of the storage operand, and then re-executed (i.e., restarted, by the processor or the operating system). If an instruction is partially executed, the contents of registers are preserved to the extent that the correct result will be produced when the instruction is re-executed. Additional restrictions on the partial execution of instructions are described in Section 7.6 of Book III.

Programming Note

In order to ensure that the contents of registers are preserved to the extent that a partially executed instruction can be re-executed correctly, the registers that are preserved must satisfy the following conditions. For any given instruction, zero or more of the conditions applies.

- For a fixed-point Load instruction that is not a multiple or string form, if RT=RA or RT=RB then the contents of register RT are not altered.
- For an update form *Load* or *Store* instruction, the contents of register RA are not altered.

Programming Note

There are many events that might cause a *Load* or *Store* instruction to be restarted. For example, a hardware error may cause execution of the instruction to be aborted after part of the access has been performed, and the recovery operation could then cause the aborted instruction to be re-executed.

When an instruction is aborted after being partially executed, the contents of the instruction pointer indicate that the instruction has not been executed, however, the contents of some registers may have been altered and some bytes within the storage operand may have been accessed. The following are examples of an instruction being partially executed and altering the program state even though it appears that the instruction has not been executed.

- Load Multiple, Load String: Some registers in the range of registers to be loaded may have been altered.
- Any Store instruction, dcbz. Some bytes of the storage operand may have been altered.

Chapter 3. Management of Shared Resources

The facilities described in this section provide the means to control the use of resources that are shared with other processors.

3.1 Program Priority Registers

The Program Priority Register (PPR) is a 64-bit register that controls the program's priority. The PPR provides access to the full 64-bit PPR, and the Program Priority Register 32-bit (PPR32) provides access to the upper 32 bits of the PPR. The layouts of the PPR and PPR32 are shown in Figure 1.





Bit(s) Description

11:13 **Program Priority (PRI)** (PPR32_{43:45})

001 very low

010 low

011 medium low

100 medium

101 medium high

Programs can always set the PRI field to very low, low, medium low, and medium priorities; programs may be allowed to set the PRI field to medium high priority during certain time intervals. (See Section 5.3.6.) If the program priority is medium high when the time interval expires or if an attempt is made to set the priority to medium high when it is not allowed, the PRI field is set to medium.

If other values are written to this field, the PRI field is not changed. (See Section 5.3.5 of Book III for additional information.)

All other fields are reserved.

Figure 1. Program Priority Register

Programming Note —

The ability to access the low-order half of the PPR (and thus the use of *mfppr* and *mtppr*) might be phased out in a future version of the architecture.

Programming Note -

By setting the PRI field, a programmer may be able to improve system throughput by causing system resources to be used more efficiently.

E.g., if a program is waiting on a lock (see Section B.2), it could set low priority, with the result that more processor resources would be diverted to the program that holds the lock. This diversion of resources may enable the lock-holding program to complete the operation under the lock more quickly, and then relinquish the lock to the waiting program.

Programming Note —

or Rx,Rx,Rx can be used to modify the PRI field; see Section 3.2.

Programming Note -

When the system error handler is invoked, the PRI field may be set to an undefined value.

3.2 "or" Instruction

Setting the PPR

The *or* Rx,Rx,Rx (see Book I) instruction can be used to set PPR_{PRI} as shown in Table 1. *or*. Rx,Rx,Rx does not set PPR_{PRI}.

Rx	PPR _{PRI}	Priority
31	001	very low
1	010	low
6	011	medium low
2	100	medium
5	101	medium high

Table 1: Priority levels for or Rx,Rx,Rx

Programs can always set the PRI field to very low, low, medium low, and medium priorities; programs may be allowed to set the PRI field to medium high priority during certain time intervals. (See Section 5.3.6 of Book III.) If the program priority is medium high when the time interval expires or if an attempt is made to set the priority to medium high when it is not allowed, the PRI field is set to medium.

Programming Note

Warning: Other forms of *or Rx,Rx,Rx* that are not described in this section and in Section 4.3.3 may also cause program priority to change. Use of these forms should be avoided except when software explicitly intends to alter program priority. If a no-op is needed, the preferred no-op (*ori 0,0,0*) should be used.

Chapter 4. Storage Control Instructions

4.1 Parameters Useful to Application Programs

It is suggested that the operating system provide a service that allows an application program to obtain the following information.

- 1. The virtual page sizes
- 2. Coherence block size
- 3. Reservation granule size
- 4. An indication of the cache model implemented (e.g., Harvard-style cache, combined cache)
- 5. Instruction cache size
- 6. Data cache size
- 7. Instruction cache block size
- 8. Data cache block size
- 9. Instruction cache associativity
- 10. Data cache associativity
- Number of stream IDs supported for the stream variant of *dcbt*
- 12. Factors for converting the Time Base to seconds

If the caches are combined, the same value should be given for an instruction cache attribute and the corresponding data cache attribute.

4.2 Data Stream Control Register (DSCR)

The layout of the Data Stream Control Register (DSCR) is shown in Figure 2 below.

	//	SWTE	HWTE	STE	LTE	SWUE	HWUE	UNIT	URG	TSD	SNSE	SSE	DPFD
Λ	20	30	40	11	12	12	11	15 51	55 5 7	E0	50	60	61 62

Figure 2. Data Stream Control Register

Bit(s) Description

39 Software Transient Enable (SWTE)

- 0 SWTE is disabled.
- 1 Applies the transient attribute to software-defined streams.

40 Hardware Transient Enable (HWTE)

- 0 HWTE is disabled.
- 1 Applies the transient attribute to hardware-detected streams.

41 Store Transient Enable (STE)

- STE is disabled.
- 1 Applies the transient attribute to store streams.

42 Load Transient Enable (LTE)

- 0 LTE is disabled.
- 1 Applies the transient attribute to load streams.

43 Software Unit count Enable (SWUE)

- SWUE is disabled.
- Applies the unit count to software-defined streams.

44 Hardware Unit count Enable (HWUE)

- 0 HWUE is disabled.
- 1 Applies the unit count to hardware-detected streams.

45:54 *Unit Count* (UNITCNT)

Number of units in data stream.

55:57 Depth Attainment Urgency (URG)

This field indicates how quickly the prefetch depth should be reached for hardware-detected streams. Values and their meanings are as follows.

- 0 default
- 1 not urgent
- 2 least urgent
- 3 less urgent
- 4 medium
- 5 urgent
- 6 more urgent
- 7 most urgent

58 Load Stream Disable (LSD)

- 0 No effect.
- Disables hardware detection and initiation of load streams.

59 Stride-N Stream Enable (SNSE)

- No effect.
- 1 Enables the hardware detection and initiation of load and store streams that have a stride greater than a single cache block. Such load streams are detected only when LSD is also zero. Such store streams are detected only when SSE is also one.

60 Store Stream Enable (SSE)

- 0 No effect.
- 1 Enables hardware detection and initiation of store streams.

61:63 Default Prefetch Depth (DPFD)

This field supplies a prefetch depth for hard-ware-detected streams and for soft-ware-defined streams for which a depth of zero is specified or for which *dcbt/dcbtst* with TH=1010 is *not* used in their description. Values and their meanings are as follows.

- 0 default (LPCR_{DPFD})
- 1 none
- 2 shallowest
- 3 shallow
- 4 medium
- 5 deep
- 6 deeper
- 7 deepest

The contents of the DSCR affect how a processor handles hardware-detected and software-defined data streams. The DSCR provides the only means by which software can control or supply information for hardware-detected data streams. The DPFD, UNITCNT, and transient fields may also be used instead of the TH=01010 variant of *dcbt* for software-defined data streams, especially when multiple streams have these attributes in common. See Section 4.3.2, "Data Cache Instructions" on page 1063, for information on streams and how software may specify them.

Programming Note

The URG, LSD, SNSE and SSE fields do not affect the initiation of streams specified using the *dcbt* and *dcbtst* instructions.

Note that even when SNSE is not set, hardware may detect Stride-N streams in intervals when they access elements that map to sequential cache blocks.

Programming Note

In order for the DSCR to apply the transient attribute to streams, at least two of the four enable bits must be set: one to choose a type of access (load or store), and one to choose a kind of prefetching (software-defined or hardware-detected).

Programming Note

The purpose of Depth Attainment Urgency is to regulate the rate of prefetch generation from the cycle at which the hardware first detects an incipient stream until the cycle when the prefetch Depth is reached. A more urgent setting will benefit applications that are dominated by short to medium length streams, because otherwise prefetching does not occur rapidly enough to benefit them. In contrast, applications that frequently cause unproductive prefetches due to stream mispredicts will benefit from a less urgent setting.

Unlike the Depth, the Depth Attainment Urgency applies only to hardware-detected streams. Furthermore, the DSCR provides the only point of control for this parameter. Software-defined streams are assumed not to have the correctness risk associated with hardware streams, and therefore are set to reach their depth relatively quickly.

Programming Note

In versions of the architecture that precede Version 2.07, *mtspr* specifying the DSCR caused all active and nascent data streams to cease to exist. In those versions of the architecture, the DSCR was used as an overall control mechanism to specify a single global profile for all streams. Beginning with Version 2.07, the DSCR is intended to control and accelerate the creation of new streams without disturbing existing streams.

4.3 Cache Management Instructions

The Cache Management instructions obey the sequential execution model except as described in Section 4.3.1.

In the instruction descriptions the statements "this instruction is treated as a Load' and "this instruction is treated as a Store" mean that the instruction is treated as a Load (Store) from (to) the addressed byte with respect to address translation, the definition of program order on page 1039, storage protection, reference and change recording, the storage access ordering described in Section 1.7.1, and Performance Monitor events (see Section 11.4.5 of Book III).

Some Cache Management instructions contain a CT field that is used to specify a cache level within a cache hierarchy or a portion of a cache structure to which the instruction is to be applied. The correspondence between the CT value specified and the cache level is shown below.

CT Field Value	Cache Level
0	Primary Cache
2	Secondary Cache

CT values not shown above may be used to specify implementation-dependent cache levels or implementation-dependent portions of a cache structure.

4.3.1 Instruction Cache Instructions

Instruction Cache Block Invalidate X-form

RA.RB icbi

31	///	RA	RB	982	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the instruction cache of any processors, the block is invalidated in those instruction caches.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the instruction cache of this processor, the block is invalidated in that instruction cache.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

This instruction is treated as a Load (see Section 4.3), except that reference and change recording need not be done.

Special Registers Altered:

None

Programming Note

Because the instruction is treated as a Load, the effective address is translated using translation resources that are used for data accesses, even though the block being invalidated was copied into the instruction cache based on translation resources used for instruction fetches (see Book III).

Programming Note

The invalidation of the specified block need not have been performed with respect to the processor executing the icbi instruction until a subsequent isync instruction has been executed by that processor. No other instruction or event has the corresponding effect.

Instruction Cache Block Touch X-form

CT, RA, RB icbt

31	/	CT	RA	RB	22	/
0	6	7	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

The *icbt* instruction provides a hint that the program will probably soon execute code from the block containing the byte addressed by EA, and that the block containing the byte addressed by EA is to be loaded into the cache specified by the CT field. (See Section 4.3 of Book II.) If the CT field is set to a value not supported by the implementation, no operation is performed.

The hint is ignored if the block is Caching Inhibited.

This instruction treated as a Load (see Section 4.3), except that the system data storage error handler is not invoked, and reference and change recording need not be done.

Special Registers Altered:

None

4.3.2 Data Cache Instructions

The Data Cache instructions control various aspects of the data cache.

TH field in the dcbt and dcbtst instructions

Described below are the TH field values for the *dcbt* and *dcbtst* instructions. For all TH field values which are not listed, the hint provided by the instruction is undefined.

TH=0b00000

If TH=0b00000, the **dcbt/dcbtst** instruction provides a hint that the program will probably soon access the block containing the byte addressed by EA.

TH=0b01000 - 0b01111

The *dcbt/dcbtst* instructions provide hints regarding a sequence of accesses to data elements, or indicate the expected use thereof. Such a sequence is called a "data stream", and a *dcbt/dcbtst* instruction in which TH is set to one of these values is said to be a "data stream variant" of *dcbt/dcbtst*. In the remainder of this section, "data stream" may be abbreviated to "stream".

A data stream to which a program may perform *Load* accesses is said to be a "load data stream", and is described using the data stream variants of the *dcbt* instruction. A data stream to which a program may perform *Store* accesses is said to be a "store data stream", and is described using the data stream variants of the *dcbtst* instruction.

When, and how often, effective addresses for a data stream are translated is implementation-dependent.

Each data element is associated with a *unit* of storage, which is the aligned 128-byte location in storage that contains the first byte of the element. The data stream variants may be used to specify the address of the beginning of the data stream, the displacement (stride) between the first byte of successive elements, and the number of unique units of storage that are associated with all of the data elements. If the stride is specified, both the stride and the address of the first element are specified at 4 byte granularity. If the stride is not specified, the address of the first element is the address of the first unit.

Programming Note

The architecture does not provide a way to specify the size of the data elements that compose a stream. An implementation may assume some fixed size for all data elements. As a result, depending on the offset, stride, and size (and in particular whether the elements are aligned), the implementation may reduce the latency for accessing only a portion of some of the elements. A future version of the architecture may enable the specification of element size to avoid this limitation.

Each such data stream is associated, by software, with a stream ID, which is a resource that the processor uses to distinguish the data stream from other such data streams. The number of stream IDs is an implementation-dependent value in the range 1:16. Stream IDs are numbered sequentially starting from 0.

Programming Note

The number of stream IDs available for a program to use may be dependent on the current degree of multithreading of a processor in the system.

The encodings of the TH field and of the corresponding EA values are as follows. In the EA layout diagrams, fields shown as "/"s are reserved. These reserved fields are treated in the same manner as the corresponding case for instruction fields (see Section 1.3.3 of Book I). If a reserved value is specified for a defined EA field, or if a TH value is specified that is not explicitly defined below, the hint provided by the instruction is undefined.

TH Description

01000

The *dcbt/dcbtst* instruction provides a hint that describes certain attributes of a data stream, and may indicate that the program will probably soon access the stream.

The EA is interpreted as follows.

	EATRUNC	D UG	/	ID
0		57	59	60 63

Bit(s) Description

0:56 **EATRUNC**

High-order 57 bits of the effective address of the first element of the data stream. (i.e., the effective address of the first unit of the stream is EATRUNC \parallel^70)

57 Direction (D)

- Subsequent elements have increasing addresses.
- Subsequent elements have decreasing addresses.

58 **Unlimited/GO** (UG)

- 0 No information is provided by the UG field.
- 1 The number of elements in the data stream is unlimited, the elements are adjacent to each other, the program's need for each element of the stream is not likely to be transient, and the program will probably soon access the stream.

59 Reserved

60:63 Stream ID (ID)

Stream ID to use for this data stream.

01010 The dcbt/dcbtst instruction provides a hint that describes certain attributes of a data stream, or indicates that the program will probably soon access data streams that have been described using data stream variants of

longer access such data streams.

The EA is interpreted as follows. If GO=1 and S≠0b00 the hint provided by the instruction is undefined; the remainder of this instruction description assumes that this combination is not used.

the dcbt/dcbtst instruction, or will probably no

///	GO S	/	DEP	//	UNITCNT	TU	/	1[)
0	32	35	36	39	47	57	59	60	63

Bit(s) Description

0:31 Reserved

32 **GO**

- No information is provided by the GO field.
- 1 For *dcbt*, the program will probably soon access all nascent load and store data streams that have been completely described, and will probably no longer access all other nascent load and store data streams. All other fields of the EA are ignored. ("Nascent" and "completely described" are defined below.) For *dcbtst*, this field value holds no meaning and is treated as though it were zero.

33:34 **Stop** (S)

- 00 No information is provided by the S field.
- 01 Reserved
- 10 The program will probably no longer access the data stream (if any) associated with the specified

stream ID. (All other fields of the EA except the ID field are ignored.)

11 For *dcbt*, the program will probably no longer access the load and store data streams associated with all stream IDs. (All other fields of the EA are ignored.) For *dcbtst*, this field value holds no meaning, and is treated as though it were 0b00.

35 Reserved

36:38 **Depth** (DEP)

The DEP field provides a relative estimate of how many elements ahead of the point of stream use the latency-reducing actions should go. This value reflects a comparison of the rate of consumption of the elements of the data stream and the latency to bring an arbitrary element of the stream into cache. The values are as follows.

- 0 default = DSCR_{DPFD}
- 1 none
- 2 shallowest
- 3 shallow
- 4 medium
- 5 deep
- 6 deeper
- 7 deepest

39:46 Reserved

47:56 **UNITCHT**

Number of units in data stream.

57 Transient (T)

If T=1, the program's need for each element of the data stream is likely to be transient (i.e., the time interval during which the program accesses the element is likely to be short).

58 **Unlimited** (U)

If U=1, the number of units in the data stream is unlimited (and the UNITCNT field is ignored).

59 Reserved

60:63 **Stream ID** (ID)

Stream ID to use for this data stream (GO=0 and S=0b00), or stream ID associated with the data stream which the program will probably no longer access(S=0b10).

- Programming Note

To maximize the utility of the Depth control mechanism, the architecture provides a hierarchy of three ways to program it. The DPFD field in the LPCR is used by the provisory/firmware to set a safe or appropriate default depth for unaware operating systems and applications. The DPFD field in the DSCR may be initialized by the aware OS and overwritten by an application via the OS-provided service when per stream control is unnecessary or unaffordable. The DEP field in the EA specification when TH=0b01010 may be used by the application to specify the depth on a per-stream basis.

The number of elements ahead of the point of stream use indicated by a given depth value may differ across implementations, as may the latency to bring a given element into the cache. To achieve optimum performance, some experimentation with different depth values may be necessary.

01011 The *dcbt/dcbtst* instruction provides a hint that describes certain attributes of a data stream.

The EA is interpreted as follows.

///	STRIDE	OFFSET	//	ID	
0	32	50	56	60	63

Bit(s) Description

0:31 Reserved

32:49 Stride

The displacement, in words, between the first byte of successive elements in the stream. The effective address of the Nth element in the stream is

greater than or less than the effective address of the first element of the stream, depending on the direction specified for the stream.

50 Reserved

51:55 Offset

The word-offset of the first element of the stream in its unit (i.e., the effective address of the first element of the stream is (EATRUNC || OFFSET || 0b00)).

56:59Reserved

60:63 Stream ID (ID)

Stream ID to use for this data stream.

Programming Note

A program should use a *dcbt/dcbtst* instruction with TH=0b01011 only when the stride is larger than 128 bytes. Otherwise, consecutive units will be accessed, so the additional stream information has no benefit.

If the specified stream ID value is greater than m-1, where m is the number of stream IDs provided by the implementation, and either (a) TH=0b01000 or TH=0b01011, or (b) TH=0b01010 with GO=0 and $S\neq 0b11$, no hint is provided by the instruction.

The following terminology is used to describe the state of a data stream. Except as described in the paragraph after the next paragraph, the state of a data stream at a given time is determined by the most recently provided hint(s) for the stream.

- A data stream for which only descriptive hints have been provided (by dcbt/dcbtst instructions with TH=0b01000 and UG=0, TH=0b01010 and GO=0 and S=0b00, and/or with TH=0b01011) is said to be "nascent". A nascent data stream for which all relevant descriptive hints have been provided (by the dcbt/dcbtst usages listed in the preceding sentence) is considered to be "completely described". The order of descriptive hints with respect to one another is unimportant.
- A data stream for which a hint has been provided (by a dcbt/dcbtst instruction with TH=0b01000 and UG=1 or dcbt with TH=0b01010 and GO=1) that the program will probably soon access it is said to be "active".
- A data stream that is either nascent or active is considered to "exist".
- A data stream for which a hint has been provided (e.g., by a *dcbt* instruction with TH=0b01010 and S≠0b00) that the program will probably no longer access it is considered no longer to exist.

The hint provided by a *dcbt/dcbtst* instruction with TH=0b01000 and UG=1 implicitly includes a hint that the program will probably no longer access the data stream (if any) previously associated with the specified stream ID. The hint provided by a *dcbt/dcbtst* instruction with TH=0b01000 and UG=0, or with TH=0b01010 and GO=0 and S=0b00, or with TH=0b01011 implicitly includes a hint that the program will probably no longer access the *active* data stream (if any) previously associated with the specified stream ID.

If a data stream is specified without using a *dcbt/dcbtst* instruction with TH=0b01010 and GO=0 and S=0b00, then the number of elements in the stream is unlimited, and the program's need for each element of the stream is not likely to be transient. If a data stream is specified without using a *dcbt/dcbtst* instruction with

TH=0b01011, then the stream will access consecutive units of storage.

A context switch on a particular thread causes all existing data streams for that thread to cease to exist. The mechanism of detection of a context switch is implementation-dependent. In addition, depending on the implementation, certain conditions and events may cause an existing data stream to cease to exist; for example, in some implementations an existing data stream ceases to exist when it comes to the end of a page.

Programming Note

To obtain the best performance across the widest range of implementations that support the data stream variants of dcbt/dcbtst, the programmer should assume the following model when using those variants.

■ The processor's response to a hint that the program will probably soon access a given data stream is to take actions that reduce the latency of accesses to the first few elements of the stream. (Such actions may include prefetching cache blocks into levels of the storage hierarchy that are "near" the processor.) Thereafter, as the program accesses each successive element of the stream, the processor takes latency-reducing actions for additional elements of the stream, pacing these actions with the program's accesses (i.e., taking the actions for only a limited number of elements ahead of the element that the program is currently accessing).

The processor's response to a hint that the program will probably no longer access a given data stream, or to the cessation of existence of a data stream, is to stop taking latency-reducing actions for the stream.

- A data stream having finite length ceases to exist when the latency-reducing actions have been taken for all elements of the stream.
- If the program ceases to need a given data stream before having accessed all elements of the stream (always the case for streams having unlimited length), performance may be improved if the program then provides a hint that it will no longer access the stream (e.g., by executing the appropriate dcbt instruction with TH=0b01010 and S≠0b00).

- At each level of the storage hierarchy that is "near" the processor, elements of a data stream that is specified as transient are most likely to be replaced. As a result, it may be desirable to stagger addresses of streams (choose addresses that map to different cache congruence classes) to reduce the likelihood that an element of a transient stream will be replaced prior to being accessed by the program.
- Processors that comply with versions of the architecture that do not support the TH field at all treat TH = 0b01000, 0b01010, and 0b01011 as if TH =0b00000.
- A single set of stream IDs is shared between the dcbt and dcbtst instructions.
- On some implementations, data streams that are not specified by software may be detected by the processor. Such data streams are called "hardware-detected data streams". On some such implementations, data stream resources (resources that are used primarily to support data streams) are shared between software-specified data streams and hardware-detected data streams. On these latter implementations, the programming model includes the following.
 - Software-specified data streams take precedence over hardware-detected data streams in use of data stream resources.
 - The processor's response to a hint that the program will probably no longer access a given data stream, or to the cessation of existence of a data stream, includes releasing the associated data stream resources, so that they can be used by hardware-detected data streams.

Programming Note

The latency-reducing actions taken in response to a program's hints about access to a data stream, including the depth and urgency parameters, may vary based on its behavior and on the behavior of other programs sharing platform resources, as well as on the design of the platform resources they use. Without actually changing the stream specification or DSCR parameters, the processor may adjust its actions (e.g. slow down prefetches or be more selective choosing them) based on their effectiveness and on the availability of storage bandwidth. In general, the goal of this variation is to improve overall system performance and fairness across the set of programs that share resources. There often will be a performance benefit, however, from adjusting stream specifications to the platform and co-resident programs to adjust for these actions by the processor.

Programming Note

This Programming Note describes several aspects of using the data stream variants of the *dcbt* and *dcbtst* instructions.

- A non-transient data stream having unlimited length and which will access consecutive units in storage can be completely specified, including providing the hint that the program will probably soon access it, using one dcbt instruction. The corresponding specification for a data stream having other attributes requires two or three dcbt/dcbtst instructions to describe the stream and one additional dcbt instruction to start the stream. However, one dcbt instruction with TH=0b01010 and GO=1 can apply to a set of the data streams described in the preceding sentence, so the corresponding specification for n such data streams requires 2×n to 3×n dcbt/dcbtst instructions plus one dcbt instruction. (There is no need to execute a dcbt/dcbtst instruction with TH=0b01010 and S=0b10 for a given stream ID before using the stream ID for a new data stream; the implicit portion of the hint provided by dcbt/dcbtst instructions that describe data streams suffices.)
- If it is desired that the hint provided by a given dcbt/dcbtst instruction be provided in program order with respect to the hint provided by another dcbt/dcbtst instruction, the two instructions must be separated by an *eieio* instruction. For example, if a dcbt instruction with TH=0b01010 and GO=1 is intended to indicate that the program will probably soon access nascent data streams described (completely) by preceding dcbt/dcbtst instructions, and is intended not to indicate that the program will probably soon access nascent data streams described (completely) by following dcbt/ dcbtst instructions, an eieio instruction must separate the dcbt instruction with GO=1 from the preceding dcbt/dcbtst instructions, and another eieio instruction must separate that dcbt instruction from the following dcbt/dcbtst instructions.
- In practice, the second eieio described above can sometimes be omitted. For example, if the program consists of an outer loop that contains the dcbt/dcbtst instructions and an inner loop that contains the Load or Store instructions that access

- the data streams, the characteristics of the inner loop and of the implementation's branch prediction mechanisms may make it highly unlikely that hints corresponding to a given iteration of the outer loop will be provided out of program order with respect to hints corresponding to the previous iteration of the outer loop. (Also, any providing of hints out of program order affects only performance, not program correctness.)
- To mitigate the effects of context switches on data streams, it may be desirable to specify a given "logical" data stream as a sequence of shorter, component data streams. Similar considerations apply to conditions and events that, depending on the implementation, may cause an existing data stream to cease to exist; for example, in some implementations an existing data stream ceases to exist when it comes to the end of a virtual page.
- If it is desired to specify data streams without regard to the number of stream IDs provided by the implementation, stream IDs should be assigned to data streams in order of decreasing stream importance (stream ID 0 to the most important stream, stream ID 1 to the next most important stream, etc.). This order ensures that the hints for the most important data streams will be provided.
- In practice, it is usually the case that it is preferable for data streams of the main or parent application running on a particular thread to be prioritized over data streams of a leaf or child application or function call. As an example, a library function call would usually fall under the category of a leaf function whose data streams should be treated with lower priority than those of the parent. As such, it is advised that programmers writing library functions or other functions which are expected to have leaf routing use the lowest stream priority possible. For example, if a leaf-type function instantiates two data streams, best practice is to use stream ID 14 for its most important data stream, and stream ID 15 for its second most important stream.

TH=0b10000

If TH=0b10000, the *dcbt* instruction provides a hint that the program will probably soon load from the block containing the byte addressed by EA, and that the program's need for the block will be transient (i.e., the time

interval during which the program accesses the block is likely to be short).

Programming Note -

The processor's response to the hint that access to the block will be transient is to prefetch data into the cache hierarchy in a way that minimizes the displacement of data that has not been identified as transient.

TH=0b10001

If TH=0b10001, the *dcbt* instruction provides a hint that the program will probably not access the block containing the byte addressed by EA for a relatively long period of time.

Data Cache Block Touch X-form

dcbt RA,RB,TH

31	TH	RA	RB	278	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

The *dcbt* instruction provides a hint that describes a block or data stream to which the program may perform a *Load* access. The instruction is also used to indicate imminent access or end of access to described load and store data streams. A hint that the program will probably soon load from a given storage location is ignored if the location is Caching Inhibited or Guarded.

The only operation that is "caused" by the *dcbt* instruction is the providing of the hint. The actions (if any) taken by the processor in response to the hint are not considered to be "caused by" or "associated with" the *dcbt* instruction (e.g., *dcbt* is considered not to cause any data accesses). No means are provided by which software can synchronize these actions with the execution of the instruction stream. For example, these actions are not ordered by memory barriers.

The *dcbt* instruction may complete before the operation it causes has been performed.

The nature of the hint depends, in part, on the value of the TH field, as specified at the beginning of this section. If TH±0b01010 and TH±0b01011, this instruction is treated as a *Load* (see Section 4.3), except that the system data storage error handler is not invoked, and reference and change recording need not be done.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics are provided for the *Data Cache Block Touch* instruction so that it can be coded with the TH value as the last operand for all categories, and so that the transient hint can be specified without coding the TH field explicitly.

Extended: Equivalent to:

dcbtct RA,RB,TH dcbt for TH values of 0b00000 -

0b00111;

other TH values are invalid.

dcbtds RA,RB,TH dcbt for TH values of 0b00000 or

0b01000 - 0b01111;

other TH values are invalid.

dcbtt RA,RB dcbt for TH value of 0b10000 dcbna RA,RB dcbt for TH value of 0b10001

Programming Notes -

New programs should avoid using the *dcbt* and *dcbtst* mnemonics; one of the extended mnemonics should be used exclusively.

If the *dcbt* mnemonic is used with only two operands, the TH operand is assumed to be 0b00000.

Processors that comply with versions of the architecture that precede Version 2.01 do not necessarily ignore the hint provided by *dcbt* and *dcbtst* if the specified block is in storage that is Guarded and not Caching Inhibited.

Programming Note

See the Programming Notes at the beginning of this section.

Data Cache Block Touch for Store X-form

dcbtst RA,RB,TH

	31	TH	RA	RB	246	/
0		6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

The *dcbtst* instruction provides a hint that describes a block or data stream to which the program may perform a *Store* access, or indicates the expected use thereof. A hint that the program will soon store to a given storage location is ignored if the location is Caching Inhibited or Guarded.

The only operation that is "caused by" the *dcbtst* instruction is the providing of the hint. The actions (if any) taken by the processor in response to the hint are not considered to be "caused by" or "associated with" the *dcbtst* instruction (e.g., *dcbtst* is considered not to cause any data accesses). No means are provided by which software can synchronize these actions with the execution of the instruction stream. For example, these actions are not ordered by memory barriers.

The *dcbtst* instruction may complete before the operation it causes has been performed.

The nature of the hint depends, in part, on the value of the TH field, as specified at the beginning of this section. If TH≠0b01010 and TH≠0b01011, this instruction is treated as a *Store* (see Section 4.3), except that the system data storage error handler is not invoked, reference recording need not be done, and change recording is not done.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics are provided for the *Data Cache Block Touch for Store* instruction so that it can be coded with the TH value as the last operand for all categories, and so that the transient hint can be specified without coding the TH field explicitly.

Extended: Equivalent to:

dcbtstct RA,RB,TH dcbtst for TH values of 0b00000

or 0b00000 - 0b00111; other TH values are invalid.

dcbtstds RA,RB,TH dcbtst for TH values of 0b00000

or 0b01000 - 0b01111; other TH values are invalid.

dcbtstt RA,RB dcbtst for TH value of 0b10000.

- Programming Note

See the Programming Notes at the beginning of this section.

Data Cache Block set to Zero X-form

dcbz RA,RB

31	///	RA	RB	1014	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0 else b \leftarrow (RA) EA \leftarrow b + (RB) n \leftarrow block size (bytes) m \leftarrow log<sub>2</sub>(n) ea \leftarrow EA<sub>0:63-m</sub> || m0 MEM(ea, n) \leftarrow n0x00
```

Let the effective address (EA) be the sum (RA|0)+(RB).

All bytes in the block containing the byte addressed by EA are set to zero.

This instruction is treated as a Store (see Section 4.3).

Special Registers Altered:

None

- Programming Note

dcbz does not cause the block to exist in the data cache if the block is in storage that is Caching Inhibited.

For storage that is neither Write Through Required nor Caching Inhibited, *dcbz* provides an efficient means of setting blocks of storage to zero. It can be used to initialize large areas of such storage, in a manner that is likely to consume less memory bandwidth than an equivalent sequence of *Store* instructions.

For storage that is either Write Through Required or Caching Inhibited, *dcbz* is likely to take significantly longer to execute than an equivalent sequence of *Store* instructions. For example, on some implementations *dcbz* for such storage may cause the system alignment error handler to be invoked; on such implementations the system alignment error handler sets the specified block to zero using Store instructions.

See Section 6.9.1 of Book III for additional information about *dcbz*.

Data Cache Block Store X-form

dcbst RA,RB

31	///	RA	RB	54	/
0	6	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the data cache of any processor and any locations in the block are considered to be modified there, those locations are written to main storage, additional locations in the block may be written to main storage, and the block ceases to be considered to be modified in that data cache.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the data cache of this processor and any locations in the block are considered to be modified there, those locations are written to main storage, additional locations in the block may be written to main storage, and the block ceases to be considered to be modified in that data cache.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

This instruction is treated as a *Load* (see Section 4.3), except that reference and change recording need not be done.

Special Registers Altered:

None

Programming Note

Data Cache Block Store to Persistent Storage is encoded as a variant of Data Cache Block Flush. This was necessary so that the instruction has the correct behavior on processors that implement Version 3.0C. The extended mnemonic (dcbstps) indicates the intended function. (There is expected to be no interest in attaching persistent storage to processors that comply with versions of the architecture that precede Version 3.0C.)

Data Cache Block Flush X-form

dcbf RA,RB,L

31	//	L	RA	RB	86	/
0	6	8	11	16	21	31

Let the effective address (EA) be the sum (RA|0)+(RB).

L=0

If the block containing the byte addressed by EA is in storage that is Memory Coherence Required and a block containing the byte addressed by EA is in the data cache of any processor and any locations in the block are considered to be modified there, those locations are written to main storage and additional locations in the block may be written to main storage. The block is invalidated in the data caches of all processors.

If the block containing the byte addressed by EA is in storage that is not Memory Coherence Required and the block is in the data cache of this processor and any locations in the block are considered to be modified there, those locations are written to main storage and additional locations in the block may be written to main storage. The block is invalidated in the data cache of this processor.

L=1 ("dcbf local")

The L=1 form of the *dcbf* instruction permits a program to limit the scope of the "flush" operation to the data cache of this processor. If the block containing the byte addressed by EA is in the data cache of this processor, it is removed from this cache. The coherence of the block is maintained to the extent required by the Memory Coherence Required storage attribute.

L = 3 ("dcbf local primary")

The L=3 form of the *dcbf* instruction permits a program to limit the scope of the "flush" operation to the primary data cache of this processor. If the block containing the byte addressed by EA is in the primary data cache of this processor, it is removed from this cache. The coherence of the block is maintained to the extent required by the Memory Coherence Required storage attribute.

L = 4 ("data cache block flush to persistent storage")

The L=4 form of the *dcbf* instruction performs all of the functions of *dcbf* with L=0. After all writes to main storage, caused by these functions, have updated main storage, if the block maps to main storage that is backed by persistent storage then all locations in the block in main storage that are considered to be modified relative to persistent storage are written to persistent storage and addi-

tional locations in the block in main storage may be written to persistent storage.

L = 6 ("data cache block store to persistent storage")

The L=6 form of the *dcbf* instruction performs all of the functions of *dcbst*. After all writes to main storage, caused by these functions, have updated main storage, if the block maps to main storage that is backed by persistent storage then all locations in the block in main storage that are considered to be modified relative to persistent storage are written to persistent storage and additional locations in the block in main storage may be written to persistent storage.

Programming Note -

This form of the *dcbf* instruction is considered to be a functional extension of *dcbst*, and its extended mnemonic reflects that association.

For the L operand, the values 2, 5, and 7 are reserved. The results of executing a *dcbf* instruction with L=2, 5, or 7 are boundedly undefined.

The function of this instruction is independent of whether the block containing the byte addressed by EA is in storage that is Write Through Required or Caching Inhibited.

This instruction is treated as a *Load* (see Section 4.3), except that reference and change recording need not be done

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics are provided for the *Data Cache Block Flush* instruction so that it can be coded with the L value as part of the mnemonic rather than as a numeric operand. These are shown as examples with the instruction. See Appendix A. "Assembler Extended Mnemonics" on page 1115. The extended mnemonics are shown below.

Extended:	Equivalent to:
dcbf RA,RB	dcbf RA,RB,0
dcbfl RA,RB	dcbf RA,RB,1
dcbflp RA,RB	dcbf RA,RB,3
dcbfps RA,RB	dcbf RA,RB,4
dcbstps RA,RB	dcbf RA,RB,6

Except in the *dcbf* instruction description in this section, references to "*dcbf*" in Books I-III imply L=0 unless otherwise stated or obvious from context; "*dcbff*" is used for L=1, "*dcbflp*" is used for L=3, "*dcbfps*" is used for L=6.

Programming Note

dcbf serves as both a basic and an extended mnemonic. The Assembler will recognize a dcbf mnemonic with three operands as the basic form, and a dcbf mnemonic with two operands as the extended form. In the extended form the L operand is omitted and assumed to be 0.

Programming Note –

dcbf with L=1 can be used to provide a hint that a block in this processor's data cache will not be reused soon.

dcbf with L=3 can be used to flush a block from the processor's primary data cache but reduce the latency of a subsequent access. For example, the block may be evicted from the primary data cache but a copy retained in a lower level of the cache hierarchy.

Programs which manage coherence in software must use *dcbf* with L=0 or L=4.

4.3.2.1 Obsolete Data Cache Instructions

The Data Stream Touch (dst), Data Stream Touch for Store (dstst), and Data Stream Stop (dss) instructions (primary opcode 31, extended opcodes 342, 374, and 822 respectively), which were proposed for addition to the Power ISA and were implemented by some processors, must be treated as no-ops (rather than as illegal instructions).

The treatment of these instructions is independent of whether other Vector instructions are available (i.e., is independent of the contents of MSR $_{\rm VEC}$ (see Book III).

Programming Note -

These instructions merely provided hints, and thus were permitted to be treated as no-ops even on processors that implemented them.

The treatment of these instructions is independent of whether other Vector instructions are available because, on processors that implemented the instructions, the instructions were available even when other Vector instructions were not.

The extended mnemonics for these instructions were *dstt, dststt,* and *dssall*.

"or" Instruction 4.3.3

"or" Cache Control Hint

or 26,26,26

This form of or provides a hint that stores caused by preceding Store and dcbz instructions should be performed with respect to other processors and mechanisms as soon as is feasible.

Extended Mnemonics:

Additional extended mnemonic for the or hint:

Extended: Equivalent to: miso 26,26,26

"miso" is short for "make it so."

Programming Note -

This form of the or instruction can be used to reduce latency in producer-consumer applications by requesting that modified data be made visible to other processors quickly. In this example it is assumed that the base register is GPR3.

Producer:

```
addi r1,r0,0x1234
sth r1,0x1000(r3) \# store data value 0x1234
lwsync
                  # order data store before
                    flag store
addi r2,r0,0x0001
stb r2,0x1002(r3) # store nonzero flag byte
or r26,r26,r26
                  # miso
p loop:
lbz r2,0x1002(r3) \# load flag byte
andi. r2,r2,0x00FF
                  # wait for consumer to clear
bne p_loop
                  # flag
```

```
Consumer:
c_loop:
lbz r2,0x1002(r3) \# load flag byte
andi. r2,r2,0x00FF
                  # wait for producer to set
beq c_loop
                  # flag to nonzero
                  # order flag load before
lwsync
                  # data load
lhz r1,0x1000(r3) \# load data value
                  # order data load before
lwsync
                  # flag store
addi r2,r0,0x0000
stb r2,0x1002(r3) # clear flag byte
or r26,r26,r26
                  # miso
```

Programming Note -

Warning: Other forms of or Rx,Rx,Rx that are not described in this section and in Section 3.2 may also cause program priority to change. Use of these forms should be avoided except when software explicitly intends to alter program priority. If a no-op is needed, the preferred no-op (ori 0,0,0) should be used.

4.4 Copy-Paste Facility

The Copy-Paste Facility provides a means to copy a block of data from one storage location to another. Depending on the platform configuration, other alternatives such as posting a work element to a device's queue in control memory or copying a block to another system may be supported. The facility uses pairs of instructions, copy followed by paste., to define the data transfers. (See Section 1.7.1.1, "Storage Ordering of Copy/Paste-Initiated Data Transfers" for the memory model characteristics of these data transfers.)

The requirements for use of the platform-specific functionality may vary across implementations. The specific details are beyond the scope of the Architecture. Authority to use a device is generally established through a call to the hypervisor. The format of the work element is device-specific. Mappings for transfers between systems are generally managed by the operating system. Each transfer preserves the order of bytes in storage and is not affected by the endian mode of the processor.

Since the buffer that holds the block until a data transfer is performed is hidden state (cannot be saved and restored) and there is no way to save the state of the copy, any disruption of program execution (e.g. interrupts, event-based branch) has the potential to prevent the data transfer from completing correctly. The software that handles the disruption is responsible for executing cpabort to clear the state associated with an outstanding data transfer if it will use the Copy-Paste Facility itself or transfer control to another program that might use the facility prior to returning control to the original program.

Programming Note

A paste. instruction is ordered with respect to its preceding copy by a dependency on the copy buffer. No explicit synchronization or barrier is required.

Correct use of the Copy-Paste Facility consists of a series of copy/paste. pairs. The two instructions in a pair need not be adjacent in the instruction stream. Two or more *copy* instructions with no intervening paste. produces a "copy-paste sequence error." Similarly, a bare *paste*, with no preceding *copy* produces a copy-paste sequence error. Copy-paste sequence errors are reported by the paste. for the malformed sequence of instructions.

Programming Note

WARNING: In rare circumstances, paste. may falsely report successful completion when the copy-paste sequence is coded incorrectly. This may occur if the instruction sequence includes a redundant copy and the sequence is interrupted just prior to the redundant copy. Since interrupts should be rare, any sequence that returns a false positive CR0 value should fail for most executions.

Programming Note

It is always best to avoid unnecessary instructions between the copy and the paste.

Successful transfers are indicated when paste, returns 0b001x in CR0. Transient errors (a copy-paste sequence error, a translation conflict (slbie[g], slbia, tlbie[1]) during the transfer, or an implementation-specific transient problem) are indicated by a CR0 value of 0b000x, indicating the sequence should be retried. (A sequence error is considered transient because it could have been caused by an interruption between the copy and *paste.*.) Fatal errors unique to the Copy-Paste Facility (attempting to copy from control memory or attempting to use control memory that has not been properly configured) cause the system data storage error handler to be invoked when the (associated) paste. instruction is executed. paste. instructions that cause or report transient errors, fatal errors unique to the Copy-Paste Facility, or successful transfer completion reset the state of the facility so that a subsequent copy-paste sequence can begin with a clean slate.

Programming Note -

For paste, to address space mapped to another system, OS control over that mapping is deemed to be a sufficient check on the configuration of the channel to the other system, so that a unique data storage interrupt type is not required.

- Programming Note

A failure of a data transfer may be the result of a shortage of the resources required to complete the operation. (Such failures should only take place for transfers to control memory.) When the resources are known to be shared by multiple programs, a credit-based system is frequently used to improve quality of service. If such a credit system is in use, or if the resources are not shared, the program should continually repeat the *copy/paste*. pair until it succeeds. However, if no credit system is in use for shared resources, it may be appropriate to apply some sort of backoff algorithm after having retried the *copy/paste*. pair a few times.

The Copy-Paste Facility is the only means to address control memory. If any other storage access (implicit or explicit, instruction or data) addresses control memory, a Machine Check exception will result. Unlike other Machine Check exceptions, this one will generally be presented with ordering and priority similar to that for a storage protection exception.

Programming Note

Control memory is to be marked No-execute by the hypervisor, so that an instruction fetch will violate storage protection rather than causing a Machine Check.

Copy X-form

copy RA,RB

ſ	31		///	1	RA	RB	774	/
	0	6	9	10	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b +(RB)
copy_buffer \leftarrow memory(EA,128) | MEMmetadata(EA,128)
```

Let the effective address (EA) be the sum (RA|0)+(RB).

The 128 bytes in storage, and associated metadata, addressed by EA is loaded into the copy buffer.

If the EA is not a multiple of 128, the system alignment error handler is invoked.

If the specified block is in storage that is Caching Inhibited, the system data storage error handler is invoked

This instruction is treated as a *Load* (see Section 4.3, "Cache Management Instructions"), except that the data transfer ordering is described in Section 1.7.1.1, "Storage Ordering of Copy/Paste-Initiated Data Transfers".

Special Registers Altered:

None

Paste X-form

paste. RA,RB,L

31	/	//	L	RA	RB	902	1
0	6	9	10	11	16	21	31

```
if there was a copy-paste sequence error or a
translation conflict
  CR0←0b000||XER<sub>SO</sub>
else
  if RA = 0 then b \leftarrow 0
  else
                    b \leftarrow (RA)
  EA \leftarrow b + (RB)
  if L=1 then
    copy_buffer.md←0 /* clear metadata in buffer
  post(MEM(EA,128) | MEM<sub>metadata</sub>(EA,128)) ←copy_buffer
  wait for completion status
  if there was a data transfer problem
    CR0←0b000 | XER<sub>SO</sub>
  else
    CR0←0b001 | XER<sub>SO</sub>
clear the state of the Copy-Paste Facility
```

If there was a copy-paste sequence error or a translation conflict, set CR0 to indicate failure. Otherwise, continue as follows.

Let the effective address (EA) be the sum (RA|0)+(RB).

If L=1, then set metadata bits in the copy buffer to zero.

The physical target of the operation, and by implication the function to be performed, is determined by the real address that is translated from EA. If the real address is in the platform's system memory, a simple copy is performed. If the real address has an associated mapping to another system, the copy buffer is transmitted to the other system. If the real address is control memory for a device, the contents of the copy buffer is queued to the device. There is a wait for completion status on the data transfer. CR0 is set as follows based on the completion status.

CR0	Description
0b000 XER _{SO}	Data transfer failed due to a sequence error, a conflict with slbie [g], slbia , or tlbie [I], or some implementation-specific problem.
0b001 XER _{SO}	Data transfer successful.

The state of the Copy-Paste Facility is cleared.

If MSR_{PR}=1, paste. with L=0 is an invalid form.

If the EA is not a multiple of 128, the system alignment error handler is invoked.

If the specified block is in storage that is Caching Inhibited, the system data storage error handler is invoked.

If the associated *copy* specified control memory or the *paste*. specifies control memory that was not properly configured, the data storage error handler will be invoked.

This instruction is treated as a Store (see Section 4.3, "Cache Management Instructions"), except that the data transfer ordering is described in Section 1.7.1.1, "Storage Ordering of Copy/Paste-Initiated Data Transfers".

Special Registers Altered:

CR0

Extended Mnemonics:

Extended mnemonic for paste.:

Extended: Equivalent to: paste. RA,RB paste. RA,RB,1

Copy-Paste Abort X-form

cpabort

31	///	///	///	838	/
0	6	11	16	21	31

clear the state of the Copy-Paste Facility

The *cpabort* instruction causes a data transfer to fail if one is in progress.

Any pending errors in the Copy-Paste Facility are cleared and the state is reset to prepare for a new *copy*.

Special Registers Altered:

None

4.5 Atomic Memory Operations

The Atomic Memory Operation (AMO) facility may be used to optimize performance when many software threads are manipulating shared control structures concurrently. In such situations, accessing the shared data frequently involves transfering the data from one processor's cache to another. The latency of such transfers can become the limiting factor in the performance of some environments. Rather than moving the data to the work, AMOs move the work to the data. The mental model is of an agent consisting of an execution unit and a work queue near memory that receives atomic update requests from all the processors in the system.

Despite that AMOs are performed at memory, their function is only defined for storage that is not Caching Inhibited. This is done so that software can transparently access the same data using normal loads and stores. But furthermore, AMOs generally behave as typical explicit storage accesses performed by the thread, with respect to storage access ordering. The few complications are described below. Since the performance advantage of AMOs derives from avoiding time of flight through cache hierarchies, software should avoid frequent mixing of normal loads and stores and AMOs to the same storage locations. AMOs are also restricted to storage that is not Guarded and storage that is not Write Through Required to limit implementation complexity.

The facility specifies a set of atomic update operations that a processor may send, accompanied by operands from GPRs, to the memory to be performed. The operations are expressed using the Load Atomic (LAT) and Store Atomic (STAT) instructions. Each of these instructions performs an atomic update operation (load followed by some manipulation and a store) on some location in storage. As a result, these instructions are considered to be both fixed-point Load instructions and fixed-point Store instructions, and any reference elsewhere in the architecture to fixed-point Load or fixed-point Store instructions apply to these instructions as well, unless otherwise stated or obvious from context. For example, in order to perform an AMO, it is necessary to have both read and write access to the storage location. Another example is that the DAWR will detect a match if either Data Read or Data Write is selected. Yet another example is that a Trace interrupt will indicate both a Load and a Store instruction have been executed. Barrier action will be based on whether the barrier would give a load or a store the stronger ordering. The difference between the Load Atomic instructions and the Store Atomic instructions is simply that the Load Atomic instructions return a result to a GPR, while the Store Atomic instructions do not. In the RTL in the following subsections, the "lat" and "stat" functions represent the manipulations performed by the memory agent. The parameters shown are the maximum storage footprint, the maximum list of registers, and the function code that are provided to the agent. If the specified registers wrap (e.g. RT=R31 and RT+1=R0), the wrapping is permitted. Such an instruction is not an invalid form. Destructive encodings are also permitted (i.e. a LAT specified with RT=RA).

Except in this section, references to "atomic update" in Books I-III imply use of the *Load And Reserve* and *Store Conditional* instructions unless otherwise stated or obvious from context.

Programming Note -

The best performance for the Atomic Memory Operations will be realized when the targeted storage locations are accessed only using AMOs. If it is necessary to perform other I=0 loads and stores to those addresses, the result will still be correct, but performance will suffer. In such circumstances, it is not helpful to performance to flush the data to memory using *dcbf*.

Programming Note

Note that the descriptions of AMO operations are Endian independent. The only effect of Endian on these operations is the obvious one that byte significance within an individual datum reflects the Endian mode.

4.5.1 Load Atomic

The Atomic Loads perform an atomic update to an aligned memory location and return a value to a GPR. The manipulation performed on the memory value and the value that is returned in the GPR are determined by the function code (FC) specified by the instruction. The name of each function and its associated RTL are shown in Figure 3.

September 14, 2021 Power ISA™ Version 3.1B

Function Code	GPR operands	Storage operands	Function name and RTL
00000	RT, RT+1	mem(EA,s)	Fetch and Add t ← mem(EA, s) t2 ← t + (RT+1) mem(EA,s) ← t2 RT ← t
00001	RT, RT+1	mem(EA,s)	Fetch and XOR $t \leftarrow \text{mem}(EA, s)$ $t2 \leftarrow t \oplus (RT+1)$ $\text{mem}(EA,s) \leftarrow t2$ $RT \leftarrow t$
00010	RT, RT+1	mem(EA,s)	Fetch and OR
00011	RT, RT+1	mem(EA,s)	Fetch and AND t ← mem(EA, s) t2 ← t & (RT+1) mem(EA,s) ← t2 RT ← t
00100	RT, RT+1	mem(EA,s)	Fetch and Maximum Unsigned t ← mem(EA, s) if (RT+1) > ut then mem(EA,s) ← (RT+1) RT ← t
00101	RT, RT+1	mem(EA,s)	Fetch and Maximum Signed $t \leftarrow \text{mem}(\text{EA, s})$ if $(\text{RT+1}) > t$ then $\text{mem}(\text{EA,s}) \leftarrow (\text{RT+1})$ RT \leftarrow t
00110	RT, RT+1	mem(EA,s)	Fetch and Minimum Unsigned t ← mem(EA, s) if (RT+1) < u t then mem(EA,s) ← (RT+1) RT ← t
00111	RT, RT+1	mem(EA,s)	Fetch and Minimum Signed $t \leftarrow \text{mem}(\text{EA, s})$ if $(\text{RT+1}) < t$ then $\text{mem}(\text{EA,s}) \leftarrow (\text{RT+1})$ RT \leftarrow t
01000	RT, RT+1	mem(EA,s)	Swap t ← mem(EA, s) mem(EA,s) ← (RT+1) RT ← t
10000	RT, RT+1, RT+2	mem(EA,s)	Compare and Swap Not Equal $t \leftarrow \text{mem}(\text{EA, s})$ if t != (RT+1) then $\text{mem}(\text{EA,s}) \leftarrow (\text{RT+2})$ RT \leftarrow t
11000	RT	mem(EA,s) mem(EA+s, s)	Fetch and Increment Bounded t ← mem(EA, s) t2 ← mem(EA+s, s) if t != t2 then mem(EA,s) ← t+1 RT ← t else RT ← 1 << (s*8-1)

11001	RT	mem(EA,s) mem(EA+s, s)	Fetch and Increment Equal t ← mem(EA, s) t2 ← mem(EA+s, s) if t = t2 then mem(EA,s) ← t+1 RT ← t else RT ← 1 << (s*8-1)
11100	RT	mem(EA-s,s) mem(EA, s)	Fetch and Decrement Bounded t ← mem(EA, s) t2 ← mem(EA-s, s) if t != t2 then mem(EA,s) ← t-1 RT ← t else RT ← 1 << (s*8-1)

Notes:

s = operand size in number of bytes

Function codes not listed in this table are reserved.

For word atomics, only the least significant word of each source register is used, and the least significant word of the target register is updated with the result, while the upper word is set to zero.

Figure 3. Load Atomic function codes

Load Word Atomic X-form

lwat RT,RA,FC

31	RT	RA	FC	582	/
0	6	11	16	21	31

```
if RA=0 then EA \leftarrow 0 else EA \leftarrow (RA) (RT<sub>32:63</sub>,mem(EA,4)) \leftarrow lat(mem(EA-4,12), RT+1<sub>32:63</sub>, RT+2<sub>32:63</sub>, FC) RT<sub>0:31</sub> \leftarrow 0
```

Let the effective address (EA) be (RA). The least significant word of RT and the word of storage at EA are updated as specified by load atomic function code FC. The most significant word of RT is set to zero. Input operands are function code specific, and may include the least significant words of RT+1 and RT+2, and mem(EA-4,12)

Figure 3 contains the defined function codes. An attempt to execute *Iwat* specifying a reserved function code will cause the system data storage error handler to be invoked.

EA must be a multiple of 4, and the portion of mem(EA-4,12) accessed by the instruction must be contained within an aligned 32-byte block of storage. If either of these requirements is not satisfied, the system alignment error handler is invoked.

Special Registers Altered:

None

Load Doubleword Atomic X-form

Idat RT,RA,FC

31	RT	RA	FC	614	/
0	6	11	16	21	31

```
if RA=0 then EA \leftarrow 0 else EA \leftarrow (RA) (RT,mem(EA,8)) \leftarrow lat(mem(EA-8,24), RT+1, RT+2, FC)
```

Let the effective address (EA) be (RA). RT and the doubleword of storage at EA are updated as specified by load atomic function code FC. Input operands are function code specific, and may include RT+1, RT+2, and mem(EA-8,24)

Figure 3 contains the defined function codes. An attempt to execute *Idat* specifying a reserved function code will cause the system data storage error handler to be invoked.

EA must be a multiple of 8, and the portion of mem(EA-8,24) accessed by the instruction must be contained within an aligned 32-byte block of storage. If either of these requirements is not satisfied, the system alignment error handler is invoked.

Special Registers Altered:

None

4.5.2 Store Atomic

The Atomic Stores perform an atomic update to an aligned memory location. The manipulation performed

on the memory value is determined by the function code (FC) specified by the instruction. The name of each function and its associated RTL are shown in Figure 4.

Function Code	GPR operands	Storage operands	Function name and RTL
00000	RS	mem(EA,s)	Store Add t ← mem(EA, s) t2 ← t + (RS) mem(EA,s) ← t2
00001	RS	mem(EA,s)	Store XOR t ← mem(EA, s) t2 ← t ⊕ (RS) mem(EA,s) ← t2
00010	RS	mem(EA,s)	Store OR
00011	RS	mem(EA,s)	Store AND t ← mem(EA, s) t2 ← t & (RS) mem(EA,s) ← t2
00100	RS	mem(EA,s)	Store Maximum Unsigned t ← mem(EA, s) if (RS) > u t then mem(EA,s) ← (RS)
00101	RS	mem(EA,s)	Store Maximum Signed t ← mem(EA, s) if (RS) > t then mem(EA,s) ← (RS)
00110	RS	mem(EA,s)	Store Minimum Unsigned t ← mem(EA, s) if (RS) < tthen mem(EA,s) ← (RS)
00111	RS	mem(EA,s)	Store Minimum Signed t ← mem(EA, s) if (RS) < t then mem(EA,s) ← (RS)
11000	RS	mem(EA,s) mem(EA+s, s)	Store Twin t ← mem(EA, s) t2 ← mem(EA+s, s) if t = t2 then mem(EA,s) ← (RS) mem(EA+s,s) ← (RS)

Notes:

s = operand size in number of bytes

Function codes not listed in this table are reserved.

For word atomics, only the least significant word of each source register is used.

Figure 4. Store Atomic function codes

Store Word Atomic X-form

stwat RS,RA,FC

31	RS	RA	FC	710	/
0	6	11	16	21	31

if RA=0 then EA
$$\leftarrow$$
 0 else EA \leftarrow (RA) mem(EA,8) \leftarrow stat(mem(EA,8), RS_{32:63}, FC)

Let the effective address (EA) be (RA). Four or eight bytes of storage at EA are updated as specified by store atomic function code FC. Input operands are function code specific, and may include RS_{32:63} and mem(EA,8).

Figure 4 contains the defined function codes. An attempt to execute *stwat* specifying a reserved function code will cause the system data storage error handler to be invoked.

EA must be a multiple of 4, and the portion of mem(EA,8) accessed by the instruction must be contained within an aligned 32-byte block of storage. If either of these requirements is not satisfied, the system alignment error handler is invoked.

Special Registers Altered:

None

Store Doubleword Atomic X-form

stdat RS,RA,FC

31	RS	RA	FC	742	/
0	6	11	16	21	31

```
if RA=0 then EA \leftarrow 0
else EA \leftarrow (RA)
mem(EA,16) \leftarrow stat(mem(EA,16), RS, FC)
```

Let the effective address (EA) be (RA). Eight or sixteen bytes of storage at EA are updated as specified by store atomic function code FC. Input operands are function code specific, and may include RS and mem(EA,16).

Figure 4 contains the defined function codes. An attempt to execute *stdat* specifying a reserved function code will cause the system data storage error handler to be invoked.

EA must be a multiple of 8, and the portion of mem(EA,16) accessed by the instruction must be contained within an aligned 32-byte block of storage. If either of these requirements is not satisfied, the system alignment error handler is invoked.

Special Registers Altered:

None

4.6 Synchronization Instructions

The synchronization instructions are used to ensure that certain instructions have completed before other instructions are initiated, or to control storage access ordering, or to support debug operations.

4.6.1 Instruction Synchronize Instruction

Instruction Synchronize XL-form

isync

19	///	///	///	150	/
0	6	11	16	21	31

Executing an *isync* instruction ensures that all instructions preceding the *isync* instruction have completed before the *isync* instruction completes, and that no subsequent instructions are initiated until after the *isync* instruction completes. It also ensures that all instruction cache block invalidations caused by *icbi* instructions preceding the *isync* instruction have been performed with respect to the processor executing the *isync* instruction, and then causes any prefetched instructions to be discarded.

Except as described in the preceding sentence, the *isync* instruction may complete before storage accesses associated with instructions preceding the *isync* instruction have been performed.

This instruction is context synchronizing (see Book III).

Special Registers Altered:

None

4.6.2 Load And Reserve and Store Conditional Instructions

The Load And Reserve and Store Conditional instructions can be used to construct a sequence of instructions that appears to perform an atomic update operation on an aligned storage location. See Section 1.7.2, "Atomic Update" for additional information about these instructions.

The Load And Reserve and Store Conditional instructions are fixed-point Storage Access instructions; see Section 3.3.1, "Fixed-Point Storage Access Instructions", in Book I.

The storage location specified by the *Load And Reserve* and *Store Conditional* instructions must be in storage that is Memory Coherence Required if the location may be modified by another processor or mechanism. If the specified location is in storage that is Write Through Required or Caching Inhibited, the system data storage error handler is invoked.

The Load And Reserve instructions include an Exclusive Access hint (EH), which can be used to indicate that the instruction sequence being executed is implementing one of two types of algorithms:

Atomic Update (EH=0)

This hint indicates that the program is using a fetch and operate (e.g., fetch and add) or some similar algorithm and that all programs accessing the shared variable are likely to use a similar operation to access the shared variable for some time.

Exclusive Access (EH=1)

This hint indicates that the program is attempting to acquire a lock and if it succeeds, will perform another store to the lock variable (releasing the lock) before another program attempts to modify the lock variable.

Programming Note _

The Memory Coherence Required attribute on other processors and mechanisms ensures that their stores to the reservation granule will cause the reservation created by the *Load And Reserve* instruction to be lost.

Programming Note

Because the Load And Reserve and Store Conditional instructions have implementation dependencies (e.g., the granularity at which reservations are managed), they must be used with care. The operating system should provide system library programs that use these instructions to implement the high-level synchronization functions (Test and Set, Compare and Swap, locking, etc.; see Appendix B) that are needed by application programs. Application programs should use these library programs, rather than use the Load And Reserve and Store Conditional instructions directly.

Programming Note -

EH = 1 should be used when the program is obtaining a lock variable which it will subsequently release before another program attempts to perform a store to it. When contention for a lock is significant, using this hint may reduce the number of times a cache block is transferred between processor caches.

EH = 0 should be used when all accesses to a mutex variable are performed using an instruction sequence with *Load And Reserve* followed by *Store Conditional* (e.g., emulating atomic update primitives such as "Fetch and Add;" see Appendix B). The processor may use this hint to optimize the cache to cache transfer of the block containing the mutex variable, thus reducing the latency of performing an operation such as 'Fetch and Add'.

Programming Note -

Warning: On some processors that comply with versions of the architecture that precede Version 2.00, executing a *Load And Reserve* instruction in which EH = 1 will cause the illegal instruction error handler to be invoked.

Load Byte And Reserve Indexed X-form

Ibarx RT,RA,RB,EH

31	RT	RA	RB	52	EH
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b +(RB)
RESERVE \leftarrow 1
RESERVE_LENGTH \leftarrow 1
RESERVE_ADDR \leftarrow real_addr(EA)
RT \leftarrow 560 | MEM(EA, 1)
```

Let the effective address (EA) be the sum (RA|0)+(RB). The byte in storage addressed by EA is loaded into $RT_{56:63}$. $RT_{0:55}$ are set to 0.

This instruction creates a reservation for use by a *stbcx.* or *waitrsv* instruction. A real address computed from the EA as described in Section 1.7.2.1 is associated with the reservation, and replaces any address previously associated with the reservation. A length of 1 byte is associated with the reservation, and replaces any length previously associated with the reservation.

The value of EH provides a hint as to whether the program will perform a subsequent store to the byte in storage addressed by EA before some other processor attempts to modify it.

- Other programs might attempt to modify the byte in storage addressed by EA regardless of the result of the corresponding stbcx. instruction.
- Other programs will not attempt to modify the byte in storage addressed by EA until the program that has acquired the lock performs a subsequent store releasing the lock.

Special Registers Altered:

None

Programming Note

Ibarx serves as both a basic and an extended mnemonic. The Assembler will recognize a **Ibarx** mnemonic with four operands as the basic form, and a **Ibarx** mnemonic with three operands as the extended form. In the extended form the EH operand is omitted and assumed to be 0.

Load Halfword And Reserve Indexed X-form

lharx RT,RA,RB,EH

31	RT	RA	RB	116	ΕH
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                  b \leftarrow (RA)
EA \leftarrow b + (RB)
RESERVE ← 1
RESERVE_LENGTH ← 2
RESERVE_ADDR ← real_addr(EA)
RT \leftarrow ^{48}O \mid \mid MEM(EA, 2)
```

Let the effective address (EA) be the sum (RA|0)+(RB). The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are set to 0.

This instruction creates a reservation for use by a sthcx. or waitrsv instruction. A real address computed from the EA as described in Section 1.7.2.1 is associated with the reservation, and replaces any address previously associated with the reservation. A length of 2 bytes is associated with the reservation, and replaces any length previously associated with the reservation.

The value of EH provides a hint as to whether the program will perform a subsequent store to the halfword in storage addressed by EA before some other processor attempts to modify it.

- 0 Other programs might attempt to modify the halfword in storage addressed by EA regardless of the result of the corresponding sthex. instruction.
- Other programs will not attempt to modify the halfword in storage addressed by EA until the program that has acquired the lock performs a subsequent store releasing the lock.

EA must be a multiple of 2. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

Special Registers Altered:

None

Programming Note -

Iharx serves as both a basic and an extended mnemonic. The Assembler will recognize a *lharx* mnemonic with four operands as the basic form, and a Iharx mnemonic with three operands as the extended form. In the extended form the EH operand is omitted and assumed to be 0.

Load Word And Reserve Indexed X-form

lwarx RT,RA,RB,EH

31	RT	RA	RB	20	EH
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                  b \leftarrow (RA)
EA \leftarrow b + (RB)
RESERVE ← 1
RESERVE_LENGTH ← 4
RESERVE_ADDR ← real_addr(EA)
RT \leftarrow 320 | | MEM(EA, 4)
```

Let the effective address (EA) be the sum (RA|0)+(RB). The word in storage addressed by EA is loaded into $RT_{32.63}$. $RT_{0.31}$ are set to 0.

This instruction creates a reservation for use by a stwcx, or waitrsv instruction. A real address computed from the EA as described in Section 1.7.2.1 is associated with the reservation, and replaces any address previously associated with the reservation. A length of 4 bytes is associated with the reservation, and replaces any length previously associated with the reservation.

The value of EH provides a hint as to whether the program will perform a subsequent store to the word in storage addressed by EA before some other processor attempts to modify it.

- Other programs might attempt to modify the word in storage addressed by EA regardless of the result of the corresponding stwcx. instruction.
- Other programs will not attempt to modify the word in storage addressed by EA until the program that has acquired the lock performs a subsequent store releasing the lock.

EA must be a multiple of 4. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

Special Registers Altered:

None

Programming Note —

Iwarx serves as both a basic and an extended mnemonic. The Assembler will recognize a Iwarx mnemonic with four operands as the basic form, and a Iwarx mnemonic with three operands as the extended form. In the extended form the EH operand is omitted and assumed to be 0.

Store Byte Conditional Indexed X-form

stbcx. RS,RA,RB

31	RS	RA	RB	694	1
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
                 b ← (RA)
else
EA \leftarrow b + (RB)
if RESERVE then
  if RESERVE_LENGTH = 1 &
      RESERVE_ADDR = real_addr(EA) then
       MEM(EA, 1) \leftarrow (RS)_{56:63}
       undefined_case \leftarrow 0
       store\_performed \leftarrow 1
   else
       z \leftarrow smallest real page size supported by
            implementation
       if RESERVE ADDR \div z = real addr(EA) \div z then
          undefined_case ← 1
         undefined_case \leftarrow 0
         store_performed \leftarrow 0
else
  undefined_case \leftarrow 0
  store_performed ← 0
if undefined_case then
  ul ← undefined 1-bit value
  if ul then
    MEM(EA, 1) \leftarrow (RS)_{56:63}
  u2 ← undefined 1-bit value
  CR0 \leftarrow 0b00 \mid \mid u2 \mid \mid XER_{SO}
  CR0 ← 0b00 || store_performed || XER<sub>SO</sub>
RESERVE ← 0
```

Let the effective address (EA) be the sum (RA|0)+(RB).

If a reservation exists, the length associated with the reservation is 1 byte, and the real storage location specified by the *stbcx*. is the same as the real storage location specified by the *lbarx* instruction that established the reservation, (RS)_{56:63} are stored into the byte in storage addressed by EA.

If a reservation exists, and either the length associated with the reservation is not 1 byte or the real storage location specified by the *stbcx*. is not the same as the real storage location specified by the *lbarx* instruction that established the reservation, the following applies. Let z denote the smallest real page size supported by the implementation. If the real storage location specified by the *stbcx*. is in the same aligned z-byte block of real storage as the real storage location specified by the *lbarx* instruction that established the reservation, it is undefined whether (RS)_{56:63} are stored into the byte in storage addressed by EA. Otherwise, no store is performed.

If a reservation does not exist, no store is performed.

CR Field 0 is set as follows. n is a 1-bit value that indicates whether the store was performed, except that if, per the preceding description, it is undefined whether

the store is performed, the value of n is undefined (and need not reflect whether the store was performed).

 $CR0_{IT\ GT\ FQ\ SO} = 0b00 || n || XER_{SO}$

The reservation is cleared.

Special Registers Altered: CR0

Store Halfword Conditional Indexed X-form

sthcx. RS,RA,RB

	31	RS	RA	RB	726	1
0		6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b + (RB)
if RESERVE then
  if RESERVE_LENGTH = 2 &
     RESERVE_ADDR = real_addr(EA) then
      MEM(EA, 2) \leftarrow (RS)_{48:63}
       undefined_case ← 0
       store_performed ← 1
   else
       z \leftarrow smallest real page size supported by
           implementation
       if RESERVE_ADDR \div z = real_addr(EA) \div z then
          undefined_case ← 1
       else
         undefined_case \leftarrow 0
         store_performed \leftarrow 0
else
  undefined_case \leftarrow 0
  store_performed \leftarrow 0
if undefined_case then
  ul ← undefined 1-bit value
  if ul then
    MEM(EA, 2) \leftarrow (RS)_{48:63}
  u2 ← undefined 1-bit value
  CR0 \leftarrow 0b00 \mid \mid u2 \mid \mid XER_{SO}
else
  CR0 \leftarrow 0b00 \mid \mid store\_performed \mid \mid XER_{SO}
RESERVE ← 0
```

Let the effective address (EA) be the sum (RA|0)+(RB).

If a reservation exists, the length associated with the reservation is 2 bytes, and the real storage location specified by the **sthcx**. is the same as the real storage location specified by the **lharx** instruction that established the reservation, $(RS)_{48:63}$ are stored into the halfword in storage addressed by EA.

If a reservation exists, and either the length associated with the reservation is not 2 bytes or the real storage location specified by the *sthcx*. is not the same as the real storage location specified by the *lharx* instruction that established the reservation, the following applies. Let z denote the smallest real page size supported by the implementation. If the real storage location specified by the *sthcx*. is in the same aligned z-byte block of real storage as the real storage location specified by the *lharx* instruction that established the reservation, it is undefined whether (RS)_{48:63} are stored into the halfword in storage addressed by EA. Otherwise, no store is performed.

If a reservation does not exist, no store is performed.

CR Field 0 is set as follows. n is a 1-bit value that indicates whether the store was performed, except that if,

per the preceding description, it is undefined whether the store is performed, the value of n is undefined (and need not reflect whether the store was performed).

 $CR0_{LT\ GT\ EQ\ SO} = 0b00 \parallel n \parallel XER_{SO}$

The reservation is cleared.

EA must be a multiple of 2. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

Special Registers Altered:

CR0

Store Word Conditional Indexed X-form

stwcx. RS,RA,RB

31	RS	RA	RB	150	1
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
                 b ← (RA)
else
EA \leftarrow b + (RB)
if RESERVE then
  if RESERVE_LENGTH = 4 &
      RESERVE_ADDR = real_addr(EA) then
       MEM(EA, 4) \leftarrow (RS)_{32:63}
       undefined_case \leftarrow 0
       store\_performed \leftarrow 1
   else
       z \leftarrow smallest real page size supported by
            implementation
       if RESERVE ADDR \div z = real addr(EA) \div z then
          undefined_case ← 1
          undefined_case \leftarrow 0
          store_performed \leftarrow 0
else
  undefined_case \leftarrow 0
  store_performed ← 0
if undefined_case then
  u1 \leftarrow undefined 1-bit value
  if ul then
    \texttt{MEM(EA, 4)} \leftarrow (\texttt{RS})_{32:63}
  u2 ← undefined 1-bit value
  CR0 \leftarrow 0b00 \mid \mid u2 \mid \mid XER_{SO}
  CR0 ← 0b00 || store_performed || XER<sub>SO</sub>
RESERVE ← 0
```

Let the effective address (EA) be the sum (RA|0)+(RB).

If a reservation exists, the length associated with the reservation is 4 bytes, and the real storage location specified by the stwcx. is the same as the real storage location specified by the Iwarx instruction that established the reservation, (RS)_{32:63} are stored into the word in storage addressed by EA.

If a reservation exists, and either the length associated with the reservation is not 4 bytes or the real storage location specified by the stwcx. is not the same as the real storage location specified by the *Iwarx* instruction that established the reservation, the following applies. Let z denote the smallest real page size supported by the implementation. If the real storage location specified by the stwcx. is in the same aligned z-byte block of real storage as the real storage location specified by the Iwarx instruction that established the reservation, it is undefined whether (RS)_{32:63} are stored into the word in storage addressed by EA. Otherwise, no store is performed.

If a reservation does not exist, no store is performed.

CR Field 0 is set as follows. n is a 1-bit value that indicates whether the store was performed, except that if, per the preceding description, it is undefined whether the store is performed, the value of n is undefined (and need not reflect whether the store was performed).

 $CR0_{IT GT FO SO} = 0b00 || n || XER_{SO}$

The reservation is cleared.

EA must be a multiple of 4. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

Special Registers Altered:

CR0

4.6.2.1 64-Bit Load And Reserve and Store Conditional Instructions

Load Doubleword And Reserve Indexed X-form

Idarx RT,RA,RB,EH

31	RT	RA	RB	84	ΕH
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else b \leftarrow (RA)
EA \leftarrow b +(RB)
RESERVE \leftarrow 1
RESERVE_LENGTH \leftarrow 8
RESERVE_ADDR \leftarrow real_addr(EA)
RT \leftarrow MEM(EA, 8)
```

Let the effective address (EA) be the sum (RA|0)+(RB). The doubleword in storage addressed by EA is loaded into RT.

This instruction creates a reservation for use by a **stdcx.** or **waitrsv** instruction. A real address computed from the EA as described in Section 1.7.2.1 is associated with the reservation, and replaces any address previously associated with the reservation. A length of 8 bytes is associated with the reservation, and replaces any length previously associated with the reservation.

The value of EH provides a hint as to whether the program will perform a subsequent store to the doubleword in storage addressed by EA before some other processor attempts to modify it.

- Other programs might attempt to modify the doubleword in storage addressed by EA regardless of the result of the corresponding stdcx. instruction.
- Other programs will not attempt to modify the doubleword in storage addressed by EA until the program that has acquired the lock performs a subsequent store releasing the lock.

EA must be a multiple of 8. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

Special Registers Altered:

None

Programming Note -

Idarx serves as both a basic and an extended mnemonic. The Assembler will recognize a *Idarx* mnemonic with four operands as the basic form, and a *Idarx* mnemonic with three operands as the extended form. In the extended form the EH operand is omitted and assumed to be 0.

Store Doubleword Conditional Indexed X-form

stdcx. RS,RA,RB

31	RS	RA	RB	214	1
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                   b \leftarrow (RA)
EA \leftarrow b + (RB)
if RESERVE then
  if RESERVE_LENGTH = 8 &
      RESERVE\_ADDR = real\_addr(EA) then
       MEM(EA, 8) \leftarrow (RS)
        undefined_case \leftarrow 0
        store_performed \leftarrow 1
    else
        z \,\leftarrow\, \text{smallest real page size supported by}
             implementation
        if RESERVE_ADDR \div z = real_addr(EA) \div z then
           undefined_case \leftarrow 1
          undefined_case ← 0
           store_performed \leftarrow 0
else
  undefined_case \leftarrow 0
  store_performed \leftarrow 0
if undefined_case then
  ul ← undefined 1-bit value
  if ul then
     MEM(EA, 8) \leftarrow (RS)
  u2 ← undefined 1-bit value
  CR0 \leftarrow 0b00 \mid \mid u2 \mid \mid XER_{SO}
  \texttt{CR0} \leftarrow \texttt{Ob00} \mid \mid \texttt{store\_performed} \mid \mid \texttt{XER}_{\texttt{SO}}
RESERVE ← 0
```

Let the effective address (EA) be the sum (RA|0)+(RB).

If a reservation exists, the length associated with the reservation is 8 bytes, and the real storage location specified by the **stdcx**. is the same as the real storage location specified by the **ldarx** instruction that established the reservation, (RS) is stored into the doubleword in storage addressed by EA.

If a reservation exists, and either the length associated with the reservation is not 8 bytes or the real storage location specified by the *stdcx*. is not the same as the real storage location specified by the *ldarx* instruction that established the reservation, the following applies. Let z denote the smallest real page size supported by the implementation. If the real storage location specified by the *stdcx*. is in the same aligned z-byte block of real storage as the real storage location specified by the *ldarx* instruction that established the reservation, it is undefined whether (RS) is stored into the doubleword in storage addressed by EA. Otherwise, no store is performed.

If a reservation does not exist, no store is performed.

CR Field 0 is set as follows. n is a 1-bit value that indicates whether the store was performed, except that if, per the preceding description, it is undefined whether the store is performed, the value of n is undefined (and need not reflect whether the store was performed).

 $CR0_{LT\ GT\ EQ\ SO} = 0b00\ ||\ n\ ||\ XER_{SO}$

The reservation is cleared.

EA must be a multiple of 8. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

Special Registers Altered:

CR0

4.6.2.2 128-bit Load And Reserve and Store Conditional Instructions

For *Igarx*, the quadword in storage addressed by EA is loaded into an even-odd pair of GPRs as follows. In Big-Endian mode, the even-numbered GPR is loaded with the doubleword from storage addressed by EA and the odd-numbered GPR is loaded with the doubleword addressed by EA+8. In Little-Endian mode, the even-numbered GPR is loaded with the byte-reversed doubleword from storage addressed by EA+8 and the odd-numbered GPR is loaded with the byte-reversed doubleword addressed by EA.

In the preferred form of the Load Quadword instruction $RA \neq RTp+1$ and $RB \neq RTp+1$.

For **stack**, the contents of an even-odd pair of GPRs is stored into the quadword in storage addressed by EA as follows. In Big-Endian mode, the even-numbered GPR is stored into the doubleword in storage addressed by EA and the odd-numbered GPR is stored into the doubleword addressed by EA+8. In Little-Endian mode, the even-numbered GPR is stored byte-reversed into the doubleword in storage addressed by EA+8 and the odd-numbered GPR is stored byte-reversed into the doubleword addressed by

Load Quadword And Reserve Indexed X-form

lgarx RTp,RA,RB,EH

31	RTp	RA	RB	276	EH
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
                   b \leftarrow (RA)
else
EA \leftarrow b + (RB)
RESERVE ← 1
RESERVE_LENGTH ← 16
RESERVE_ADDR ← real_addr(EA)
RTp \leftarrow MEM(EA, 16)
```

Let the effective address (EA) be the sum (RA|0)+(RB). The quadword in storage addressed by EA is loaded into RTp.

This instruction creates a reservation for use by a stack. or waitrsv instruction. A real address computed from the EA as described in Section 1.7.2.1 is associated with the reservation, and replaces any address previously associated with the reservation. A length of 16 bytes is associated with the reservation, and replaces any length previously associated with the reservation.

The value of EH provides a hint as to whether the program will perform a subsequent store to the doubleword in storage addressed by EA before some other processor attempts to modify it.

- Other programs might attempt to modify the doubleword in storage addressed by EA regardless of the result of the corresponding stacx. instruction.
- Other programs will not attempt to modify the doubleword in storage addressed by EA until the program that has acquired the lock performs a subsequent store releasing the lock.

EA must be a multiple of 16. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

If RTp is odd, RTp=RA, or RTp=RB the instruction form is invalid. If RTp=RA or RTp=RB, an attempt to execute this instruction will invoke the system illegal instruction error handler. (The RTp=RA case includes the case of RTp=RA=0.)

Special Registers Altered:

None

Programming Note -

Igarx serves as both a basic and an extended mnemonic. The Assembler will recognize a Igarx mnemonic with four operands as the basic form, and a *lgarx* mnemonic with three operands as the extended form. In the extended form the EH operand is omitted and assumed to be 0.

Store Quadword Conditional Indexed X-form

stqcx. RSp,RA,RB

ſ	31	RSp	RA	RB	182	1
	0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
               b ← (RA)
else
EA \leftarrow b + (RB)
if RESERVE then
  if RESERVE_LENGTH = 16 &
     RESERVE_ADDR = real_addr(EA) then
       MEM(EA, 16) \leftarrow (RSp)
       undefined_case ← 0
       store\_performed \leftarrow 1
   else
       z \leftarrow smallest real page size supported by
           implementation
       if RESERVE_ADDR \div z = real_addr(EA) \div z then
          undefined_case ← 1
       else
          undefined_case ← 0
          store_performed \leftarrow 0
else
  undefined_case \leftarrow 0
  store_performed ← 0
if undefined_case then
  ul ← undefined 1-bit value
  if u1 then
    MEM(EA, 16) \leftarrow (RSp)
  u2 ← undefined 1-bit value
  CR0 \leftarrow 0b00 \mid \mid u2 \mid \mid XER_{SO}
else
  CR0 ← 0b00 || store_performed || XER<sub>SO</sub>
RESERVE ← 0
```

Let the effective address (EA) be the sum (RA|0)+(RB).

If a reservation exists, the length associated with the reservation is 16 bytes, and the real storage location specified by the **stqcx**. is the same as the real storage location specified by the **lqarx** instruction that established the reservation, (RSp) is stored into the quadword in storage addressed by EA.

If a reservation exists, and either the length associated with the reservation is not 16 bytes or the real storage location specified by the *stqcx*. is not the same as the real storage location specified by the *lqarx* instruction that established the reservation, the following applies. Let z denote the smallest real page size supported by the implementation. If the real storage location specified by the *stqcx*. is in the same aligned z-byte block of real storage as the real storage location specified by the *lqarx* instruction that established the reservation, it is undefined whether (RSp) is stored into the quadword in storage addressed by EA. Otherwise, no store is performed.

If a reservation does not exist, no store is performed.

CR Field 0 is set as follows. n is a 1-bit value that indicates whether the store was performed, except that if,

per the preceding description, it is undefined whether the store is performed, the value of n is undefined (and need not reflect whether the store was performed).

$$CR0_{LT\ GT\ EQ\ SO} = 0b00 \parallel n \parallel XER_{SO}$$

The reservation is cleared.

EA must be a multiple of 16. If it is not, either the system alignment error handler is invoked or the results are boundedly undefined.

If RSp is odd, the instruction form is invalid.

Special Registers Altered:

CR0


4.6.3 Memory Barrier Instructions

The *Memory Barrier* instructions can be used to control the order in which storage accesses and data transfers are performed. Additional information about these instructions and about related aspects of storage management can be found in Book III.

Synchronize X-form

case(4): phwsync

case(5): plwsync



The **sync** instruction creates a memory barrier (see Section 1.7.1). The set of storage accesses and/or data transfers that is ordered by the memory barrier depends on the contents of the L and SC fields as follows.

SC≠0

■ SC=1 ("store not caching inhibited sync")

The memory barrier provides an ordering function for the storage accesses caused by Store and dcbz instructions that are executed by the processor executing the sync instruction and for which the specified storage location is in storage that is not Caching Inhibited. The applicable pairs are all pairs a_i, b_j of such storage accesses.

■ SC=2 ("store caching inhibited sync")

The memory barrier provides an ordering function for the storage accesses caused by Store and dcbz instructions that are executed by the processor executing the sync instruction and for which the specified storage location is in storage that is Caching Inhibited. The applicable pairs are all pairs a_i, b_j of such storage accesses.

■ SC=3 ("store sync")

The memory barrier provides an ordering function for the storage accesses caused by Store and dcbz instructions that are executed by the processor executing the sync instruction. The applicable pairs are all pairs a_i,b_j of such storage accesses.

■ L=0 ("heavyweight sync")

The memory barrier provides an ordering function for the storage accesses and data transfers associated with all instructions that are executed by the processor executing the sync instruction with the exception of *dcbfps* and *dcbstps*. The applicable pairs are all pairs a_i,b_j of such storage accesses and data transfers in which b_j is a data access or data transfer, except that if a_i is the storage access caused by an *icbi* instruction then b_j may be performed with respect to the processor executing the *sync* instruction before a_i is performed with respect to that processor.

■ L=1 ("lightweight sync")

The memory barrier provides an ordering function for the storage accesses caused by Load, Store, and dcbz instructions that are executed by the processor executing the sync instruction and for which the specified storage location is in storage that is Memory Coherence Required and is neither Write Through Required nor Caching Inhibited. The applicable pairs are all pairs a_i,b_j of such storage accesses except those in which a_i is an access caused by a Store or dcbz instruction and b_j is an access caused by a Load instruction.

■ L=2 ("ptesync")

The set of storage accesses that is ordered by the memory barrier is described in Section 6.9.2 of Book III, as are additional properties of the **sync** instruction with L=2.

■ L=4 ("persistent heavyweight sync")

The ordering done by the memory barrier is the same as for *sync* with L=0, but extended by adding accesses caused by *dcbfps* and *dcbstps* to both the set A and the set B of the barrier. In addition, the memory barrier ensures that all stores for which the modifications are written to persistent storage by preceding *dcbfps* and *dcbstps* instructions have updated persistent storage before any data access or data transfer caused by subsequent instructions is initiated.

■ L=5 ("persistent lightweight sync")

The ordering done by the memory barrier is the same as for **sync** with L=1, but extended by adding accesses caused by **dcbfps** and **dcbstps** to both the set A and the set B of the barrier. In addition, the memory barrier ensures that all stores for which the modifica-

SC=0

tions are written to persistent storage by preceding *dcbfps* and *dcbstps* instructions have updated persistent storage before any store in set B updates persistent storage.

The ordering done by the memory barrier is cumulative (regardless of the L and SC values).

If L=0 or L=4 (or L=2), the **sync** instruction has the following additional properties.

- Executing the **sync** instruction ensures that all instructions preceding the **sync** instruction have completed before the **sync** instruction completes, and that no subsequent instructions are initiated until after the **sync** instruction completes.
- The **sync** instruction is execution synchronizing (see Book III). However, address translation and reference and change recording (see Book III) associated with subsequent instructions may be performed before the **sync** instruction completes.
- The memory barrier provides the additional ordering function such that if a given instruction that is the result of a store in set B is executed, all applicable storage accesses in set A have been performed with respect to the processor executing the instruction to the extent required by the associated memory coherence properties. The single exception is that any storage access in set A that is caused by an *icbi* instruction executed by the pro-

cessor executing the **sync** instruction (P1) may not have been performed with respect to P1 (see the description of the **icbi** instruction on page 1062).

The cumulative properties of the memory barrier apply to the execution of the given instruction as they would to a load that returned a value that was the result of a store in set B.

Programming Note -

Section 1.8 contains a detailed description of how to modify instructions such that a well-defined result is obtained.

The L values 3, 6, and 7 are reserved.

The **sync** instruction may complete before storage accesses associated with instructions preceding the **sync** instruction have been performed.

Figure 5 shows the valid combinations of SC and L values. Instructions that use any of these combinations will execute correctly on processors that comply with versions of the architecture that precede Version 3.1 (in which versions the L field is two bits long, the SC field does not exist, and bits 8 and 14:15 of the *sync* instruction are reserved) and on processors that comply with Version 3.1 and subsequent versions of the architecture. If any other combination is used, the instruction form is invalid.

sc	L	Intended barrier for processors that comply with V. 3.1 or later	Intended barrier for processors that comply with V. 3.0C or earlier				
1	1	stncisync	lwsync				
2	0	stcisync	hwsync				
3	0	stsync	hwsync				
0	0	hwsync	hwsync				
0	1	lwsync	lwsync				
0	2	ptesync	ptesync				
0	4	phwsync	hwsync*				
0	5	plwsync	lwsync*				
* depends on details of the bus interface design to have proper persistent storage semantics							

Figure 5. Interpretation of the L and SC fields

Specia	l Regi:	sters A	Itered:
--------	---------	---------	---------

None

Extended Mnemonics:

Extended mnemonics for Synchronize:

Extended:	Equivalent to:
sync	sync 0,0
sync x	sync x,0
hwsync	sync 0,0

Extended:	Equivalent to:
lwsync	sync 1,0
ptesync	sync 2,0
phwsync	sync 4,0
plwsync	sync 5,0
stncisync	sync 1,1
stcisync	sync 0,2
stsync	sync 0,3

Except in the **sync** instruction description in this section, references to "**sync**" in Books I-III imply L=0

unless otherwise stated or obvious from context; the appropriate extended mnemonics are used when other L values are intended. Throughout Books I-III, references to the L field imply SC=0 unless otherwise stated or obvious from context. The SC field is mentioned explicitly, or the appropriate extended mnemonics are used, when non-zero SC values are intended. Some programming examples and recommendations assume a programming model that does not include the store-specific variants of *sync*. Improved performance may be achieved through the use of store-specific memory barriers in some cases.

Programming Note -

sync serves as both a basic and an extended mnemonic. The Assembler will recognize a **sync** mnemonic with two operands as the basic form, and a **sync** mnemonic with one operand or with no operand as an extended form. In the extended form with one operand the SC operand is omitted and assumed to be 0. In the extended form with no operand the L and SC operands are omitted and assumed to be 0.

Programming Note -

The *sync* instruction can be used to ensure that all stores into a data structure, caused by *Store* instructions executed in a "critical section" of a program, will be performed with respect to another processor before the store that releases the lock is performed with respect to that processor; see Section B.2, "Lock Acquisition and Release, and Related Techniques" on page 1119.

The memory barrier created by a **sync** instruction with L=1 (or with $SC\neq 0$) does not order implicit storage accesses or instruction fetches. The memory barrier created by a **sync** instruction with L=0 (or L=2) orders implicit storage accesses and instruction fetches associated with instructions preceding the **sync** instruction but not those associated with instructions following the **sync** instruction.

In order to obtain the best performance across the widest range of implementations, the programmer should use the sync instruction with L=1 or with SC \neq 0, or the eieio instruction, if any of these is sufficient for his needs; otherwise he should use sync with L=0 (or with L=4 or L=5 if he needs to order accesses to persistent storage). sync with L=2 should not be used by application programs.

Programming Note

The functions provided by **sync** with L=1 and with $SC\neq0$ are a strict subset of those provided by **sync** with L=0. (The functions provided by **sync** with L=2 are a strict superset of those provided by **sync** with L=4; see Book III.)

Enforce In-order Execution of I/O X-form

eieio

31	///	///	///	854	/
0	6	11	16	21	31

The *eieio* instruction creates a memory barrier (see Section 1.7.1, "Storage Access Ordering"), which provides an ordering function for the storage accesses caused by *Load*, *Store*, and *dcbz* instructions executed by the processor executing the *eieio* instruction. These storage accesses are divided into the two sets listed below. The storage access caused by a *dcbz* instruction is ordered as a store.

 Loads and stores to storage that is both Caching Inhibited and Guarded, and stores to main storage caused by stores to storage that is Write Through Required.

The applicable pairs are all pairs a_{i} , b_{j} of such accesses.

Stores to storage that is Memory Coherence Required and is neither Write Through Required nor Caching Inhibited.

The applicable pairs are all pairs a_i, b_j of such accesses.

The operations caused by the stream variants of the *dcbt* and *dcbtst* instructions (i.e., the providing of hints) are ordered by *eieio* as a third set of operations, the operations caused by *tlbie* and *tlbsync* instructions (see Book III) are ordered by *eieio* as a fourth set of operations, and the operations caused by *slbieg* or *slbiag* and *slbsync* instructions (see Book III) are ordered by *eieio* as a fifth set of operations.

Each of the five sets of storage accesses or operations is ordered independently of the other four sets. The ordering done by *eieio*'s memory barrier for the second set is cumulative; the ordering done by *eieio*'s memory barrier for the other four sets is not cumulative.

The *eieio* instruction may complete before storage accesses associated with instructions preceding the *eieio* instruction have been performed. The *eieio* instruction may complete before operations caused by *dcbt* and *dcbtst* instructions preceding the *eieio* instruction have been performed

Special Registers Altered:

None

Programming Note

The *eieio* instruction is intended for use in doing memory-mapped I/O). Because loads, and separately stores, to storage that is both Caching Inhibited and Guarded are performed in program order (see Section 1.7.1, "Storage Access Ordering" on page 1044), *eieio* is needed for such storage only when loads must be ordered with respect to stores.

For the *eieio* instruction, accesses in set 1, a_i and b_j need not be the same kind of access or be to storage having the same storage control attributes. For example, a_i can be a load to Caching Inhibited, Guarded storage, and b_j a store to Write Through Required storage.

If stronger ordering is desired than that provided by *eieio*, the *sync* instruction must be used, with the appropriate value in the L field.

- Programming Note

The functions provided by \emph{eieio} for its second set are a strict subset of those provided by \emph{sync} with L=1.

4.6.4 Wait Instruction

The wait instruction is used to stop instruction fetching and execution until certain events occur. These events include exceptions (see Section 1.2.1 of Book III),

event-based branch exceptions (see Section 1.1), the passage of a specified amount of time, and the modification of a storage location.

Wait X-form

wait WC,PL

31	??	/	WC	///	PL	///	30	/
0	6	8	9	11	14	16	21	31

The *wait* instruction causes instruction fetching and execution to be suspended under certain conditions, depending on the values of the WC and PL fields. Instruction fetching and execution are resumed when the events specified by the WC field occur or in the rare case of an implementation-dependent event.

The values of the WC field are as follows.

- Resume instruction fetching and execution when an exception or event-based branch exception occurs.
- 1 Resume instruction fetching and execution when an exception or event-based branch exception occurs, or when a reservation made by the processor does not exist (see Section 1.7.2.1).
- Resume instruction fetching and execution when an exception or event-based branch exception occurs, or when the amount of time specified by the PL field has passed.
- 3 Reserved.

The values of the PL field are as follows.

0b00 A short wait time is specified.

0b01:11 Reserved.

If WC=0, or if WC=1 and a reservation made by the processor exists, or if WC=2 and a value for PL that is not reserved is specified, the following applies.

- Upon completion of the instruction, instruction fetching and execution is suspended.
- Instruction fetching and execution resumes when any of the following conditions are met.
 - An exception or event-based branch exception occurs.
 - WC=1 and a reservation made by the processor does not exist.
 - WC=2 and the specified amount of time has passed.
 - An implementation-dependent event occurs.

Programming Note

Because the waiting begins when the instruction completes, if the waiting is ended by an exception that causes a change of control flow (interrupt, event-based branch), the SPR that is set to reflect the point in the instruction stream at which the change of control flow occurred (e.g., SRR0 for a Decrementer interrupt) will contain the EA of the instruction following the *wait* instruction.

If WC=1 and a reservation made by the processor does not exist, or if WC=2 and a reserved value of PL is specified, the instruction is treated as a no-op.

Programming Note

Bits 6 and 7 of the *wait* instruction may be used in some implementations for an implementation-dependent field. Unless the intention is to use the implementation-dependent field, these bits must be coded zero.

Special Registers Altered:

None

Extended Mnemonics:

Examples of extended mnemonics for wait.

Extended	l:	Equiv	alent to):
wait		wait	0,0	
wait	0	wait	0,0	
wait	1	wait	1,0	
waitrsv		wait	1,0	
pause_sh	ort	wait	2,0	

Except in this section, references to "wait" in Books I-III include all defined forms of wait unless otherwise stated or obvious from context.

Programming Note -

wait serves as both a basic and an extended mnemonic. The Assembler will recognize a wait mnemonic with two operands as the basic form and a wait mnemonic with one operand or with no operand as an extended form. In the extended form with one operand the PL operand is omitted and assumed to be 0. In the extended form with no operand the WC and PL operands are omitted and assumed to be 0.

Programming Note

The **wait** instruction frees computational resources which might be allocated to another program or converted into power savings.

Programming Note

Since exceptions corresponding to system-caused interrupts (see Section 7.4 of Book III) may occur at any time, including immediately prior to the *wait* instruction, applications should not depend on them to cause *wait* to resume. In order to ensure timely resumption, therefore, applications should execute *wait* only in order to suspend processing until an event-based branch exception or loss of reservation occurs or a specified amount of time has passed.

Also, since exceptions corresponding to interrupts can cause *wait* to resume at any time without any EBB exception or loss of reservation having occurred, and in consideration of the possibility of resuming because of an implementation-dependent event, programs that execute *wait* should check that the expected condition has actually occurred after the *wait* instruction completes. If the expected condition has not occurred, *wait* should be re-executed. An example code usage is shown below.


while (¬expected condition), wait

Programming Note

Applications that execute *wait* in order to suspend processing until an external event-based branch exception occurs (see Section 6.2) should enable external event-based branch exceptions (by setting BESCR_{EE}=1) and disable event-based branches (by setting BESCR_{GE}=0) before executing *wait*. If BESCR_{GE}=1, then the expected event-based branch exception may cause the corresponding event-based branch to occur immediately prior to execution of the *wait* instruction. This will result in a hang condition since the EBB exception that was expected to cause *wait* to resume will have already occurred.

Chapter 5. Time Base

The Time Base (TB) is a 64-bit register (see Figure 6) containing a 64-bit unsigned integer that is incremented periodically as described below.



Field	Description
TBU	Upper 32 bits of Time Base
TBL	Lower 32 bits of Time Base

Figure 6. Time Base

The Time Base monotonically increments until its value becomes 0xFFFF_FFFF_FFFF_FFFF (2⁶⁴ - 1); at the next increment its value becomes 0x0000_0000_0000_0000. There is no interrupt or other indication when this occurs.

The suggested frequency at which the time base increments is 512 MHz, however, variation from this rate is allowed provided the following requirements are met.

- The contents of the Time Base differ by no more than +/- four counts from what they would be if they incremented at the required frequency.
- Bit 63 of the Time Base is set to 1 between 30% and 70% of the time over any time interval of at least 16 counts.

The Power ISA does not specify a relationship between the frequency at which the Time Base is updated and other frequencies, such as the CPU clock or bus clock. The Time Base update frequency is not required to be constant. What *is* required, so that system software can keep time of day and operate interval timers, is one of the following.

- The system provides an (implementation-dependent) interrupt to software whenever the update frequency of the Time Base changes, and a means to determine what the current update frequency is.
- The update frequency of the Time Base is under the control of the system software.

Programming Note —

If the operating system initializes the Time Base on power-on to some reasonable value and the update frequency of the Time Base is constant, the Time Base can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.

Even if the update frequency is not constant, values read from the Time Base are monotonically increasing (except when the Time Base wraps from 2^{64} -1 to 0). If a trace entry is recorded each time the update frequency changes, the sequence of Time Base values can be post-processed to become actual time values.

Successive readings of the Time Base may return identical values.

5.1 Time Base Instructions

Move From Time Base

XFX-form

mftb RT,TBR [Phased-Out]

31	RT	tbr	371	/
0	6	11	21	31

This instruction behaves as if it were an *mfspr* instruction; see the *mfspr* instruction description in Section 3.3.19 of Book I.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonics for Move From Time Base:

Extended:		Equivalent to:	
mftb		mftb Rx,268 mfspr Rx,268	
mftbu		mftb Rx,269 mfspr Rx,269	

Programming Note -

New programs should use *mfspr* instead of *mftb* to access the Time Base.

Programming Note -

mftb serves as both a basic and an extended mnemonic. The Assembler will recognize an **mftb** mnemonic with two operands as the basic form, and an **mftb** mnemonic with one operand as the extended form. In the extended form the TBR operand is omitted and assumed to be 268 (the value that corresponds to TB).

- Programming Note-

The *mfspr* instruction can be used to read the Time Base on all processors that comply with Version 2.01 of the architecture or with any subsequent version.

It is believed that the *mfspr* instruction can be used to read the Time Base on most processors that comply with versions of the architecture that precede Version 2.01. Processors for which *mfspr* cannot be used to read the Time Base include the following.

- 601

POWER3

(601 implements neither the Time Base nor *mftb*, but depends on software using *mftb* to read the Time Base, so that the attempt causes the Illegal Instruction error handler to be invoked and thereby permits the operating system to emulate the Time Base.)

Programming Note

Since the update frequency of the Time Base is implementation-dependent, the algorithm for converting the current value in the Time Base to time of day is also implementation-dependent.

As an example, assume that the Time Base increments at the constant rate of 512 MHz. (Note, however, that programs should allow for the possibility that some implementations may not increment the least-significant 4 bits of the Time Base at a constant rate.) What is wanted is the pair of 32-bit values comprising a POSIX standard clock: 1 the number of whole seconds that have passed since 00:00:00 January 1, 1970, UTC, and the remaining fraction of a second expressed as a number of nanoseconds.

Assume that:

- The value 0 in the Time Base represents the start time of the POSIX clock (if this is not true, a simple 64-bit subtraction will make it so).
- The integer constant *ticks_per_sec* contains the value 512,000,000, which is the number of times the Time Base is updated each second.
- The integer constant *ns_adj* contains the value

$$\frac{1,000,000,000}{512,000,000} \times 2^{32} / 2 = 4194304000$$

which is the number of nanoseconds per tick of the Time Base, multiplied by 2^{32} for use in *mulhwu* (see below), and then divided by 2 in order to fit, as an unsigned integer, into 32 bits.

When the processor is in 64-bit mode, The POSIX clock can be computed with an instruction sequence such as this:

```
mfspr Ry,268 # Ry = Time Base
lwz
       Rx,ticks_per_sec
divdu
      Rz,Ry,Rx # Rz = whole seconds
stw
       Rz,posix_sec
      Rz,Rz,Rx # Rz = quotient * divisor
mulld
                 # Rz = excess ticks
sub
       Rz,Ry,Rz
lwz
       Rx,ns_adj
      Rz,Rz,1 \# Rz = 2 * excess ticks
slwi
mulhwu Rz,Rz,Rx \# mul by (ns/tick)/2 * 2^{32}
       Rz,posix_ns# product[0:31] = excess ns
```

Non-constant update frequency

In a system in which the update frequency of the Time Base may change over time, it is not possible to convert an isolated Time Base value into time of day. Instead, a Time Base value has meaning only with respect to the current update frequency and the time of day that the update frequency was last changed. Each time the update frequency changes, either the system software is notified of the change via an interrupt (see Book III), or the change was instigated by the system software itself. At each such change, the system software must compute the current time of day using the old update frequency, compute a new value of ticks_per_sec for the new frequency, and save the time of day, Time Base value, and tick rate. Subsequent calls to compute Time of Day use the current Time Base Value and the saved value.

Described in POSIX Draft Standard P1003.4/D12, Draft Standard for Information Technology -- Portable Operating System Interface (POSIX) -Part 1: System Application Program Interface (API) - Amendment 1: Real-time Extension [C Language]. Institute of Electrical and Electronics Engineers, Inc., Feb. 1992.

Chapter 6. Event-Based Branch Facility

6.1 Event-Based Branch Overview

The Event-Based Branch facility allows application programs to enable hardware to change the effective address of the next instruction to be executed when certain events occur to an effective address specified by the program.

The operation of the Event-Based Branch facility is summarized as follows:

- The Event-Based Branch facility is available only when the system software has made it available. See Section 11.5 of Book III for additional information
- When the Event-Based Branch facility is available, event-based branches are caused by event-based exceptions. Event-based exceptions can be enabled to occur by setting bits in the BESCR.
- When an event-based exception occurs, the bit in the BESCR control field corresponding to the event-based exception is set to 0 and the bit in the Event Status field in the BESCR corresponding to the event-based exception is set to 1.
- If the global enable bit in the BESCR is set to 1 when any of the bits in the status field are set to 1 (i.e., when an event-based exception exists), an event-based branch occurs.
- The event-based branch causes the following to
 - The global enable bit is set to 0.
 - Bits 0:61 of the EBBRR are set to the effective address of the instruction that would have attempted to execute next if the event-based branch did not occur.
 - Instruction fetch and execution continues at the effective address contained in the EBBHR.
- The event-based branch handler performs the necessary processing in response to the event, and then executes an *rfebb* instruction in order to resume execution at the instruction at the address indicated in the EBBRR. See the Programming Notes in Section 6.3 for an example sequence of operations of the event-based branch handler.

Additional information about the Event-Based Branch facility is given in Section 4.4 of Book III.

- Programming Note -

Since system software controls the availability of the Event-Based Branch facility (see Section 11.5 of Book III), an interface must be provided that enables applications to request access to the facility and determine when it is available.

Programming Note -

In order to initialize the Event-Based Branch facility for Performance Monitor event-based exceptions, software performs the following operations.

- Software requests control of the Event-Based Branch facility from the system software.
- Software requests the system software to initialize the Performance Monitor as desired.
- Software sets the EBBHR to the effective address of the event-based branch handler.
- Software enables Performance Monitor event-based exceptions by setting BESCR_{PME} PMEO = 1 0, and also sets MMCR0_{PMAE} PMAO = 1 0. See Section 11.4.4 of Book III for the description of MMCR0.
- Software sets the GE bit in the BESCR to enable event-based branches.

Initializing the Event-Based Branch facility for External EBB exceptions follows a similar process except that EBB exceptons for these facilities are controlled by different bits in the BESCR.

6.2 Event-Based Branch Registers

6.2.1 Branch Event Status and Control Register

The Branch Event Status and Control Register (BESCR) is a 64-bit register that contains control and status information about the Event-Based Branch facility.




Figure 7. Branch Event Status and Control Register (BESCR)

GE		Event Control	
0	1		31

Figure 8. Branch Event Status and Control Register Upper (BESCRU)

System software controls whether or not event-based branches occur regardless of the contents of the BESCR. See Section 11.4.4 of Book III and Section 7.2.13 of Book III.

The entire BESCR can be read or written using SPR 806. Individual bits of the BESCR can be set or reset using two sets of additional SPR numbers.

- When *mtspr* indicates SPR 800 (Branch Event Status and Control Set, or BESCRS), the bits in BESCR which correspond to "1" bits in the source register are set to 1; all other bits in the BESCR are unaffected. SPR 801 (BESCRSU) provides the same capability to each of the upper 32 bits of the BESCR.
- When *mtspr* indicates SPR 802 (Branch Event Status and Control Reset, or BESCRR), the bits in BESCR which correspond to "1" bits in the source register are set to 0; all other bits in the BESCR are unaffected. SPR 803 (BESCRRU) provides the same capability to each of the upper 32 bits of the BESCR.

When *mfspr* indicates any of the above SPR numbers, the current value of the register is returned.

Programming Note -

Event-based branch handlers typically reset event status bits upon entry, and enable event enable bits after processing an event. Execution of *rfebb* then re-enables the GE bit so that additional event-based branches can occur.

0 Global Enable (GE)

- 0 Event-based branches are disabled
- 1 Event-based branches are enabled.

When an event-based branch occurs, GE is set to 0 and is not altered by hardware until **rfebb** 1 is executed or software sets GE=1 and another event-based branch occurs.

1:31 Event Control

1:29 Reserved

30 External Event-Based Exception Enable (EE)

- External event-based (EBB) exceptions are disabled.
- 1 External EBB exceptions are enabled until an external event-based exception occurs, at which time:
 - EE is set to 0
 - EEO is set to 1

External event-based exceptions exist in any privilege state when an external EBB input from the platform is active. See the system documentation for information about the external EBB input.

31 Performance Monitor Event-Based Exception Enable (PME)

- Performance Monitor event-based exceptions are disabled.
- 1 Performance Monitor event-based exceptions are enabled until a Performance Monitor event-based exception occurs, at which time:
 - PME is set to 0
 - PMEO is set to 1

See Chapter 11 of Book III for information about Performance Monitor event-based exceptions and about the effects of this bit on the Performance Monitor.

Programming Note -

Performance Monitor event-based exceptions can only occur in problem state. See Section 11.2 of Book III.

32:33 Reserved

Programming Note

Bits 32:33 must contain 0b00 when *rfebb* is executed; otherwise the instruction is treated as if the instruction form were invalid.

34:63 Event Status

34:61 Reserved

62 External Event-Based Exception Occurred (EEO)

- O An external EBB exception has not occurred since the last time software set this bit to 0.
- 1 An external EBB exception has occurred since the last time software set this bit to 0.

Programming Note -

As part of processing an External EBB exception, it may also be necessary to perform additional operations to manage the external EBB input from the system. See the system documentation for details.

63 Performance Monitor Event-Based Exception Occurred (PMEO)

- O A Performance Monitor event-based exception has not occurred since the last time software set this bit to 0.
- 1 A Performance Monitor event-based exception has occurred since the last time software set this bit to 0.

This bit is set to 1 by the hardware when a Performance Monitor event-based exception occurs. This bit can be set to 0 only by the *mtspr* instruction.

See Chapter 11 of Book III for information about Performance Monitor event-based exceptions and about the effects of this bit on the Performance Monitor.

Programming Note -

After handling an event-based branch, software should set the "exception occurred" bit(s) corresponding to the event-based exception(s) that have occurred to 0. See the Programming Notes in Section 6.3 for additional information.

6.2.2 Event-Based Branch Handler Register

The Event-Based Branch Handler Register (EBBHR) is a 64-bit register register that contains the 62 most significant bits of the effective address of the instruction that is executed next after an event-based branch occurs. Bits 62:63 must be available to be read and written by software.




Figure 9. Event-Based Branch Handler Register (EBBHR)

Programming Note -

The EBBHR can be used by software as a scratchpad register after entry into an event-based branch handler, provided that its contents are restored prior to executing **rfebb** 1. An example of such usage is as follows. In the example, SPRG3 is used to contain a pointer to a storage area where private application data may be saved, however, refer to the applicable operating system documentation to determine if an alternate register or storage area should be used.

```
E:mtspr EBBHR, r1
                      // Save r1 in EBBHR
 mfspr r1, SPRG3
                      // Move SPRG3 to r1
 std r2, r1,offset1 // Store r2
 mfspr EBBHR,r2
                      // Copy original contents
                      // of r1 to r2
 std r2,offset2(r1) // save original r1
                      // Store rest of state
 . .
                      // Process event(s)
 . . .
                     // Restore all state except
                      // r1,r2
 r2 = \&E
                      // Generate original value
                      // of EBBHR in r2
                      // Restore EBBHR
 mtspr EBBHR, r2
 ld r2 offset1(r1)
                      // restore r2
  ld r1 offset2(r1)
                      // restore r1
  rfebb 1
                      // Return from handler
```

6.2.3 Event-Based Branch Return Register

The Event-Based Branch Return Register (EBBRR) is a 64-bit register that contains the 62 most significant bits of an instruction effective address as specified below.

Effective Address	/	/
0	62	63

Figure 10. Event-Based Branch Return Register (EBBRR)


When an event-based branch occurs, bits 0:61 of the EBBRR are set to the effective address of the instruction that would have attempted to execute next if the event-based branch did not occur.

Bits 62:63 are reserved.

6.3 Event-Based Branch Instructions

Return from Event-Based Branch XL-form

rfebb S



$$\begin{array}{l} \mathtt{BESCR}_\mathtt{GE} \leftarrow \mathtt{S} \\ \mathtt{NIA} \leftarrow_{\mathsf{lea}} \mathtt{EBBRR}_{\mathsf{0:61}} \mid\mid \mathtt{0b00} \end{array}$$

BESCR_{GF} is set to S.

If there are no pending event-based exceptions, then the next instruction is fetched from the address EBBRR_{0.61} \parallel 0b00 (when MSR_{SF}=1) or ³²0 \parallel EBBRR_{32:61} || 0b00 (when MSR_{SF}=0). If one or more pending event-based exceptions exist, an event-based branch is generated; in this case the value placed into EBBRR by the Event-Based Branch facility is the address of the instruction that would have been executed next had the event-based branch not occurred.

If BESCR_{32:33}≠0b00 the instruction is treated as if the instruction form were invalid.

See Section 4.4 of Book III for additional information about this instruction.

Special Registers Altered:

BESCR MSR (See Book III)

Extended Mnemonics:

Extended: Equivalent to: rfebb rfebb

Programming Note

rfebb serves as both a basic and an extended mnemonic. The Assembler will recognize an rfebb mnemonic with one operand as the basic form, and an rfebb mnemonic with no operand as the extended form. In the extended form, the S operand is omitted and assumed to be 1.

Programming Note

When an event-based branch occurs, event-based branch handler can execute the following sequence of operations. This sequence of operations assumes that the handler routine has access to a stack or other area in memory in which state information from the main program can be stored. Note also that in this example, the handler entry point is labeled "E," r1 and r2 are used as scratch registers, and both external EBB and Performance Monitor EBB exceptions are enabled.

```
E:Save state
                       // This is the entry pt
 mfspr r1, BESCR
                       // Check event status
 if r1_{63}=1, then
 Process PM exception
  r2 \leftarrow 0x0000 0000 0000 0001
  mtspr BESCRR, r2
                     //Reset PMEO status bit
  r2 \leftarrow 0x0000 0001 0000 0000
  mtspr BESCRS, r1
                     //Re-enable PM exceptions
        //Note: The PMAE bit of MMCR0 must also
                be enabled. See Book III.
        //
 if r1_{62}=1, then
 Process external exception
  r2 \leftarrow 0x0000 0000 0000 0002
  mtspr BESCRR, r2
                     //Reset EEO status bit
  r2 \leftarrow 0x0000 0002 0000 0000
                     // De-activate external EBB
                        input from platform
  mtspr BESCRS, r1 //Re-enable external EBB
                       exceptions
                     // . . .
                     //Other exceptions
                     //are processed similarly.
                     // . . .
 Restore state
                     // return & global enable
 rfebb 1
```

Note that before resetting the BESCR_{FFO}, the external EBB input from the platform should be deactivated, and additional operations to manage the external EBB input may be required. See the system documentation for details.

In the above sequence, if other exceptions occur after they are enabled, another event-based branch will occur immediately after rfebb is executed.

Chapter 7. Branch History Rolling Buffer

The Branch History Rolling Buffer (BHRB) is a buffer containing an implementation-dependent number of entries, referred to as BHRB Entries (BHRBEs), that contain information related to branches that have been taken. Entries are numbered from 0 through n, where n is implementation-dependent but no more than 1023. Entry 0 is the most-recently written entry. The BHRB is read by means of the *mfbhrbe* instruction.

System software typically controls the availability of the BHRB as well as the number of entries that it contains. If the BHRB is accessed when it is unavailable, the system facility unavailable error handler is invoked.

Various events or actions by the system software may result in the BHRB occasionally being cleared. If BHRB entries are read after this has occurred. Os will be returned. See the description of the *mfbhrbe* instruction for additional information.

The BHRB is typically used in conjunction with Performance Monitor event-based branches. (See Chapter 6 of Book II.) When used in conjunction with this facility, BESCR_{PME} is set to 1 to enable Performance Monitor event-based exceptions, and Performance Monitor alerts are enabled to enable the writing of BHRB entries. When a Performance Monitor alert occurs. Performance Monitor alerts are disabled, BHRB entries are no longer written, and an event-based branch occurs. (See Chapter 11 of Book III for additional information on the Performance Monitor.) The event-based branch handler can then access the contents of the BHRB for analysis.

When the BHRB is written by hardware, only those Branch instructions that meet the filtering criteria are written. See Section 11.4.7 of Book III.

The following paragraphs describe the entries written into the BHRB for various types of Branch instructions for which the branch was taken. In some circumstances, however, the hardware may be unable to make the entry even though the following paragraphs require it. In such cases, the hardware sets the EA field to 0, and indicates any missed entries using the T and P fields. (See Section 7.1.)

When an I-form or B-form Branch instruction is entered into the BHRB, bits 0:61 of the effective address of the Branch instruction are written into the next available entry, except that the entry may or may not be written in the following cases.

- The effective address of the branch target exceeds the effective address of the Branch instruction by
- The instruction is a B-form Branch, the effective address of the branch target exceeds the effective address of the Branch instruction by 8, and the instruction immediately following the Branch instruction is not another Branch instruction.

The determination of whether the effective address of the branch target exceeds the effective address of the Branch instruction by 4 or 8 is made modulo 2⁶⁴.

Programming Note -

The cases described above, for which the BHRBE need not be written, are cases for which some implementations may optimize the execution of the Branch instruction (first case) or of the Branch instruction and the following instruction (second case) in a manner that makes writing the BHRBE difficult. Such implementations may provide a means by which system software can disable these optimizations, thereby ensuring that the corresponding BHRBEs are written normally.

When an XL-form Branch instruction is entered into the BHRB, bits 0:61 of the effective address of the Branch instruction are written into the next available entry if allowed by the filtering mode; subsequently, bits 0:61 of the effective address of the branch target are written into the following entry.

7.1 Branch History Rolling Buffer Entry Format

Branch History Rolling Buffer Entries (BHRBEs) have the following format.




Figure 11. Branch History Rolling Buffer Entry

0:61 Effective Address (EA)

When this field is set to a non-zero value, it contains bits 0:61 of the effective address of the instruction indicated by the T field: otherwise this field indicates that the entry is a marker with the meaning specified by the T and P fields.

When the EA field contains a non-zero value, bits 62:63 have the following meanings.

62 Target Address (T)

- The EA field contains bits 0:61 of the effective address of a Branch instruction for which the branch was taken.
- The EA field contains bits 0:61 of the branch effective address of the branch target of an XL-form Branch instruction for which the branch was taken.

Prediction (P) 63

When T=0, this field has the following meaning.

- The outcome of the Branch instruction was correctly predicted.
- The outcome of the Branch instruction was mispredicted.

When T=1, this field has the following mean-

- The Branch instruction was predicted to be taken and the target address was predicted correctly, or the target address was not predicted because the branch was predicted to be not taken.
- The target address was mispredicted.

When the EA field contains a zero value, bits 62:63 specify the type of marker as described below.

Programming Note -

It is expected that programs will not contain Branch instructions with instruction or target effective address equal to 0. If such instructions exist, programs cannot distinguish between entries that are markers and entries that correspond to instructions with instruction or target effective address 0.

Value Meaning

00 This entry either is not implemented or has been cleared. There are no valid entries beyond the current entry.

01-11 Reserved.

7.2 Branch History Rolling Buffer Instructions

The Branch History Rolling Buffer instructions enable application programs to clear and read the BHRB. The availability of these instructions is controlled by the system software. (See Chapter 11 of Book III.) When an attempt is made to execute these instructions when

they are unavailable, the system facility unavailable error handler is invoked.

Clear BHRB X-form

clrbhrb

31	///	///	///	430	/
0	6	11	16	21	31

for n = 0 to (number_of_BHRBEs implemented - 1) BHRB(n) $\leftarrow 0$


All BHRB entries are set to 0s.

Special Registers Altered:

None.

Move From Branch History Rolling Buffer Entry XFX-form

mfbhrbe RT,BHRBE



```
n \leftarrow BHRBE_{0:9} If n < number of BHRBEs implemented then RT \leftarrow BHRBE(n) else RT \leftarrow ^{64}0
```

The BHRBE field denotes an entry in the BHRB. If the designated entry is within the range of BHRB entries implemented and Performance Monitor alterts are disable (see Section 11.5 of Book III), the contents of the designated BHRB entry are placed into register RT; otherwise, zero is placed into register RT.

In order to ensure that the current BHRB contents are read by this instruction, one of the following must have occurred prior to this instruction and after all previous *Branch* and *clrbhrb* instructions have completed.

- an event-based branch has occurred
- an rfebb (see Chapter 6 of Book II) has been executed
- a context synchronizing event (see Section 1.5 of Book III) other than *isync* (see Section 4.6.1 of Book II) has occurred.

Special Registers Altered:

None

Programming Note

In order to read all the BHRB entries containing information about taken branches, software should read the entries starting from entry number 0 and continuing until an entry containing all 0s is read or until all implemented BHRB entries have been read.

Since the number of BHRB entries may decrease or the BHRB may be cleared at any time, if a given entry, m, is read as not containing all 0s and is read again subsequently, the subsequent read may return all 0s even though the program has not executed *clrbhrb*.

Appendix A. Assembler Extended Mnemonics

In order to make assembler language programs simpler to write and easier to understand, a set of extended mnemonics and symbols is provided for certain instructions. This appendix defines extended mnemonics and symbols related to instructions defined in Book II.
Assemblers should provide the extended mnemonics and symbols listed here, and may provide others.

A.1 Data Cache Block Touch [for Store] Mnemonics

The TH field in the *Data Cache Block Touch* and *Data Cache Block Touch for Store* instructions control the actions performed by the instructions. Extended mnemonics are provided that represent the TH value in the mnemonic rather than requiring it to be coded as a numeric operand.

dcbtct RA,RB,TH (equivalent to: dcbt for TH values of 0b00000 - 0b00111); other TH values are invalid. dcbtds RA,RB,TH (equivalent to: dcbt for TH values of 0b00000 or 0b01000 - 0b01111); other TH values are invalid. dcbtt RA,RB (equivalent to: dcbt for TH value of 0b10000) dcbna RA,RB (equivalent to: dcbt for TH value of 0b10001) dcbtstct RA,RB,TH (equivalent to: dcbtst for TH values of 0b00000 or 0b00000 - 0b00111); other TH values are invalid.

dcbtstds RA,RB,TH (equivalent to: dcbtst for TH

values of 0b00000 or 0b01000 - 0b01111);

other TH values are invalid.

dcbtstt RA,RB (equivalent to: dcbtst for TH value of 0b10000)

A.2 Data Cache Block Flush Mnemonics

The L field in the *Data Cache Block Flush* instruction controls the scope of the flush function performed by the instruction, or the scope of the store function when L=6. Extended mnemonics are provided that represent

the L value in the mnemonic rather than requiring it to be coded as a numeric operand.

Note: *dcbf* serves as both a basic and an extended mnemonic. The Assembler will recognize a *dcbf* mnemonic with three operands as the basic form, and a *dcbf* mnemonic with two operands as the extended form. In the extended form the L operand is omitted and assumed to be 0.

dcbf RA,RB (equivalent to: dcbf RA,RB,0)
dcbfl RA,RB (equivalent to: dcbf RA,RB,1)
dcbflp RA,RB (equivalent to: dcbf RA,RB,3)
dcbfps RA,RB (equivalent to: dcbf RA,RB,4)
dcbstps RA,RB (equivalent to: dcbf RA,RB,6)

A.3 Or Mnemonics

The three register fields in the **or** instruction can be used to specify a hint indicating how the processor should handle stores caused by previous *Store* or **dcbz** instructions. An extended mnemonic is supported that represents the operand values in the mnemonic rather than requiring them to be coded as numeric operands.

miso (equivalent to: or 26,26,26)

A.4 Load And Reserve Mnemonics

The EH field in the *Load And Reserve* instructions provides a hint regarding the type of algorithm implemented by the instruction sequence being executed. Extended mnemonics are provided that allow the EH value to be omitted and assumed to be 0b0.

Note: *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, and *Iqarx* serve as both basic and extended mnemonics. The Assembler will recognize these mnemonics with four operands as the basic form, and these mnemonics with three oper-

ands as the extended form. In the extended form the EH operand is omitted and assumed to be 0.

Ibarx RT,RA,RB (equivalent to: Ibarx RT,RA,RB,0) Iharx RT,RA,RB (equivalent to: Iharx RT,RA,RB,0) lwarx RT,RA,RB (equivalent to: lwarx RT,RA,RB,0) Idarx RT,RA,RB (equivalent to: Idarx RT,RA,RB,0) Igarx RT,RA,RB (equivalent to: Igarx RT,RA,RB,0)

A.5 Synchronize Mnemonics

The L and SC fields in the Synchronize instruction control the scope of the synchronization function performed by the instruction. Extended mnemonics are provided that represent the L and SC values in the mnemonic rather than requiring them to be coded as numeric operands.

Note: sync serves as both a basic and an extended mnemonic. The Assembler will recognize a sync mnemonic with two operands as the basic form, and a sync mnemonic with one operand or with no operand as an extended form. In the extended form with one operand the SC operand is omitted and assumed to be 0. In the extended form with no operand the L and SC operands are omitted and assumed to be 0.

sync	(equivalent to:	sync 0,0)
sync x	(equivalent to:	sync x,0)
hwsync	(equivalent to:	sync 0,0)
lwsync	(equivalent to:	sync 1,0)
ptesync	(equivalent to:	sync 2,0)
phwsync	(equivalent to:	sync 4,0)
plwsync	(equivalent to:	sync 5,0)
stncisync	(equivalent to:	sync 1,1)
stcisync	(equivalent to:	sync 0,2)
stsync	(equivalent to:	sync 0,3)

A.6 Wait Mnemonics

The WC field in the wait instruction determines the conditions under which instruction execution resumes. Extended mnemonics are provided that represent the WC and PL values in the mnemonic rather than requiring them to be coded as numeric operands.

Note: wait serves as both a basic and an extended mnemonic. The Assembler will recognize a wait mnemonic with two operands as the basic form and a wait mnemonic with one operand or with no operand as an extended form. In the extended form with one operand the PL operand is omitted and assumed to be 0. In the extended form with no operand the WC and PL operands are omitted and assumed to be 0.

wait (equivalent to: wait 0,0)

waitrsv (equivalent to: wait 1,0) pause_short (equivalent to: wait 2,0)

A.7 Move To/From Time Base **Mnemonics**

The tbr field in the Move From Time Base instruction specifies whether the instruction reads the entire Time Base or only the high-order half of the Time Base.

mftb Rx (equivalent to: mftb Rx,268)

or: mfspr Rx,268

mftbu Rx (equivalent to: mftb Rx,269)

or: mfspr Rx,269

A.8 Return From Event-Based **Branch Mnemonic**

The S field in the Return from Event-Based Branch instruction specifies the value to which the instruction sets the GE field in the BESCR. Extended mnemonics are provided that represent the S value in the mnemonic rather than requiring it to be coded as a numeric operand.

rfebb (equivalent to: rfebb 1)

Note: rfebb serves as both a basic and an extended mnemonic. The Assembler will recognize this mnemonic with one operand as the basic form, and this mnemonic with no operands as the extended form. In the extended form the S operand is omitted and assumed to be 1.

Appendix B. Programming Examples for Sharing Storage

This appendix gives examples of how dependencies and the *Synchronization* instructions can be used to control storage access ordering when storage is shared between programs.

Many of the examples use extended mnemonics (e.g., **bne**, **bne**-, **cmpw**) that are defined in Appendix C of Book I.

Many of the examples use the *Load And Reserve* and *Store Conditional* instructions, in a sequence that begins with a *Load And Reserve* instruction and ends with a *Store Conditional* instruction (specifying the same storage location as the *Load Conditional*) followed by a *Branch Conditional* instruction that tests whether the *Store Conditional* instruction succeeded.

In these examples it is assumed that contention for the shared resource is low; the conditional branches are optimized for this case by using "+" and "-" suffixes appropriately.

The examples deal with words; they can be used for doublewords by changing all word-specific mnemonics to the corresponding doubleword-specific mnemonics (e.g., *Iwarx* to *Idarx*, *cmpw* to *cmpd*).

In this appendix it is assumed that all shared storage locations are in storage that is Memory Coherence Required, and that the storage locations specified by Load And Reserve and Store Conditional instructions are in storage that is neither Write Through Required nor Caching Inhibited.

B.1 Atomic Update Primitives

This section gives examples of how the *Load And Reserve* and *Store Conditional* instructions can be used to emulate atomic read/modify/write operations.

An atomic read/modify/write operation reads a storage location and writes its next value, which may be a function of its current value, all as a single atomic operation. The examples shown provide the effect of an atomic read/modify/write operation, but use several instructions rather than a single atomic instruction.

Fetch and No-op

The "Fetch and No-op" primitive atomically loads the current value in a word in storage.

In this example it is assumed that the address of the word to be loaded is in GPR 3 and the data loaded are returned in GPR 4.

Note:

 The stwcx., if it succeeds, stores to the target location the same value that was loaded by the preceding Iwarx. While the store is redundant with respect to the value in the location, its success ensures that the value loaded by the Iwarx is still the current value at the time the stwcx. is executed.

Fetch and Store

The "Fetch and Store" primitive atomically loads and replaces a word in storage.

In this example it is assumed that the address of the word to be loaded and replaced is in GPR 3, the new value is in GPR 4, and the old value is returned in GPR 5.

Fetch and Add

The "Fetch and Add" primitive atomically increments a word in storage.

In this example it is assumed that the address of the word to be incremented is in GPR 3, the increment is in GPR 4, and the old value is returned in GPR 5.

```
loop:
  lwarx r5,0,r3 #load and reserve
  add r0,r4,r5#increment word
  stwcx. r0,0,r3 #store new value if still res'ved
  bne- loop #loop if lost reservation
```

Fetch and AND

The "Fetch and AND" primitive atomically ANDs a value into a word in storage.

In this example it is assumed that the address of the word to be ANDed is in GPR 3, the value to AND into it is in GPR 4, and the old value is returned in GPR 5.

```
loop:
  lwarx r5,0,r3 #load and reserve
  and r0,r4,r5#AND word
  stwcx. r0,0,r3 #store new value if still res'ved
  bne- loop #loop if lost reservation
```

Note:

The sequence given above can be changed to perform another Boolean operation atomically on a word in storage, simply by changing the *and* instruction to the desired Boolean instruction (*or*, *xor*, etc.).

Test and Set

This version of the "Test and Set" primitive atomically loads a word from storage, sets the word in storage to a nonzero value if the value loaded is zero, and sets the EQ bit of CR Field 0 to indicate whether the value loaded is zero.

In this example it is assumed that the address of the word to be tested is in GPR 3, the new value (nonzero) is in GPR 4, and the old value is returned in GPR 5.

```
loop:
    lwarx    r5,0,r3 #load and reserve
    cmpwi    r5,0     #done if word not equal to 0
    bne-    exit
    stwcx. r4,0,r3 #try to store non-0
    bne-    loop     #loop if lost reservation
exit: ...
```

Compare and Swap

The "Compare and Swap" primitive atomically compares a value in a register with a word in storage, if they are equal stores the value from a second register into the word in storage, if they are unequal loads the word from storage into the first register, and sets the EQ bit of CR Field 0 to indicate the result of the comparison.

In this example it is assumed that the address of the word to be tested is in GPR 3, the comparand is in GPR 4 and the old value is returned there, and the new value is in GPR 5.

```
loop:
    lwarx    r6,0,r3 #load and reserve
    cmpw    r4,r6 #lst 2 operands equal?
    bne-    exit #skip if not
    stwcx. r5,0,r3 #store new value if still res'ved
    bne-    loop #loop if lost reservation
exit:
    mr    r4,r6 #return value from storage
```

Notes:

- The semantics given for "Compare and Swap" above are based on those of the IBM System/370 Compare and Swap instruction. Other architectures may define a Compare and Swap instruction differently.
- 2. "Compare and Swap" is shown primarily for pedagogical reasons. It is useful on machines that lack the better synchronization facilities provided by *Iwarx* and *stwcx.*. A major weakness of a System/370-style Compare and Swap instruction is that, although the instruction itself is atomic, it checks only that the old and current values of the word being tested are equal, with the result that programs that use such a Compare and Swap to control a shared resource can err if the word has been modified and the old value subsequently restored. The sequence shown above has the same weakness.
- 3. In some applications the second bne- instruction and/or the mr instruction can be omitted. The bne- is needed only if the application requires that if the EQ bit of CR Field 0 on exit indicates "not equal" then (r4) and (r6) are in fact not equal. The mr is needed only if the application requires that if the comparands are not equal then the word from storage is loaded into the register with which it was compared (rather than into a third register). If either or both of these instructions is omitted, the resulting Compare and Swap does not obey System/370 semantics.

B.2 Lock Acquisition and Release, and Related Techniques

This section gives examples of how dependencies and the *Synchronization* instructions can be used to implement locks, import and export barriers, and similar constructs.

B.2.1 Lock Acquisition and Import Barriers

An "import barrier" is an instruction or sequence of instructions that prevents storage accesses caused by instructions following the barrier from being performed before storage accesses that acquire a lock have been performed. An import barrier can be used to ensure that a shared data structure protected by a lock is not accessed until the lock has been acquired. A **sync** instruction can be used as an import barrier, but the approaches shown below will generally yield better performance because they order only the relevant storage accesses.

B.2.1.1 Acquire Lock and Import Shared Storage

If *Iwarx* and *stwcx*. instructions are used to obtain the lock, an import barrier can be constructed by placing an *isync* instruction immediately following the loop containing the *Iwarx* and *stwcx*. The following example uses the "Compare and Swap" primitive to acquire the lock.

In this example it is assumed that the address of the lock is in GPR 3, the value indicating that the lock is free is in GPR 4, the value to which the lock should be set is in GPR 5, the old value of the lock is returned in GPR 6, and the address of the shared data structure is in GPR 9.

```
loop:
   lwarx r6,0,r3,1 #load lock and reserve
        r4.r6
                    #skip ahead if
   CMDW
                    # lock not free
  bne-
         wait
   stwcx. r5,0,r3
                    #try to set lock
  bne- loop
                    #loop if lost reservation
   isync
                    #import barrier
   lwz
         r7,data1(r9)#load shared data
                  #wait for lock to free
wait...
```

The hint provided with *Iwarx* indicates that after the program acquires the lock variable (i.e., *stwcx*. is successful), it will release it (i.e., store to it) prior to another program attempting to modify it.

The second **bne-** does not complete until CR0 has been set by the **stwcx.**. The **stwcx.** does not set CR0 until it has completed (successfully or unsuccessfully). The lock is acquired when the **stwcx.** completes successfully. Together, the second **bne-** and the subse-

quent *isync* create an import barrier that prevents the load from "data1" from being performed until the branch has been resolved not to be taken.

If the shared data structure is in storage that is neither Write Through Required nor Caching Inhibited, an *Iwsync* instruction can be used instead of the *isync* instruction. If *Iwsync* is used, the load from "data1" may be performed before the *stwcx*. But if the *stwcx*. fails, the second branch is taken and the *Iwarx* is re-executed. If the *stwcx*. succeeds, the value returned by the load from "data1" is valid even if the load is performed before the *stwcx*., because the *Iwsync* ensures that the load is performed after the instance of the *Iwarx* that created the reservation used by the successful *stwcx*.

B.2.1.2 Obtain Pointer and Import Shared Storage

If *Iwarx* and *stwcx*. instructions are used to obtain a pointer into a shared data structure, an import barrier is not needed if all the accesses to the shared data structure depend on the value obtained for the pointer. The following example uses the "Fetch and Add" primitive to obtain and increment the pointer.

In this example it is assumed that the address of the pointer is in GPR 3, the value to be added to the pointer is in GPR 4, and the old value of the pointer is returned in GPR 5.

```
loop:
    lwarx    r5,0,r3 #load pointer and reserve
    add    r0,r4,r5#increment the pointer
    stwcx. r0,0,r3 #try to store new value
    bne- loop #loop if lost reservation
    lwz    r7,data1(r5) #load shared data
```

The load from "data1" cannot be performed until the pointer value has been loaded into GPR 5 by the *Iwarx*. The load from "data1" may be performed before the *stwcx*. But if the *stwcx*. fails, the branch is taken and the value returned by the load from "data1" is discarded. If the *stwcx*. succeeds, the value returned by the load from "data1" is valid even if the load is performed before the *stwcx*., because the load uses the pointer value returned by the instance of the *Iwarx* that created the reservation used by the successful *stwcx*.

An *isync* instruction could be placed between the *bne*and the subsequent *lwz*, but no *isync* is needed if all accesses to the shared data structure depend on the value returned by the *lwarx*.

B.2.2 Lock Release and Export **Barriers**

An "export barrier" is an instruction or sequence of instructions that prevents the store that releases a lock from being performed before stores caused by instructions preceding the barrier have been performed. An export barrier can be used to ensure that all stores to a shared data structure protected by a lock will be performed with respect to any other processor before the store that releases the lock is performed with respect to that processor.

B.2.2.1 Export Shared Storage and Release Lock

A **sync** instruction can be used as an export barrier independent of the storage control attributes (e.g., presence or absence of the Caching Inhibited attribute) of the storage containing the shared data structure. Because the lock must be in storage that is neither Write Through Required nor Caching Inhibited, if the shared data structure is in storage that is Write Through Required or Caching Inhibited a sync instruction must be used as the export barrier.

In this example it is assumed that the shared data structure is in storage that is Caching Inhibited, the address of the lock is in GPR 3, the value indicating that the lock is free is in GPR 4, and the address of the shared data structure is in GPR 9.

```
stw
       r7,data1(r9)#store shared data (last)
sync
               #export barrier
       r4,lock(r3)#release lock
```

The sync ensures that the store that releases the lock will not be performed with respect to any other processor until all stores caused by instructions preceding the sync have been performed with respect to that proces-

B.2.2.2 Export Shared Storage and Release Lock using lwsync

If the shared data structure is in storage that is neither Write Through Required nor Caching Inhibited, an Iwsync instruction can be used as the export barrier. Using *lwsync* rather than *sync* will yield better performance in most systems.

In this example it is assumed that the shared data structure is in storage that is neither Write Through Required nor Caching Inhibited, the address of the lock is in GPR 3, the value indicating that the lock is free is in GPR 4, and the address of the shared data structure is in GPR 9.

```
stw
       r7,data1(r9)#store shared data (last)
lwsync
               #export barrier
       r4,lock(r3)#release lock
```

The *lwsync* ensures that the store that releases the lock will not be performed with respect to any other processor until all stores caused by instructions preceding the Iwsync have been performed with respect to that processor.

B.2.3 Safe Fetch

If a load must be performed before a subsequent store (e.g., the store that releases a lock protecting a shared data structure), a technique similar to the following can be used.

In this example it is assumed that the address of the storage operand to be loaded is in GPR 3, the contents of the storage operand are returned in GPR 4, and the address of the storage operand to be stored is in GPR

```
r4,0(r3)#load shared data
      r4,r4 #set CR0 to "equal"
CMDW
bne-
      $-8
              #branch never taken
      r7,0(r5)#store other shared data
```

An alternative is to use a technique similar to that described in Section B.2.1.2, by causing the stw to depend on the value returned by the Iwz and omitting the *cmpw* and *bne-*. The dependency could be created by ANDing the value returned by the Iwz with zero and then adding the result to the value to be stored by the stw. If both storage operands are in storage that is neither Write Through Required nor Caching Inhibited, another alternative is to replace the cmpw and bnewith an Iwsync instruction.

B.3 List Insertion

This section shows how the *Iwarx* and *stwcx*. instructions can be used to implement simple insertion into a singly linked list. (Complicated list insertion, in which multiple values must be changed atomically, or in which the correct order of insertion depends on the contents of the elements, cannot be implemented in the manner shown below and requires a more complicated strategy such as using locks.)

The "next element pointer" from the list element after which the new element is to be inserted, here called the "parent element", is stored into the new element, so that the new element points to the next element in the list; this store is performed unconditionally. Then the address of the new element is conditionally stored into the parent element, thereby adding the new element to the list.

In this example it is assumed that the address of the parent element is in GPR 3, the address of the new element is in GPR 4, and the next element pointer is at offset 0 from the start of the element. It is also assumed that the next element pointer of each list element is in a reservation granule separate from that of the next element pointer of all other list elements.

```
loop:
  lwarx r2,0,r3 #get next pointer
  stw r2,0(r4)#store in new element
  lwsync or sync #order stw before stwcx
  stwcx. r4,0,r3 #add new element to list
  bne- loop #loop if stwcx. failed
```

In the preceding example, if two list elements have next element pointers in the same reservation granule then, in a multiprocessor, "livelock" can occur. (Livelock is a state in which processors interact in a way such that no processor makes forward progress.)

If it is not possible to allocate list elements such that each element's next element pointer is in a different reservation granule, then livelock can be avoided by using the following, more complicated, sequence.

```
lwz
          r2,0(r3)#get next pointer
loop1:
          r5,r2
                 #keep a copy
  mr
          r2,0(r4) #store in new element
   stw
   sync
                  #order stw before stwcx.
                  and before lwarx
loop2:
   lwarx r2,0,r3 #get it again
                 #loop if changed (someone
          r2,r5
   cmpw
          loop1
                  # else progressed)
   stwcx. r4,0,r3 #add new element to list
  bne-
         loop2
                 #loop if failed
```

In the preceding example, livelock is avoided by the fact that each processor re-executes the **stw** only if some other processor has made forward progress.

B.4 Notes

The following notes apply to Section B.1 through Section B.3.

- To increase the likelihood that forward progress is made, it is important that looping on *Iwarx/stwcx*. pairs be minimized. For example, in the "Test and Set" sequence shown in Section B.1, this is achieved by testing the old value before attempting the store; were the order reversed, more *stwcx*. instructions might be executed, and reservations might more often be lost between the *Iwarx* and the *stwcx*.
- 2. The manner in which *Iwarx* and *stwcx*. are communicated to other processors and mechanisms, and between levels of the storage hierarchy within a given processor, is implementation-dependent. In some implementations performance may be improved by minimizing looping on a *Iwarx* instruction that fails to return a desired value. For example, in the "Test and Set" sequence shown in Section B.1, if the programmer wishes to stay in the loop until the word loaded is zero, he could change the "bne- exit" to "bne- loop". However, in some implementations better performance may be obtained by using an ordinary Load instruction to do the initial checking of the value, as follows.

```
loop:
  lwz r5,0(r3)#load the word
  cmpwi r5,0  #loop back if word
  bne- loop  # not equal to 0
  lwarx r5,0,r3 #try again, reserving
  cmpwi r5,0  # (likely to succeed)
  bne- loop
  stwcx.r4,0,r3 #try to store non-0
  bne- loop  #loop if lost reserv'n
```

3. In a multiprocessor, livelock is possible if there is a Store instruction (or any other instruction that can clear another processor's reservation; see Section 1.7.2.1) between the *Iwarx* and the *stwcx*. of a *Iwarx/stwcx*. loop and any byte of the storage location specified by the Store is in the reservation granule. For example, the first code sequence shown in Section B.3 can cause livelock if two list elements have next element pointers in the same reservation granule.

Book III:

Power ISA Operating Environment Architecture

Chapter 1. Introduction

1.1 Overview

Chapter 1 of Book I describes computation modes, document conventions, a general systems overview, instruction formats, and storage addressing. This chapter augments that description as necessary for the Power ISA Operating Environment Architecture.

1.2 Document Conventions

The notation and terminology used in Book I apply to this Book also, with the following substitutions.

- For "system alignment error handler" substitute "Alignment interrupt".
- For "system data storage error handler" substitute "Data Storage interrupt", "Hypervisor Data Storage interrupt", or "Data Segment interrupt", as appropriate.
- For "system error handler" substitute "interrupt".
- For "system floating-point enabled exception error handler" substitute "Floating-Point Enabled Exception type Program interrupt".
- For "system illegal instruction error handler" substitute "Hypervisor Emulation Assistance interrupt".
- For "system instruction storage error handler" substitute "Instruction Storage interrupt", "Hypervisor Instruction Storage interrupt", or "Instruction Segment interrupt", as appropriate.
- For "system privileged instruction error handler" substitute "Privileged Instruction type Program interrupt".
- For "system service program" substitute "System Call interrupt" or "System Call Vectored interrupt", as appropriate.
- For "system trap handler" substitute "Trap type Program interrupt".
- For "system facility unavailable error handler" substitute "Facility Unavailable interrupt" or "Hypervisor Facility Unavailable interrupt."

1.2.1 Definitions and Notation

The definitions and notation given in Book I and Book II are augmented by the following.

Threaded processor, single-threaded processor, thread

A threaded processor implements one or more "threads", where a thread corresponds to the Book I/II concept of "processor". That is, the definition of "thread" is the same as the Book I definition of "processor", and "processor" as used in Books I and II can be thought of as either a single-threaded processor or as one thread of a multi-threaded processor. Except where the meaning is clear in context or the number of threads does not matter, the only unqualified uses of "processor" in Book III are in resource names (e.g. Processor Identification Register); such uses should be regarded as meaning "threaded processor". The threads of a multi-threaded processor typically share certain resources, such as the hardware components that execute certain kinds of instructions (e.g., Fixed-Point instructions), certain caches, the address translation mechanism, and certain hypervisor and ultravisor resources.

■ real page

A unit of real storage that is aligned at a boundary that is a multiple of its size. The real page size is 4KB.

context of a program

The state (e.g., privilege and relocation) in which the program executes. The context is controlled by the contents of certain System Registers, such as the MSR and PTCR, of certain lookaside buffers, such as the SLB and TLB, and of the Page Table.

performed

The definition of "performed" given in Section 1.1 of Book II is extended to apply to implicit storage accesses and to invalidations of entries in caches of information derived from address translation tables, as follows.

 The definition of "load is performed" applies to accesses for performing address translation.

- The definition of "store is performed" applies to accesses for recording reference and change information.
- A TLB entry invalidation by thread T1 is performed with respect to thread T2 when the instruction that requested the invalidation has caused the specified entry, if present, to be made invalid in T2's TLB, and similarly for invalidations of entries in other caches of information derived from tables used in address translation.

■ exception

An error, unusual condition, or external signal, that may set a status bit and may or may not cause an interrupt, depending upon whether the corresponding interrupt is enabled.

■ interrupt

The act of changing the machine state in response to an exception, as described in Chapter 7. "Interrupts" on page 1261.

ultravisor interrupt

An interrupt that forces the thread into ultravisor state by explicitly setting $MSR_{S\ HV\ PR}$ to 0b110 (see Section 4.2.1).

hypervisor interrupt

An interrupt that forces the thread into hypervisor state by explicitly setting MSR_{HV PR} to 0b10 and is not an ultravisor interrupt.

All interrupts explicitly set MSR_{PR} to 0.

trap interrupt

An interrupt that results from execution of a *Trap* instruction.

■ "must"

If software that runs in hypervisor state violates a rule that is stated using the word "must" (e.g., "this field must be set to 0"), and the rule pertains to the contents of a hypervisor resource, to executing an instruction that can be executed only in hypervisor state, or to accessing storage in real addressing mode, the results are undefined, and may include altering resources belonging to other partitions, causing the system to "hang", etc. The same is true for software that runs in ultravisor state and violates a "must" rule pertaining to an ultravisor resource or instruction.

■ hardware

Any combination of hard-wired implementation, emulation assist, or interrupt for software assistance. In the last case, the interrupt may be to an architected location or to an implementation-dependent location. Any use of emulation assists or interrupts to implement the architecture is implementation-dependent.

ultravisor privileged

A term used to describe an instruction or facility that is available when and only when the thread is in ultravisor state.

■ hypervisor privileged

A term used to describe an instruction or facility that is available when and only when the thread is in hypervisor state.

Programming Note -

Because ultravisor state is also a hypervisor state, hypervisor privileged instructions and facilities are also available when the thread is in ultravisor state. (The distinct privilege states in which a hypervisor privileged instruction or facility is available are: hypervisor non-ultravisor state, and ultravisor state.)

privileged

A term used to describe an instruction or facility that is available when and only when the thread is in privileged state.

- Programming Note

Because hypervisor state is also a privileged state, privileged instructions and facilities are also available when the thread is in hypervisor state (and when the thread is in ultravisor state). (The distinct privilege states in which a privileged instruction or facility is available are: privileged non-hypervisor state, hypervisor non-ultravisor state, and ultravisor state.)

privileged state and supervisor mode

Used interchangeably to refer to a state in which privileged facilities are available.

problem state and user mode

Used interchangeably to refer to a state in which privileged facilities are not available.

- /, //, ///, ... denotes a field that is reserved in an instruction, in a register, or in an architected storage table.
- ?, ??, ???, ... denotes a field that is implementation-dependent in an instruction, in a register, or in an architected storage table.

1.2.2 Reserved Fields

Book I's description of the handling of reserved bits in System Registers, and of reserved values of defined fields of System Registers, applies also to the SLB. Book I's description of the handling of reserved values of defined fields of System Registers applies also to architected storage tables (e.g., the Page Table).

Software should set reserved fields in the SLB and in architected storage tables to zero, because these fields may be assigned a meaning in some future version of the architecture.

Some fields of certain architected storage tables may be written to automatically by the hardware, e.g., Reference and Change bits in the Page Table. When the hardware writes to such a table, the following rules are obeyed.

- Unless otherwise stated, no defined field other than the one(s) specifically being updated are modified.
- Contents of reserved fields are either preserved or written as zero.

1.2.3 Deviations from the Sequential Execution Model

Additional exceptions to the rule that the thread obeys the sequential execution model, beyond those described in Section 2.2 of Book I and in the bullet defining "program order" in Section 1.1 of Book II, are the following.

A system-caused or imprecise interrupt may occur. In general, the determination of whether an instruction is required by the sequential execution model is not affected by the potential occurrence of a system-caused or imprecise interrupt. (The determination is affected by the potential occurrence of any other kind of interrupt.)

The only exceptions to the preceding statement are synchronous Machine Check interrupts, which occur at specific points in the program as if they were instruction-caused and precise, and imprecise Floating-Point Enabled Exception type Program interrupts, which can be forced to occur not later than specific points in the program (see Section 4.6.10 of Book I)

- A context-altering instruction is executed (Chapter 13. "Synchronization Requirements for Context Alterations" on page 1353). The context alteration need not take effect until the required subsequent synchronizing operation has occurred.
- A Reference and Change bit is updated by the thread. The update need not be performed with respect to that thread until the required subsequent synchronizing operation has occurred.
- A Branch instruction is executed and the branch is taken. The update of the Come-From Address Register (see Section 10.2 of Book III) need not occur until a subsequent context synchronizing operation has occurred.

A mtdexcr or mthdexcr is executed. The execution behavior change described by aspect 0 may not take effect for an indefinite length of time. The execution behavior change described by aspects 3 and 4 need not take effect until the required subsequent synchronization operation has occurred (Chapter 13 of Book III).

1.2.4 Restricting Out-of-Order Execution

Because some classes of security exploits use side-effects of out-of-order execution to infer behavior of or receive information from programs, it may sometimes be necessary to limit out-of-order execution beyond what's necessary to maintain the appearance of compliance with the sequential execution model. This may include restrictions on the otherwise-permitted deviations from the sequential execution model described in Section 1.2.3 and Section 6.5. The *Or Immediate* instruction described in Section 9.2.1 can be used to create a barrier to out-of-order execution.

1.3 General Systems Overview

The hardware contains the sequencing and processing controls for instruction fetch, instruction execution, and interrupt action. Most implementations also contain data and instruction caches. Instructions that the processing unit can execute fall into the following classes:

- instructions executed in the Branch Facility
- instructions executed in the Fixed-Point Facility
- instructions executed in the Floating-Point Facility
- instructions executed in the Vector Facility

Almost all instructions executed in the Branch Facility, Fixed-Point Facility, Floating-Point Facility, and Vector Facility are nonprivileged and are described in Book I. Book II may describe additional nonprivileged instructions (e.g., Book II describes some nonprivileged instructions for cache management). Instructions related to the privileged state, control of hardware resources, control of the storage hierarchy, and all other privileged instructions are described here or are implementation-dependent.

1.4 Exceptions

The following augments the exceptions defined in Book I that can be caused directly by the execution of an instruction:

- the execution of a floating-point instruction when MSR_{FP}=0 (Floating-Point Unavailable interrupt)
- an attempt to modify a hypervisor resource when the thread is in privileged but non-hypervisor state (see Chapter 2), or an attempt to execute a hyper-

- visor-only instruction (e.g., *tlbie*) when the thread is in privileged but non-hypervisor state
- an attempt to modify an ultravisor resource when the thread is in privileged but non-ultravisor state (see Chapter 3), or an attempt to execute an ultravisor-only instruction (e.g., urfid, msgsndu, msgclru) when the thread is in privileged but non-ultravisor state
- the execution of a traced instruction (Trace interrupt)
- the execution of a Vector instruction when the vector facility is unavailable (Vector Unavailable interrupt)

1.5 Synchronization

The synchronization described in this section refers to the state of the thread that is performing the synchronization.

1.5.1 Context Synchronization

An instruction or event is *context synchronizing* if it satisfies the requirements listed below. Such instructions and events are collectively called *context synchronizing operations*. The context synchronizing operations are the *isync* instruction, the *System Linkage* instructions, the *mtmsr[d]* instructions with L=0, and most interrupts (see Section 7.3).

- The operation causes instruction dispatching (the issuance of instructions by the instruction fetching mechanism to any instruction execution mechanism) to be halted.
- The operation is not initiated or, in the case of isync, does not complete, until all instructions that precede the operation have completed to a point at which they have reported all exceptions they will cause.
- 3. The operation ensures that the instructions that precede the operation will complete execution in the context (privilege, relocation, storage protection, etc.) in which they were initiated, except that the operation has no effect on the context in which the associated Reference and Change bit updates are performed.
- If the operation directly causes an interrupt (e.g., sc directly causes a System Call interrupt) or is an interrupt, the operation is not initiated until no exception exists having higher priority than the exception associated with the interrupt (see Section 7.9).
- 5. The operation ensures that the instructions that follow the operation will be fetched and executed in the context established by the operation. (This requirement dictates that any prefetched instruc-

tions be discarded and that any effects and side effects of executing them out-of-order also be discarded, except as described in Section 6.5, "Performing Operations Out-of-Order".)

Programming Note

A context synchronizing operation is necessarily execution synchronizing; see Section 1.5.2.

Unlike the *Synchronize* instruction, a context synchronizing operation does not affect the order in which storage accesses are performed.

Item 2 permits a choice only for *isync* (and *[p]hwsync* and *ptesync*; see Section 1.5.2) because all other execution synchronizing operations also alter context.

Execution Synchronization 1.5.2

An instruction is execution synchronizing if it satisfies items 2 and 3 of the definition of context synchronization (see Section 1.5.1). [p]hwsync and ptesync are treated like isync with respect to item 2. The execution synchronizing instructions are [p]hwsync, ptesync, the mtmsr[d] instructions with L=1, and all context synchronizing instructions.

Programming Note -

Unlike a context synchronizing operation, an execution synchronizing instruction does not ensure that the instructions following that instruction will execute in the context established by that instruction. This new context becomes effective sometime after the execution synchronizing instruction completes and before or at a subsequent context synchronizing operation.

Chapter 2. Logical Partitioning (LPAR) and Thread Control

2.1 Overview

The Logical Partitioning (LPAR) facility permits threads and portions of real storage to be assigned to logical collections called *partitions*, such that a program executing on a thread in one partition cannot interfere with any program executing on a thread in a different partition. This isolation can be provided for both problem state and privileged non-hypervisor state programs, by using a layer of trusted software, called a *hypervisor* program (or simply a "hypervisor"), and the resources provided by this facility to manage system resources. (A hypervisor is a program that runs in hypervisor state; see below.)

The number of partitions supported is implementation-dependent.

A thread is assigned to one partition at any given time. A thread can be assigned to any given partition without consideration of the physical configuration of the system (e.g., shared registers, caches, organization of the storage hierarchy), except that threads that share certain hypervisor resources may need to be assigned to the same partition; see Section 2.6. The registers and facilities used to control Logical Partitioning are listed below and described in the following subsections.

Except in the following subsections, references to the "operating system" in this document include the hypervisor unless otherwise stated or obvious from context.

2.2 Logical Partitioning Control Register (LPCR)

The contents of the LPCR control a number of aspects of the operation of the thread with respect to a logical partition. Below are shown the bit definitions for the LPCR.

Bit Description

0:3 Virtualization Control (VC)

Controls the virtualization of partition memory for partitions that use HPT translation. This field contains three subfields, VPM, ISL, and KBV. Accesses that are initiated in hypervisor state (i.e., MSR_{HV PR}=0b10) are performed as if VPM=0 and KBV=0. (ISL applies regardless of privilege.)

0 Reserved

1 Virtualized Partition Memory (VPM)

Controls whether VPM mode is enabled when address translation is enabled as specified below.

- 0 VPM mode disabled
- 1 VPM mode enabled

When address translation is disabled, VPM mode is enabled. See Section 6.7.2, "Virtualized Partition Memory (VPM) Mode", and Section 6.7.3.3, "Virtual Real Mode Addressing Mechanism", for additional information on VPM mode.

Programming Note

VPM must be set to zero by hypervisors that use HPT translation and want to receive storage interrupts from applications running directly under them as DSIs and ISIs (instead of HDSIs and HISIs).

2 Ignore SLB Large Page Specification (ISL)

Controls whether ISL mode is enabled as specified below.

- 0 ISL mode disabled
- 1 ISL mode enabled

When ISL mode is enabled and address translation is enabled, address translation is performed as if the contents of ${\rm SLB_{L||LP}}$ and ${\rm PRTE_{STPS}}$ were 0b000. When address translation is disabled, the setting of the ISL bit has no effect. ISL mode has no effect on SLB, TLB, and ERAT entry invalidations

caused by **slbie**, **slbieg**, **slbia**, **slbiag**, **tlbie**, and **tlbie**l.

Programming Note -

Specifying that L||LP=0b000 in PATE_{PS} has the same effect on address translation when translation is disabled as enabling ISL mode when translation is enabled.

ISL mode is needed when a partition is running with address translation enabled because translation uses the SLB, and the contents of the SLB are controlled by the operating system and should not be modified by the hypervisor. ISL mode is not needed when a partition is running with address translation disabled since Virtual Real Mode address translation uses PATE_{PS}, which is not visible to the operating system and is in complete control of the hypervisor.

Any PTE with a base page size of 4K satisfies the page size portion of the match criteria for HPT search.

3 Key-Based Virtualization (KBV)

Controls whether Key-Based Virtualization is enabled as specified below.

- 0 KBV is disabled
- 1 KBV is enabled

When KBV is enabled and MSR $_{HV||PR}\neq 0$ b10, Virtual Page Class Key Storage Protection exceptions that occur on storage operand accesses when VPM=0 cause Hypervisor Data Storage interrupts.

Programming Note —

Key-Based Virtualization provides an efficient means for the hypervisor to intercept storage references, e.g. MMIO, that must be emulated. (The corresponding behavior for instruction fetching is not desired.) Virtual Page Class Key Storage Protection exceptions not handled by the hypervisor should be reflected to the operating system at its Data Storage interrupt vector with the hypervisor having set DSISR₄₂.

4:8 Reserved

9:11 **Default Prefetch Depth** (DPFD)

The DPFD field is used as the default prefetch depth for data stream prefetching when DSCR_{DPFD}=0; see page 1064.

12:16 Reserved

17:19 Power-saving mode Exit Cause Enable (Upper Section) (PECE_{II})

17 Hypervisor Virtualization Exit Enable

- When the **stop** instruction is executed with PSSCR_{EC}=1, Hypervisor Virtualization exceptions are not enabled to cause exit from power-saving mode.
- When the stop instruction is executed with PSSCR_{EC}=1, Hypervisor Virtualization exceptions are enabled to cause exit from power-saving mode.

18:19 Reserved

20:36 Reserved

37 Hypervisor Alternate Interrupt Location (HAIL)

Controls the effective address offset, or alternate effective address for System Call Vectored, of the interrupt handler and the relocation mode in which it begins execution for all interrupts received in hypervisor state except those subject to the overrides described below.

- The interrupt is taken with MSR_{IR DR} = 0b00 and no effective address offset or alternate effective address.
- 1 The interrupt is taken with MSR_{IR DR} = 0b11. If the interrupt is not System Call Vectored, an effective address offset of 0xc000_0000_0000_4000 is applied. System Call Vectored uses an alternate effective address of 0xc000_0000_0000_3||LEV||0b0_0000.

The overrides mentioned above are as follows. The list should be read from the top down; the first item matching a given situation applies.

- If the interrupt is received in ultravisor state, the interrupt is taken as if LPCR_{HAII} =0.
- Machine Check, System Reset, and Hypervisor Maintenance interrupts are taken as if LPCR_{HAIL}=0.
- If the interrupt occurs when MSR_{HV}=1 and either MSR_{IR}=0 or MSR_{DR}=0, the interrupt is taken as if LPCR_{HAII}=0.

38 Interrupt Little-Endian (ILE)

The contents of the ILE bit are copied into MSR_{I,F} by interrupts that set MSR_{HV} to 0 (see

Section 7.5), to establish the Endian mode for the interrupt handler.

39:40 Alternate Interrupt Location (AIL)

Controls the effective address offset, or alternate effective address for System Call Vectored, of the interrupt handler and the relocation mode in which it begins execution for all interrupts received in privileged non-hypervisor state except those subject to the overrides described below.

- The interrupt is taken with MSR_{IR DR} = 0b00 and no effective address offset or alternate effective address.
- 1 Reserved
- 2 Reserved
- 3 The interrupt is taken with MSR_{IR DR} = 0b11. If the interrupt is not System Cal Vectored, an effective address offset of 0xc000_0000_0000_4000 is applied. System Call Vectored uses an alternate effective address of 0xc000_0000_0000_3 || LEV || 0b0_0000.

The overrides mentioned above are as follows. The list should be read from the top down; the first item matching a given situation applies.

If the interrupt occurs when MSR_{IR}=0 or MSR_{DR}=0, the interrupt is taken as if LPCR_{AII} =0.

41 **Use Process Table (UPRT)**

Controls whether Process Tables are used. For a radix-using partition, UPRT must be set to 1; UPRT=0 when HR=1 is an unsupported MMU configuration and causes a Hypervisor Data Storage or Hypervisor Instruction Storage interrupt (see Section 7.5.16 and Section 7.5.17). For a paravirtualized HPT partition, UPRT is set to 1 when the operating system does not require the use of the legacy software-managed SLB.

- O Process Table is not used. (Software-managed SLB in use, for paravirtualized HPT partition.)
- 1 Process Table is used. (Segment Table in use, for paravirtualized HPT partition.)

Programming Note –

The POWER9 processor operates as though LPCR_{UPRT}=0 for partitions that use HPT translation, requiring operating systems to fully manage the SLB in software. Nonetheless, operating systems may need to maintain segment tables for use by accelerators.

42 Enhanced Virtualization (EVIRT)

Controls whether Enhanced Virtualization is enabled, as specified below.

- 0 Enhanced Virtualization is disabled: attempts to execute hypervisor-privileged instructions or access hypervisor resources, or PTCR, DAWRN, DAWRXN, or CIABR when they are ultravisor resources, in privileged non-hypervisor state cause a Privileged Instruction type Program interrupt; attempts to access undefined SPR numbers (using mtspr or mfspr) other than 0, 4, 5, and 6 in privileged state are treated as no-ops.
- 1 Enhanced Virtualization is enabled: attempts to execute hypervisor-privileged instructions or access hypervisor resources, or PTCR, DAWRN, DAWRXN, or CIABR when they are ultravisor resources, in privileged non-hypervisor state cause a Hypervisor Emulation Assistance interrupt; attempts to access undefined SPR numbers (using mtspr or mfspr) other than 0, 4, 5, and 6 in privileged state cause a Hypervisor Emulation Assistance interrupt.

Programming Note

Running with LPCR_{EVIRT}=1 facilitates support of nested hypervisors (hypervisors that run with MSR_{HV PR}=0b00 and have their use of hypervisor resources virtualized by a higher level hypervisor); see the relevant Programming Note in Section 7.5.18, "Hypervisor Emulation Assistance Interrupt". It also permits emulation of new SPRs on designs that do not support them in hardware.

All accesses to the reserved noop SPRs (808-811) are always treated as noops, independent of the value of EVIRT.

43 Host Radix (HR)

Indicates whether the hypervisor uses Radix Tree translation for the partition, as specified below.

0 hypervisor uses HPT translation for this partition.

OpenPOWER Foundation 1133 Book III

 hypervisor uses Radix Tree translation for this partition.

The hypervisor must program HR to match the Host Radix bit in the Partition Table Entry for the partition indicated by LPIDR. If the values do not match and the thread is not in hypervisor real addressing mode or ultravisor real addressing mode, the results are undefined.

Programming Note -

HR is duplicated in the LPCR because there are times such as immediately after a partition swap when it is difficult for hardware to quickly access the PATE.

The translation mode for the hypervisor is the same as the translation mode of the partition the hypervisor is serving. This is necessary for consistent, well-defined behavior when a hypervisor concurrently serves partitions using both translation modes, and it creates a requirement that HR=1 in the PATE for LPID=0 when Radix Tree Translation partitions exist in the system, because of the effLPID construct. The architecture may refer to the translation mode of the hypervisor rather than the HR value for the partition when the relationship to the hypervisor matters.

44 Reserved

45 **Online** (ONL)

- 0 The PURR and SPURR do not increment.
- 1 The PURR and SPURR increment.

Programming Note —

Typically, the hypervisor sets the ONL bit to 0 when the thread is not in a power saving mode, is not performing useful work, and is available for use. The hypervisor may take the state of the ONL bit into account when making course-grain load balancing and power management decisions.

46 Large Decrementer (LD)

- **0** Large Decrementer mode is not enabled.
- 1 Large Decrementer mode is enabled.

See Section 8.4 for additional information.

47:51 Power-saving mode Exit Cause Enable (Lower Section) (PECE₁)

47 Privileged Doorbell Exit Enable

When the stop instruction is executed with PSSCR_{EC}=1, Directed Privileged Doorbell exceptions are not enabled to cause exit from power-saving mode 1 When the **stop** instruction is executed with PSSCR_{EC}=1, Directed Privileged Doorbell exceptions are enabled to cause exit from power-saving mode.

48 Hypervisor Doorbell Exit Enable

- When the stop instruction is executed with PSSCR_{EC}=1, Directed Hypervisor Doorbell exceptions are not enabled to cause exit from power-saving mode
- When the stop instruction is executed with PSSCR_{EC}=1, Directed Hypervisor Doorbell exceptions are enabled to cause exit from power-saving mode.

49 External Exit Enable

- When the **stop** instruction is executed with PSSCR_{EC}=1, External exceptions are not enabled to cause exit from power-saving mode.
- When the **stop** instruction is executed with PSSCR_{EC}=1, External exceptions are enabled to cause exit from power-saving mode.

50 Decrementer Exit Enable

- When the **stop** instruction is executed with PSSCR_{EC}=1, Decrementer exceptions are not enabled to cause exit from power-saving mode.
- When the stop instruction is executed with PSSCR_{EC}=1, Decrementer exceptions are enabled to cause exit from power-saving mode. (Decrementer exceptions do not occur if the state of the Decrementer is not maintained and updated as if the thread was not in power-saving mode.)

51 Other Exit Enable

- When the stop instruction is executed with PSSCR_{EC}=1, Machine Check, Hypervisor Maintenance, and certain implementation-specific exceptions are not enabled to cause exit from power-saving mode.
- When the stop instruction is executed with PSSCR_{EC}=1, Machine Check, Hypervisor Maintenance, and certain implementation-specific exceptions are enabled to cause exit from power-saving mode.

If the state of the PECE field is lost during power-saving mode, implementations must provide the means to exit power-saving mode upon the occurrence of a System Reset exception and any of the exceptions that were enabled by the PECE field when the **stop** instruction was executed. In addition, they may also exit power-saving mode on exceptions that were disabled by the PECE field as well. See Section 7.5.1 and Section 7.5.2 for additional information about exit from power-saving mode.

52 **Mediated External Exception Request** (MER)

- A Mediated External exception is not requested.
- A Mediated External exception is requested.

The exception effects of this bit are said to be consistent with the contents of this bit if one of the following statements is true.

- LPCR_{MER} = 1 and a Mediated External exception exists.
- LPCR_{MER} = 0 and a Mediated External exception does not exist.

A context synchronizing instruction or event that is executed or occurs when LPCR $_{\rm MER}=0$ ensures that the exception effects of LPCR $_{\rm MER}$ are consistent with the contents of LPCR $_{\rm MER}$. Otherwise, when an instruction changes the contents of LPCR $_{\rm MER}$, the exception effects of LPCR $_{\rm MER}$ become consistent with the new contents of LPCR $_{\rm MER}$ reasonably soon after the change.

Programming Note -

LPCR_{MER} provides a means for the hypervisor to direct an external exception to a partition independent of the partition's MSR_{EE} setting. (When MSR_{EE}=0, it is inappropriate for the hypervisor to deliver the exception.) Using LPCR_{MER}, the partition can be interrupted upon enabling external interrupts. Without using LPCR_{MER}, the hypervisor must check the state of MSR_{EE} whenever it gets control, which will result in less timely delivery of the exception to the partition.

53 Guest Translation Shootdown Enable (GTSE)

Controls whether the operating system is permitted to use *tlbie*, *slbieg*, and *slbiag* directly, or must issue a system call to the hypervisor.

- 0 Guest is not permitted to use tlbie, slbieg, slbiag, tlbsync, and slbsync.
- 1 Guest is permitted to use *tlbie*, *slbieg*, *slbiag*, *tlbsync*, and *slbsync*.

Programming Note -

An operating system that uses HPT translation must know whether VPM is active in order to invalidate the translation for a specific page using *tlbie[J]*. See the related Programming Notes in the descriptions of *tlbie* and *tlbiel*.

54 Translation Control (TC)

- The secondary Page Table search is enabled.
- The secondary Page Table search is disabled.

55:58 Reserved

59 Hypervisor External Interrupt Control (HEIC)

- O Direct External interrupts can occur in hypervisor state.
- Direct External interrupts cannot occur in hypervisor state.

Programming Note –

By setting HEIC=1, the Hypervisor Interrupt Virtualization handler can prevent External interrupts from occurring during the Hypervisor Virtualization interrupt handler. See Section 7.5.7.1.

60 Logical Partitioning Environment Selector (LPES)

- 0 External interrupts set the HSRRs, set MSR_{HV} to 1, and leave MSR_{RI} unchanged.
- External interrupts set the SRRs, set MSR_{RI} to 0, and leave MSR_{HV} unchanged.

- Programming Note

LPES = 1 should be used by operating systems not running under a hypervisor, so that external interrupts are directed to the SRRs rather than to the HSRRs.

Programming Note -

In versions of the architecture that precede Version 2.07, LPES was a two-bit field, in which the second bit controlled significant aspects of storage accessing and interrupt handling.

- 61 Reserved
- 62 Hypervisor Virtualization Interrupt Conditionally Enable (HVICE)

- Hypervisor Virtualization interrupts are disabled.
- Hypervisor Virtualization interrupts are enabled if permitted by MSR_{EE}, MSR_{HV}, and MSR_{PR}; see Section 7.5.21.


63 Hypervisor Decrementer Interrupt Conditionally Enable (HDICE)

- Hypervisor Decrementer interrupts are disabled.
- 1 Hypervisor Decrementer interrupts are enabled if permitted by MSR_{EE}, MSR_{HV}, and MSR_{PR}; see Section 7.5.12 on page 1290.

See Section 7.5 on page 1274 for a description of how the setting of LPES affects the processing of interrupts.

2.3 Hypervisor Real Mode Offset Register (HRMOR)

The layout of the Hypervisor Real Mode Offset Register (HRMOR) is shown in Figure 1 below.



Bits Name Description4:63 HRMO Real Mode Offset

Figure 1. Hypervisor Real Mode Offset Register


All other fields are reserved.

The supported HRMO values are the non-negative multiples of 2^r , where r is an implementation-dependent value and $12 \le r \le 26$.

The contents of the HRMOR affect how some storage accesses are performed as described in Section 6.7.3 on page 1192 and Section 6.7.5 on page 1196.

2.4 Logical Partition Identification Register (LPIDR)

The layout of the Logical Partition Identification Register (LPIDR) is shown in Figure 2 below.



Bits Name Description32:63 LPID Logical Partition Identifier

Figure 2. Logical Partition Identification Register

The contents of the LPIDR identify the partition to which the thread is assigned, affecting some aspects of translation. The number of LPIDR bits supported is implementation-dependent.

- Programming Note -

Radix tree translation assigns special meaning to LPID=0, specifically indicating the hypervisor's own partition. When HR=1, LPIDR should not be set to zero except when $MSR_{HV}=1$.

HPT translation provides special functionality for LPID=0 when HV=1, as described in Section 6.9.3. A partition that uses HPT translation and requires the services of an adjunct should not be assigned LPID=0.

2.5 Processor Compatibility Register (PCR)

The layout of the Processor Compatibility Register (PCR) is shown in Figure 3 below.



Figure 3. Processor Compatibility Register

High-order PCR bits are assigned to control the availability of facilities. Low-order PCR bits are assigned to control the availability of resources that are new in a specified version of the Architecture. The two types of bits can interact. For example, if a facility is created in one version and extended in the next, the high-order bit enables the portion of the facility that was defined in the version of the architecture enabled in the low-order bits.

Each defined bit in the PCR controls whether certain instructions, SPRs, and other related facilities are available in problem state. Except as specified elsewhere in this section, the PCR has no effect on facilities when the thread is not in problem state, or on privileged facilities when the thread is in problem state. Facilities that are made unavailable by the PCR are treated as follows when the thread is in problem state.

- Except for hashchk, hashst, mffsl, mffsce, mffsdrn, mffsdrni, mffsrn, and mffsrni, non-privileged instructions are treated as illegal instructions.
- mffsl, mffsce, mffsdrn, mffsdrni, mffsrn, and mffsrni perform as if they are an mffs instruction.
- hashchk, hashchkp, hashst, and hashstp perform as if they are a no-op instruction.
- SPRs are treated as if they were not defined for the implementation.
- The "reserved SPRs" (see Section 1.3.3 of Book I) are treated as not defined for the implementation.

- Fields in instructions are treated as if they were 0s except for the L field in paste.
- Values of fields in instructions cause the instruction to be treated as an invalid form of the instruction.
- Unless the third item of this list applies, bits in system registers read back 0s for *mfspr* and *mtspr* operations have no effect on their values, except as described immediately below for bits 44:45 of the XER.

For bits 44:45 of the XER, two pairs of bits are provided, an "OV32-CA32" bit pair for XER_{OV32} and XER_{CA32} and a "reserved" bit pair for legacy XER bits 44:45 behavior.

Which bit pair is read by **mfxer** is controlled by the PCR. **mtxer** writes to both bit pairs, independent of the PCR. **mcrxr** reads the "OV32-CA32" bit pair.

Each bit in the "OV32-CA32" bit pair is implicitly set by instructions that implicitly set their respective XER_{OV} or XER_{CA}, independent of the PCR. The "reserved" bit pair for bits 44:45 of the XER are not altered by these instructions, independent of the PCR.

Programming Note

The "reserved" bit pair does not conform to the usual rules for reading (*mfspr*) reserved bits in registers (see Section 1.3.3 of Book I) because some early implementations used bits 44:45 of the XER for implementation-specific purposes. On these implementations, and on subsequent implementations that implemented versions of the architecture that precede V. 3.0, *mfxer* returned the contents of the bits, despite that the bits were defined as reserved.

A defined bit in the PCR may also control whether certain instructions, SPRs, and other related facilities are available in a privileged state (MSR_{PR}=0). Affected facilities will be specifically annotated.

Programming Note

When a bit in a system register is made unavailable by the PCR, *mtspr* operations performed on the register in problem state have no effect on the value of the bit regardless of the privilege state in which the register may subsequently be read.

A PCR bit may also determine how an instruction field value is interpreted or may define other behavior as specified in the bit definitions below.

As described in more detail below, the value 1 in a defined bit in the PCR makes the affected resources unavailable and the value 0 makes them available.

The initial state of the PCR is all 0s. In this state, all instructions and facilities supported by the processor are available in all privilege states.

Programming Note

Hypervisors written for a given version of the architecture generally cannot support facilities that are defined in a subsequent version of the architecture if those facilities have new state that would need to be preserved across context switches. (In the absence of such state, support may or may not be possible.) Therefore, hypervisors will set to 1 all PCR bits that are reserved in the given version of the architecture.

The PCR has no effect on the setting of the MSR and [H]SRR1 by interrupts (and of the Count Register by the System Call Vectored interrupt), and by the *rfscv*, *[h]rfid* and *mtmsr[d]* instructions, except as specified elsewhere in this section.

When facilities that have enable bits in the MSR, FSCR, HFSCR, or MMCR0 are made unavailable by the value in the PCR, they become unavailable in problem state as specified above regardless of whether they are enabled by the corresponding MSR, FSCR, HFSCR, or MMCR0 bit; facility availability interrupts (e.g. [Hypervisor] Facility Available, Vector Unavailable, etc.) do not occur as a result of problem state accesses even if the corresponding field in the MSR, [H]FSCR, or MMCR0 makes them unavailable in problem state.

Programming Note -

Facilities that can be disabled in problem state by the PCR that also have enable bits in either the MSR or [H]FSCR include the BHRB instructions, event-based branch instructions, TAR, DSCR at SPR 3, SIER, MMCR2, the event-based branch instructions, and certain Floating-Point, Vector, and VSX instructions. When any of these facilities are made unavailable in problem state by the PCR, the corresponding [Hypervisor] Facility Unavailable, Floating-Point Unavailable, Vector, or VSX unavailable interrupts do not occur when the facility is accessed in problem state. Note, however, that the PCR does not affect privileged accesses, and thus any Hypervisor Facility Unavailable, Floating-Point Unavailable, Vector unavailable, or VSX unavailable interrupts that are specified to occur as a result of privileged accesses occur regardless of the PCR value.

Programming Note -

Because the PCR has no effect on privileged instructions except as specified above, privileged instructions that are available on newer implementations but not available on older implementations will behave differently when the thread is in problem state. On older implementations, a Hypervisor Emulation Assistance interrupt will occur because the instruction is undefined; on newer implementations, a Privileged Instruction type Program interrupt will occur because the instruction is implemented.

In future versions of the architecture, in general the lowest-order reserved bit of the PCR will be used to control the availability of the instructions and related resources that are new in that version of the architecture; the name of the bit will correspond to the previous version of the architecture (i.e., the newest version in which the instructions and related resources were not available).

In these future versions of the architecture, there will be a requirement that if any bit of the low-order defined bits is set to 1 then all higher-order bits of the defined low-order bits must also be set to 1, and the architecture version with which the implementation appears to comply, in problem state, will be the version corresponding to the name of the lowest-order 1 bit in the set of defined low-order PCR bits, or the current architecture version if none of these bits are 1. Also, in general the highest-order reserved bits will be used to control the availability of sets of instructions and related resources having the requirement that their availability be independent of versions of the architecture.

The bit definitions for the PCR are shown below.

Bit Description

0:2 Reserved

3 Matrix-Multiply Assist (MMA)

This bit controls the availability of the instructions listed in Table 1 on page 1140 for all privilege states.

- 0 The instructions listed in Table 1 are available if the v3.0 bit is also set to 0.
- 1 The instructions listed in Table 1 are not available.

4:58 Reserved

59 **Version 3.0** (v3.0)

When MSR_{PR}=1 (i.e., problem state), this bit controls the availability of the following instructions, facilities, and behaviors that were newly available in problem state in the version of the architecture subsequent to Version 3.0.

- The instructions listed in Table 2 on page 1141
- The value 0 in bit 10 of the *paste*. instruction. When this value is unavailable, attempt to execute a *paste*. instruction with bit 10 set to 0 causes a Hypervisor Emulation Assistance interrupt in all privilege levels. (Although the L field is new, it has behavior more like a new value of a field because its pre-existing value was 1 instead of 0, and there is a need to treat the new value as causing an illegal instruction behavior instead of being ignored.)
- The ability to perform a data transfer from one storage location to another or to another system. When this function is unavailable, attempting to use it in any privilege state causes a DSI or HDSI on the *paste*. instruction, setting [H]DSISR₆₀, as would occur under Version 3.0 of the architecture. See the latest revision of Version 3.0 of the architecture for details.
- SIER2, SIER3 and MMCR3
- DEXCR and HDEXCR
- The instructions, behaviors, and facilities listed above are available.

Any word in storage fetched as an instruction having a primary opcode of 0b000001 is treated as the prefix of a prefixed instruction and the next sequential word in storage is treated as the suffix of that prefixed instruction.

Instructions with primary opcode 31 and extended opcodes 658, 690, 722 and 754 are treated as *hashstp*, *hashchkp*, *hashst* and *hashchk* instructions respectively. (Attempt to execute either of the first two instructions causes a Privileged Instruction type Program interrupt.)

1 The instructions, behaviors, and facilities listed above are unavailable.

Any word in storage fetched as an instruction having a primary opcode of 0b000001 is treated as an illegal word instruction.

Instructions with primary opcode 31 and extended opcodes 658, 690, 722 and 754 are treated as no-op instructions.

Because this bit affects whether prefixed instructions are treated as illegal word instructions, it may affect how the Hypervisor Emulation Assist interrupt sets HSRR1₃₄ and HEIR.

If this bit is set to 1, then the MMA bit must also be set to 1.

When MSR_{PR}=1 and MMCR0_{PMCC}=0b00, this bit controls whether read permission on Group B Performance Monitor registers (i.e., SIER, SIAR, SDAR, and MMCR1 at SPR numbers 768, 780, 781 and 782, respectively) specified in Version 3.0 of the architecture is further conditional on MMCR0_{PMCCEXT} bit or not

- 0 mfspr availability on the mentioned registers is conditional on MMCR0_{PMCCEXT} bit.
- mfspr on the mentioned registers is available in problem state without further conditions.

When MSR_{PR}=0 (i.e., privileged state), this bit controls the behavior of instructions with primary opcode 31 and extended opcodes 658, 690, 722 and 754.

- 0 Instructions with primary opcode 31 and extended opcodes 658, 690, 722 and 754 are treated as *hashstp*, *hashchkp*, *hashst* and *hashchk* instructions respectively.
- 1 Instructions with primary opcode 31 and extended opcodes 658, 690, 722 and 754 are treated as no-op instructions.

60 Version 2.07 (v2.07)

When MSR_{PR}=1 (i.e., problem state), this bit controls the availability of the following instructions, facilities, and behaviors that were newly available in problem state in the version of the architecture subsequent to Version 2.07.

	pa	he instructions listed in Table 3 on age 1144	pmxvf16ger2pp	Prefixed Masked VSX Vector Half-Precision GER (Rank-2 Update) (Positive Multiply, Positive Accumulate)
		ne instructions, behaviors, and facilities ted above are available.	pmxvf32ger	Prefixed Masked VSX Vector Single-Precision GER (Rank-1 Update)
		fxer reads the contents of the DV32-CA32" bit pair for XER bits 44:45.	pmxvf32gernn	Prefixed Masked VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Negative Accumulate)
	lis	ne instructions, behaviors, and facilities ted above are unavailable.	pmxvf32gernp	Prefixed Masked VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate)
	"re	fxer reads the contents of the eserved" bit pair for XER bits 44:45.	pmxvf32gerpn	Prefixed Masked VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate)
	sor-pri ability	MSR _{PR} =0 (i.e., privileged or hypervivileged state), this bit controls the avail- of the <i>mcrxrx</i> instruction and which bit read by <i>mfxer</i> for XER bits 44:45.	pmxvf32gerpp	Prefixed Masked VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate)
	0 m	crxrx is available.	pmxvf64ger	Prefixed Masked VSX Vector Double-Precision GER (Rank-1 Update)
	"C	fxer reads the contents of the DV32-CA32" bit pair for XER bits 44:45.	pmxvf64gernn	Prefixed Masked VSX Vector Double-Precision GER (Rank-1 Update) (Negative Multiply, Negative Accumulate)
	т	fxer reads the contents of the eserved" bit pair for XER bits 44:45.	pmxvf64gernp	Prefixed Masked VSX Vector Double-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate)
I	be set		pmxvf64gerpn	Prefixed Masked VSX Vector Double-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate)
	61:63 Reser	ved Prefixed Masked VSX Vector bfloat16	pmxvf64gerpp	Prefixed Masked VSX Vector Double-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate)
ļ	pmxvbf16ger2nn	GER (Rank-2 Update)	pmxvi16ger2	Prefixed Masked VSX Vector Signed Halfword GER (Rank-2 Update)
		GER (Rank-2 Update) (Negative Multiply, Negative Accumulate) Prefixed Masked VSX Vector bfloat16	pmxvi16ger2pp	Prefixed Masked VSX Vector Signed Halfword GER (Rank-2 Update) (Positive Multiply, Positive Accumulate)
	pmxvbf16ger2np	GER (Rank-2 Update) (Negative Multiply, Positive Accumulate)	pmxvi16ger2s	Prefixed Masked VSX Vector Signed Halfword GER (Rank-2 Update) with Saturate
	pmxvbf16ger2pn	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) (Positive Multiply, Negative Accumulate)	pmxvi16ger2spp	Prefixed Masked VSX Vector Signed Halfword GER (Rank-2 Update) with
	pmxvbf16ger2pp	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) (Positive Multiply,	n mari da a ve	Saturate (Positive Multiply, Positive Accumulate)
I	pmxvf16ger2	Positive Accumulate) Prefixed Masked VSX Vector	pmxvi4ger8	Prefixed Masked VSX Vector Signed Nibble GER (Rank-8 Update)
	pmxvf16ger2nn	Half-Precision GER (Rank-2 Update) Prefixed Masked VSX Vector Half-Precision GER (Rank-2 Update)	pmxvi4ger8pp	Prefixed Masked VSX Vector Signed Nibble GER (Rank-8 Update) (Positive Multiply, Positive Accumulate)
	pmxvf16ger2np	(Negative Multiply, Negative Accumulate) Prefixed Masked VSX Vector	pmxvi8ger4	Prefixed Masked VSX Vector Signed/ Unsigned Byte GER (Rank-4 Update)
	, 25	Half-Precision GER (Rank-2 Update) (Negative Multiply, Positive Accumulate)	pmxvi8ger4pp	Prefixed Masked VSX Vector Signed/ Unsigned Byte GER (Rank-4 Update)
	pmxvf16ger2pn	Prefixed Masked VSX Vector Half-Precision GER (Rank-2 Update) (Positive Multiply, Negative Accumulate)	Table 1: v3 1 in	(Positive Multiply, Positive Accumulate)

Table 1: v3.1 instructions controlled by the MMA bit (Sheet 1 of 4)

Table 1: v3.1 instructions controlled by the MMA bit (Sheet 2 of 4)

pmxvi8ger4spp	Prefixed Masked VSX Vector Signed/ Unsigned Byte GER (Rank-4 Update) with Saturate (Positive Multiply, Positive	xvf64gerpn	VSX Vector Double-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate)
xvbf16ger2	Accumulate) VSX Vector bfloat16 GER (Rank-2 Update)	xvf64gerpp	VSX Vector Double-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate)
xvbf16ger2nn	VSX Vector bfloat16 GER (Rank-2 Update) (Negative Multiply, Negative	xvi16ger2	VSX Vector Signed Halfword GER (Rank-2 Update)
xvbf16ger2np	Accumulate) VSX Vector bfloat16 GER (Rank-2 Update) (Negative Multiply, Positive	xvi16ger2pp	VSX Vector Signed Halfword GER (Rank-2 Update) (Positive Multiply, Positive Accumulate)
xvbf16ger2pn	Accumulate) VSX Vector bfloat16 GER (Rank-2	xvi16ger2s	VSX Vector Signed Halfword GER (Rank-2 Update) with Saturate
	Update) (Positive Multiply, Negative Accumulate)	xvi16ger2spp	VSX Vector Signed Halfword GER (Rank-2 Update) with Saturate (Positive
xvbf16ger2pp	VSX Vector bfloat16 GER (Rank-2 Update) (Positive Multiply, Positive Accumulate)	xvi4ger8	Multiply, Positive Accumulate) VSX Vector Signed Nibble GER (Rank-8 Update)
xvf16ger2 xvf16ger2nn	VSX Vector Half-Precision GER (Rank-2 Update) VSX Vector Half-Precision GER (Rank-2	xvi4ger8pp	VSX Vector Signed Nibble GER (Rank-8 Update) (Positive Multiply, Positive Accumulate)
XVITOGGIZIIII	Update) (Negative Multiply, Negative Accumulate)	xvi8ger4	VSX Vector Signed/Unsigned Byte GER (Rank-4 Update)
xvf16ger2np	VSX Vector Half-Precision GER (Rank-2 Update) (Negative Multiply, Positive Accumulate)	xvi8ger4pp	VSX Vector Signed/Unsigned Byte GER (Rank-4 Update) (Positive Multiply, Positive Accumulate)
xvf16ger2pn	VSX Vector Half-Precision GER (Rank-2 Update) (Positive Multiply, Negative Accumulate)	xvi8ger4spp	VSX Vector Signed/Unsigned Byte GER (Rank-4 Update) with Saturate (Positive Multiply, Positive Accumulate)
xvf16ger2pp	VSX Vector Half-Precision GER (Rank-2	xxmfacc	VSX Move From ACC
	Update) (Positive Multiply, Positive Accumulate)	xxmtacc	VSX Move To ACC
xvf32ger	VSX Vector Single-Precision GER (Rank-1 Update)	xxsetaccz	VSX Set ACC to Zero
xvf32gernn	VSX Vector Single-Precision GER	Table 1: v3.1 i	maturations controlled by the NANA hi
	(Rank-1 Update) (Negative Multiply, Negative Accumulate)		nstructions controlled by the MMA bi et 4 of 4)
xvf32gernp	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER	(Shee	et 4 of 4)
xvf32gernp	(Rank-1 Update) (Negative Multiply, Negative Accumulate)	(Shee	Byte-Reverse Doubleword
	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply,	(Shee	et 4 of 4)
xvf32gernp xvf32gerpn	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply,	(Shee	Byte-Reverse Doubleword Byte-Reverse Halfword
	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate) VSX Vector Single-Precision GER	(Shee	Byte-Reverse Doubleword Byte-Reverse Halfword Byte-Reverse Word Centrifuge Doubleword
xvf32gerpn	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate)	(Shee	Byte-Reverse Doubleword Byte-Reverse Halfword Byte-Reverse Word Centrifuge Doubleword Count Leading Zeros Doubleword under bit Mask Count Trailing Zeros Doubleword under
xvf32gerpn	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply,	brd brh brw cfuged cntlzdm	Byte-Reverse Doubleword Byte-Reverse Halfword Byte-Reverse Word Centrifuge Doubleword Count Leading Zeros Doubleword under bit Mask Count Trailing Zeros Doubleword under bit Mask DFP Convert From Fixed Quadword
xvf32gerpn xvf32gerpp	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate) VSX Vector Double-Precision GER (Rank-1 Update) VSX Vector Double-Precision GER (Rank-1 Update)	brd brh brw cfuged cntlzdm	Byte-Reverse Doubleword Byte-Reverse Halfword Byte-Reverse Word Centrifuge Doubleword Count Leading Zeros Doubleword unde bit Mask Count Trailing Zeros Doubleword under bit Mask DFP Convert From Fixed Quadword Quad
xvf32gerpn xvf32gerpp xvf64ger xvf64gernn	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate) VSX Vector Double-Precision GER (Rank-1 Update) VSX Vector Double-Precision GER (Rank-1 Update) VSX Vector Double-Precision GER (Rank-1 Update) (Negative Multiply, Negative Accumulate)	brd brh brw cfuged cntlzdm dcffixqq	Byte-Reverse Doubleword Byte-Reverse Halfword Byte-Reverse Word Centrifuge Doubleword Count Leading Zeros Doubleword unde bit Mask Count Trailing Zeros Doubleword under bit Mask DFP Convert From Fixed Quadword Quad
xvf32gerpn xvf32gerpp xvf64ger	(Rank-1 Update) (Negative Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Negative Multiply, Positive Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Negative Accumulate) VSX Vector Single-Precision GER (Rank-1 Update) (Positive Multiply, Positive Accumulate) VSX Vector Double-Precision GER (Rank-1 Update) VSX Vector Double-Precision GER (Rank-1 Update) VSX Vector Double-Precision GER (Rank-1 Update) (Negative Multiply,	brd brh brw cfuged cntlzdm cnttzdm dcffixqq dctfixqq	Byte-Reverse Doubleword Byte-Reverse Halfword Byte-Reverse Word Centrifuge Doubleword Count Leading Zeros Doubleword unde bit Mask Count Trailing Zeros Doubleword under bit Mask DFP Convert From Fixed Quadword Quad DFP Convert To Fixed Quadword Quad Load VSX Vector Special Value

Table 1: v3.1 instructions controlled by the MMA bit (Sheet 3 of 4)

Table 2: Instructions controlled by the v3.0 bit (Sheet 1 of 6)

xvrbx	Load VSX Vector Rightmost Byte Indexed	stxvpx	Store VSX Vector Paired Indexed
kvrdx	Load VSX Vector Rightmost Doubleword	stxvrbx	Store VSX Vector Rightmost Byte Indexed
rhx	Indexed Load VSX Vector Rightmost Halfword	stxvrdx	Store VSX Vector Rightmost Doublewor Indexed
wx	Indexed Load VSX Vector Rightmost Word	stxvrhx	Store VSX Vector Rightmost Halfword Indexed
srbm	Indexed Move to VSR Byte Mask	stxvrwx	Store VSX Vector Rightmost Word Indexed
rbmi	Move To VSR Byte Mask Immediate	vcfuged	Vector Centrifuge Doubleword
srdm	Move to VSR Doubleword Mask	vclrlb	Vector Clear Leftmost Bytes
rhm	Move to VSR Halfword Mask	vclrrb	Vector Clear Rightmost Bytes
srqm	Move to VSR Quadword Mask	vclzdm	Vector Count Leading Zeros Doublewor
/srwm	Move to VSR Word Mask		under bit Mask
ddi	Prefixed Add Immediate	vcmpequq[.]	Vector Compare Equal Quadword
epd	Parallel Bits Deposit Doubleword	vcmpgtsq[.]	Vector Compare Greater Than Signed Quadword
xtd z	Parallel Bits Extract Doubleword Prefixed Load Byte & Zero	vcmpgtuq[.]	Vector Compare Greater Than Unsigned Quadword
d	Prefixed Load Doubleword	vcmpsq	Vector Compare Signed Quadword
fd	Prefixed Load Floating Double	vcmpuq	Vector Compare Unsigned Quadword
fs	Prefixed Load Floating Single	vcntmbb	Vector Count Mask Bits Byte
lha	Prefixed Load Halfword Algebraic	vcntmbd	Vector Count Mask Bits Doubleword
lhz	Prefixed Load Halfword & Zero	vcntmbh	Vector Count Mask Bits Halfword
lq	Prefixed Load Quadword	vcntmbw	Vector Count Mask Bits Word
wa wz	Prefixed Load Word Algebraic Prefixed Load Word & Zero	vctzdm	Vector Count Trailing Zeros Doubleword under bit Mask
ksd	Prefixed Load VSX Scalar Doubleword	vdivesd	Vector Divide Extended Signed
kssp	Prefixed Load VSX Scalar Single	I	Doubleword
XV	Prefixed Load VSX Vector	vdivesq	Vector Divide Extended Signed Quadword
xvp	Prefixed Load VSX Vector Paired	vdivesw	Vector Divide Extended Signed Word
пор	Prefixed No-Operation	vdiveud	Vector Divide Extended Unsigned
stb	Prefixed Store Byte	vaiveda	Doubleword
std	Prefixed Store Doubleword	vdiveuq	Vector Divide Extended Unsigned
stfd	Prefixed Store Floating Double		Quadword
stfs	Prefixed Store Floating Single	vdiveuw	Vector Divide Extended Unsigned Word
sth	Prefixed Store Halfword	vdivsd	Vector Divide Signed Doubleword
stq	Prefixed Store Quadword	vdivsq	Vector Divide Signed Quadword
stw	Prefixed Store Word	vdivsw	Vector Divide Signed Word
stxsd	Prefixed Store VSX Scalar Doubleword	vdivud	Vector Divide Unsigned Doubleword
stxssp	Prefixed Store VSX Scalar Single-Precision	vdivuq vdivuw	Vector Divide Unsigned Quadword Vector Divide Unsigned Word
stxv	Prefixed Store VSX Vector	vexpandbm	Vector Expand Byte Mask
stxvp	Prefixed Store VSX Vector Paired	vexpanddm	Vector Expand Doubleword Mask
etbc	Set Boolean Condition	vexpandhm	Vector Expand Halfword Mask
etbcr	Set Boolean Condition Reverse	vexpandqm	Vector Expand Planword Mask
etnbc	Set Negative Boolean Condition	vexpandym	Vector Expand Word Mask
etnbcr	Set Negative Boolean Condition Reverse	vextddvlx	Vector Extract Double Doubleword to
stxvp	Store VSX Vector Paired	VOALGUVIA	VSR Left-Indexed

Table 2: Instructions controlled by the v3.0 bit (Sheet 2 of 6)

Table 2: Instructions controlled by the v3.0 bit (Sheet 3 of 6)

vextddvrx	Vector Extract Double Doubleword to VSR Right-Indexed	vmodsq vmodsw	Vector Modulo Signed Quadword Vector Modulo Signed Word
vextdubvlx	Vector Extract Double Unsigned Byte to	vmodsw vmodud	ŭ
	Vector Register Left-Indexed	vmodug	Vector Modulo Unsigned Doubleword Vector Modulo Unsigned Quadword
vextdubvrx	Vector Extract Double Unsigned Byte to	vmoduw	Vector Modulo Unsigned Word
	Vector Register Right-Indexed	vmsumcud	Vector Multiply-Sum & write Carry-out
vextduhvlx	Vector Extract Double Unsigned Halfword to Vector Register Left-Indexed		Unsigned Doubleword
vextduhvrx	Vector Extract Double Unsigned Halfword	vmulesd	Vector Multiply Even Signed Doubleword
vextduwvlx	to Vector Register Right-Indexed Vector Extract Double Unsigned Word to	vmuleud	Vector Multiply Even Unsigned Doubleword
	Vector Register Left-Indexed	vmulhsd	Vector Multiply High Signed Doubleword
vextduwvrx	Vector Extract Double Unsigned Word to	vmulhsw	Vector Multiply High Signed Word
	Vector Register Right-Indexed	vmulhud	Vector Multiply High Unsigned
vextractbm	Vector Extract Byte Mask		Doubleword
vextractdm	Vector Extract Doubleword Mask	vmulhuw	Vector Multiply High Unsigned Word
vextracthm	Vector Extract Halfword Mask	vmulld	Vector Multiply Low Doubleword
vextractqm	Vector Extract Quadword Mask	vmulosd	Vector Multiply Odd Signed Doubleword
vextractwm vextsd2q	Vector Extract Word Mask Vector Extend Sign Doubleword to	vmuloud	Vector Multiply Odd Unsigned Doubleword
·	Quadword	vpdepd	Vector Parallel Bits Deposit Doubleword
vgnb	Vector Gather every Nth Bit	vpextd	Vector Parallel Bits Extract Doubleword
vinsblx	Vector Insert Byte from GPR Left-Indexed	vrlq	Vector Rotate Left Quadword
vinsbrx	Vector Insert Byte from GPR Right-Indexed	vrlqmi	Vector Rotate Left Quadword then Mask Insert
vinsbylx	Vector Insert Byte from VSR Left-Indexed	vrlqnm	Vector Rotate Left Quadword then AND with Mask
vinsbvrx	Vector Insert Byte from VSR Right-Indexed	vsldbi	Vector Shift Left Double by Bit Immediate
vinsd	Vector Insert Doubleword from GPR	vslq	Vector Shift Left Quadword
vinsdlx	Vector Insert Doubleword from GPR	vsraq	Vector Shift Right Algebraic Quadword
vinsdrx	Left-Indexed Vector Insert Doubleword from GPR	vsrdbi	Vector Shift Right Double by Bit Immediate
VIIIOGIX	Right-Indexed	vsrq	Vector Shift Right Quadword
vinshlx	Vector Insert Halfword from GPR	vstribl[.]	Vector String Isolate Byte Left-justified
	Left-Indexed	vstribr[.]	Vector String Isolate Byte Right-justified
vinshrx	Vector Insert Halfword from GPR Right-Indexed	vstrihl[.]	Vector String Isolate Halfword Left-justified
vinshvlx	Vector Insert Halfword from VSR Left-Indexed	vstrihr[.]	Vector String Isolate Halfword Right-justified
vinshvrx	Vector Insert Halfword from VSR Right-Indexed	xscmpeqqp	VSX Scalar Compare Equal Quad-Precision
vinsw	Vector Insert Word from GPR	vecmpgogn	
vinswlx	Vector Insert Word from GPR Left-Indexed	xscmpgeqp	VSX Scalar Compare Greater Than or Equal Quad-Precision
vinswrx	Vector Insert Word from GPR Right-Indexed	xscmpgtqp	VSX Scalar Compare Greater Than Quad-Precision
vinswvlx	Vector Insert Word from VSR	xscvqpsqz	VSX Vector Convert Quad-Precision to Signed Quadword
vinswvrx	Left-Indexed Vector Insert Word from VSR	xscvqpuqz	VSX Vector Convert Quad-Precision to Unsigned Quadword
vmodsd	Right-Indexed Vector Modulo Signed Doubleword	xscvsqqp	VSX Vector Convert Signed Quadword to Quad-Precision

Table 2: Instructions controlled by the v3.0 bit (Sheet 4 of 6)

Table 2: Instructions controlled by the v3.0 bit (Sheet 5 of 6)

xscvuqqp	VSX Vector Convert Unsigned Quadword	cmpeqb	Compare Equal Byte
	to Quad-Precision	cmprb	Compare Ranged Byte
xsmaxcqp	VSX Scalar Maximum Type-C Quad-Precision	cnttzd[.]	Count Trailing Zeros Doubleword
ksmincqp	VSX Scalar Minimum Type-C	cnttzw[.]	Count Trailing Zeros Word
кыштер	Quad-Precision	сору	Сору
xvcvbf16sp	VSX Vector Convert bfloat16 to	cpabort	Copy-Paste Abort
·	Single-Precision format	darn	Deliver a Random Number
xvcvspbf16	VSX Vector Convert with round	dtstsfi	DFP Test Significance Immediate
	Single-Precision to bfloat16 format	dtstsfiq	DFP Test Significance Immediate Quad
xvtlsbb	VSX Vector Test Least-Significant Bit by Byte Operation	extswsli[.]	Extend Sign Word and Shift Left Immediate
xxblendvb	VSX Vector Blend Variable Byte	ldat	Load Doubleword Atomic
xxblendvd	VSX Vector Blend Variable Doubleword	lwat	Load Word Atomic
xxblendvh	VSX Vector Blend Variable Halfword	lxsd	Load VSX Scalar Doubleword
xxblendvw	VSX Vector Blend Variable Word	lxsibzx	Load VSX Scalar as Integer Byte & Zero
xxeval	VSX Vector Evaluate		Indexed
xxgenpcvbm	VSX Vector Generate PCV from Byte Mask	lxsihzx	Load VSX Scalar as Integer Halfword & Zero Indexed
xxgenpcvdm	VSX Vector Generate PCV from	Ixssp	Load VSX Scalar Single
	Doubleword Mask	lxv	Load VSX Vector
xxgenpcvhm	VSX Vector Generate PCV from Halfword	lxvb16x	Load VSX Vector Byte*16 Indexed
	Mask	lxvh8x	Load VSX Vector Halfword*8 Indexed
xxgenpcvwm	VSX Vector Generate PCV from Word Mask	lxvl	Load VSX Vector with Length
xxpermx	VSX Vector Permute Extended	lxvII	Load VSX Vector Left-justified with Length
xxsplti32dx	VSX Vector Splat Immediate32 Doubleword Indexed	lxvwsx	Load VSX Vector Word & Splat Indexed
xxspltidp	VSX Vector Splat Immediate	lxvx	Load VSX Vector Indexed
моршар	Double-Precision	maddhd	Multiply-Add High Doubleword
xxspltiw	VSX Vector Splat Immediate Word	maddhdu	Multiply-Add High Doubleword Unsigned
	_	maddld	Multiply-Add Low Doubleword
		mcrxrx	Move XER to CR Extended

Table 2: Instructions controlled by the v3.0 bit (Sheet 6 of 6)

addpcis	Add PC Immediate Shifted Prefix
'	7.44.7. 6
bcdcfn.	Decimal Convert From National
bcdcfsq.	Decimal Convert From Signed Quadword
bcdcfz.	Decimal Convert From Zoned
bcdcpsgn.	Decimal CopySign
bcdctn.	Decimal Convert To National
bcdctsq.	Decimal Convert To Signed Quadword
bcdctz.	Decimal Convert To Zoned
bcds.	Decimal Shift
bcdsetsgn.	Decimal Set Sign
bcdsr.	Decimal Shift and Round
bcdtrunc.	Decimal Truncate
bcdus.	Decimal Unsigned Shift
bcdutrunc.	Decimal Unsigned Truncate

Table 3: Instructions controlled by the v2.07 bit (Sheet 1 of 6)

modsd Modulo Signed Doubleword modsw Modulo Signed Word modud Modulo Unsigned Doubleword moduw Modulo Unsigned Word mtvsrdd Move To VSR Double Doubleword mtvsrws Move To VSR Word & Splat Paste paste. setb Set Boolean

Immediate

Immediate

Move From FPSCR Control & set DRN

Move From FPSCR Control & set DRN

Move From FPSCR & Clear Enables

Move From FPSCR Control & set RN Move From FPSCR Control & set RN

Move From FPSCR Lightweight

Move From VSR Lower Doubleword

Table 3: Instructions controlled by the v2.07 bit (Sheet 2 of 6)

mffscdrn

mffscdrni

mffsce

mffscrn

mffscrni

mffsl

mfvsrld

	Otana Bankhamand At		Waster Fateral Had 15 15
stdat stwat	Store Doubleword Atomic Store Word Atomic	vextubrx	Vector Extract Unsigned Byte Right-Indexed
stxsd	Store VSX Scalar Doubleword	vextuhlx	Vector Extract Unsigned Halfword
stxsibx	Store VSX Scalar Boubleword Store VSX Scalar as Integer Byte		Left-Indexed
	Indexed	vextuhrx	Vector Extract Unsigned Halfword Right-Indexed
stxsihx	Store VSX Scalar as Integer Halfword Indexed	vextuwlx	Vector Extract Unsigned Word Left-Indexed
stxssp	Store VSX Scalar Single Store VSX Vector	vextuwrx	Vector Extract Unsigned Word
stxvb16x	Store VSX Vector Byte*16 Indexed	, de a a uth	Right-Indexed
stxvh8x	Store VSX Vector Halfword*8 Indexed	vinsertb	Vector Insert Byte
stxvl	Store VSX Vector with Length	vinsertd	Vector Insert Doubleword
stxvII	Store VSX Vector Left-justified with	vinserth	Vector Insert Halfword
out	Length	vinsertw	Vector Insert Word
stxvx	Store VSX Vector Indexed	vmul10cuq	Vector Multiply-by-10 & write Carry Unsigned Quadword
vabsdub	Vector Absolute Difference Unsigned Byte	vmul10ecuq	Vector Multiply-by-10 Extended & write Carry Unsigned Quadword
vabsduh	Vector Absolute Difference Unsigned Halfword	vmul10euq	Vector Multiply-by-10 Extended Unsigned Quadword
vabsduw	Vector Absolute Difference Unsigned Word	vmul10uq	Vector Multiply-by-10 Unsigned Quadword
vbpermd	Vector Bit Permute Doubleword	vnegd	Vector Negate Doubleword
vclzlsbb	Vector Count Leading Zero	vnegw	Vector Negate Word
	Least-Significant Bits Byte	vpermr	Vector Permute Right-indexed
vcmpneb[.]	Vector Compare Not Equal Byte	vprtybd	Vector Parity Byte Doubleword
vcmpneh[.]	Vector Compare Not Equal Halfword	vprtybq	Vector Parity Byte Quadword
vcmpnew[.]	Vector Compare Not Equal Word	vprtybw	Vector Parity Byte Word
vcmpnezb[.]	Vector Compare Not Equal or Zero Byte	vrldmi	Vector Rotate Left Doubleword then
vcmpnezh[.]	Vector Compare Not Equal or Zero Halfword		Mask Insert
vcmpnezw[.]	Vector Compare Not Equal or Zero Word	vrldnm	Vector Rotate Left Doubleword then AND with Mask
vctzb	Vector Count Trailing Zeros Byte	vrlwmi	Vector Rotate Left Word then Mask Insert
vctzd vctzh	Vector Count Trailing Zeros Doubleword Vector Count Trailing Zeros Halfword	vrlwnm	Vector Rotate Left Word then AND with Mask
vctzlsbb	Vector Count Trailing Zero	vslv	Vector Shift Left Variable
	Least-Significant Bits Byte	vsrv	Vector Shift Right Variable
vctzw	Vector Count Trailing Zeros Word	wait	Wait
vextractd	Vector Extract Doubleword	xsabsqp	VSX Scalar Quad-Precision Absolute
vextractub	Vector Extract Unsigned Byte	xsaddqp[o]	VSX Scalar Quad-Precision Add [& round
vextractuh	Vector Extract Unsigned Halfword		to Odd]
vextractuw	Vector Extract Unsigned Word	xscmpexpdp	VSX Scalar Double-Precision Compare
vextsb2d	Vector Extend Sign Byte To Doubleword		Exponents
vextsb2w	Vector Extend Sign Byte To Word	xscmpexpqp	VSX Scalar Quad-Precision Compare Exponents
vextsh2d	Vector Extend Sign Halfword To Doubleword	xscmpoqp	VSX Scalar Quad-Precision Compare Ordered
vextsh2w	Vector Extend Sign Halfword To Word	xscmpuqp	VSX Scalar Quad-Precision Compare
vextsw2d	Vector Extend Sign Word To Doubleword	λουπράφρ	Unordered
vextublx	Vector Extract Unsigned Byte Left-Indexed	xscpsgnqp	VSX Scalar Quad-Precision CopySign

Table 3: Instructions controlled by the v2.07 bit (Sheet 3 of 6)

Table 3: Instructions controlled by the v2.07 bit (Sheet 4 of 6)

xscvdpqp	VSX Scalar Quad-Precision Convert From Double-Precision	xststdcsp	VSX Scalar Single-Precision Test Data Class		
xscvqpdp[o]	VSX Scalar round & Convert Quad-Precision to Double-Precision	xsxexpdp	VSX Scalar Double-Precision Extract Exponent		
	[using round to Odd]	xsxexpqp	VSX Scalar Quad-Precision Extract		
xscvqpsdz	VSX Scalar truncate & Convert Quad-Precision to Signed Doubleword	xsxsigdp	Exponent VSX Scalar Double-Precision Extract		
xscvqpswz	VSX Scalar truncate & Convert	xsxsigup	Significand		
	Quad-Precision to Signed Word	xsxsigqp	VSX Scalar Quad-Precision Extract		
xscvqpudz	VSX Scalar truncate & Convert Quad-Precision to Unsigned Doubleword		Significand		
xscvqpuwz	VSX Scalar truncate & Convert	xvcvhpsp	VSX Vector Convert Half-Precision to Single-Precision		
	Quad-Precision to Unsigned Word	xvcvsphp	VSX Vector round & Convert		
xscvsdqp	VSX Scalar Convert Signed Doubleword format to Quad-Precision format		Single-Precision to Half-Precision		
xscvsphp	VSX Scalar round & Convert	xviexpdp	VSX Vector Double-Precision Insert Exponent		
жооторпр	Double-Precision to Half-Precision	xviexpsp	VSX Vector Single-Precision Insert		
xscvudqp	VSX Scalar Convert Unsigned		Exponent		
	Doubleword format to Quad-Precision format	xvtstdcdp	VSX Vector Double-Precision Test Data Class		
xsdivqp[o]	VSX Scalar Quad-Precision Divide [& round to Odd]	xvtstdcsp	VSX Vector Single-Precision Test Data Class		
xsiexpdp	VSX Scalar Double-Precision Insert Exponent	xvxexpdp	VSX Vector Double-Precision Extract Exponent		
xsiexpqp	VSX Scalar Quad-Precision Insert Exponent	xvxexpsp	VSX Vector Single-Precision Extract Exponent		
xsmaddqp[o]	VSX Scalar Quad-Precision Multiply-Add [& round to Odd]	xvxsigdp	VSX Vector Double-Precision Extract Significand		
xsmsubqp[o]	VSX Scalar Quad-Precision Multiply-Subtract [& round to Odd]	xvxsigsp	VSX Vector Single-Precision Extract Significand		
xsmulqp[o]	VSX Scalar Quad-Precision Multiply [&	xxbrd	VSX Vector Byte-Reverse Doubleword		
	round to Odd]	xxbrh	VSX Vector Byte-Reverse Halfword		
xsnabsqp	VSX Scalar Quad-Precision Negative Absolute	xxbrq	VSX Vector Byte-Reverse Quadword		
xsnegqp	VSX Scalar Quad-Precision Negate	xxbrw	VSX Vector Byte-Reverse Word		
xsnmaddqp[o]	VSX Scalar Quad-Precision Negative	xxextractuw	VSX Vector Extract Unsigned Word		
	Multiply-Add [& round to Odd]	xxinsertw	VSX Vector Insert Word		
xsnmsubqp[o]	VSX Scalar Quad-Precision Negative	xxperm	VSX Vector Permute		
vorani	Multiply-Subtract [& round to Odd]	xxpermr	VSX Vector Permute Right-indexed		
xsrqpi	VSX Scalar Round to Quad-Precision Integer	xxspltib	VSX Vector Splat Immediate Byte		
xsrqpix	VSX Scalar Round to Quad-Precision Integer with Inexact		uctions controlled by the v2.07 bit		
xsrqpxp	VSX Scalar Quad-Precision Round to	(She	eet 6 of 6)		

2.6 Other Hypervisor Resources

In addition to the resources described in the preceding sections, all hypervisor privileged instructions as well as the following resources are hypervisor resources, accessible to software only when the thread is in hypervisor state except as noted below.

 All implementation-specific resources except for privileged non-hypervisor implementation-specific SPRs. (See Section 5.4.4 for the list of the implementation-specific SPRs that are allowed to be

Table 3: Instructions controlled by the v2.07 bit (Sheet 5 of 6)

[& round to Odd]

round to Odd]

Class

Class

xssqrtqp[o]

xssubqp[o]

xststdcdp

xststdcqp

Double-Extended-Precision

VSX Scalar Quad-Precision Square Root

VSX Scalar Quad-Precision Subtract [&

VSX Scalar Double-Precision Test Data

VSX Scalar Quad-Precision Test Data

privileged non-hypervisor SPRs.) Implementation-specific registers include registers (e.g., "HID" registers) that control hardware functions or affect the results of instruction execution. Examples include resources that disable caches, disable hardware error detection, set breakpoints, control power management, or significantly affect performance.

- ME bit of the MSR
- SPRs defined as hypervisor-privileged in Section 5.4.4. (Note: Although the Time Base, the PURR, and the SPURR can be altered only by a hypervisor program, the Time Base can be read by all programs and the PURR and SPURR can be read when the thread is in privileged state.)

The contents of a hypervisor resource can be modified by the execution of an instruction (e.g., mtspr) only in hypervisor state (MSR_{HV PR} = 0b10). An attempt to modify the contents of a given hypervisor resource, other than MSR_{ME}, in privileged but non-hypervisor state (MSR_{HV PR} = 0b00) causes a Privileged Instruction type Program Interrupt when LPCR_{EVIRT}=0 and a Hypervisor Emulation Assistance interrupt when LPCR_{EVIRT}=1. An attempt to modify MSR_{ME} in privileged but non-hypervisor state is ignored (i.e., the bit is not changed).

Programming Note –

Because the SPRs listed above are privileged for writing, an attempt to modify the contents of any of these SPRs in problem state (MSR_{PR}=1) using *mtspr* causes a Privileged Instruction type Program exception, and similarly for MSR_{MF}.

2.7 Sharing Hypervisor and Ultravisor Resources

Shared SPRs are SPRs that are accessible to multiple threads. Changes to shared SPRs made by one thread are immediately readable (using *mfspr*) by all other threads sharing the SPR.

The LPIDR and DPDES must appear to software to be shared among threads of a sub-processor (see Section 2.8). If the implementation does not support sub-processors, the LPIDR and DPDES must be shared among all threads of the multi-threaded processor.

Certain additional hypervisor and ultravisor resources, and the PVR, may be shared among threads. Programs that modify these resources must be aware of this sharing, and must allow for the fact that changes to these resources may affect more than one thread.

The following additional resources may be shared among threads.

- HRMOR (see Section 2.3)
- LPIDR (see Section 2.4)

- PCR (see Section 2.5)
- URMOR (see Section 3.2)
- PVR (see Section 5.3.1)
- RPR (see Section 5.3.7)
- PTCR (see Section 6.7.6.1)
- AMOR (see Section 6.7.13.1)
- HMEER (see Section 7.2.11)
- Time Base (see Section 8.2)
- Virtual Time Base (see Section 8.3)
- Hypervisor Decrementer (see Section 8.5)
- certain implementation-specific registers or implementation-specific fields in architected registers

The set of resources that are shared is implementation-dependent.

Threads that share any of the resources listed above, with the exception of the PTCR, the PVR, the URMOR, and the HRMOR, must be in the same partition.

For each field of the LPCR, except the AIL, EVIRT, ONL, HDICE, MER, PECE, HEIC, and HVICE fields, software must ensure that the contents of the field are identical among all threads that are in the same partition and are not in hypervisor state.

Software must ensure that the contents of UILE and ${\sf SMFCTRL}_{\sf E}$ are identical among all threads in the system that have completed ultravisor initialization. The contents of the D and UDEE fields of ${\sf SMFCTRL}$ may differ among threads.

2.8 Sub-Processors

Hardware is allowed to sub-divide a multi-threaded processor into "sub-processors" that appear to privileged programs as multi-threaded processors with fewer threads. Such a multi-threaded processor appears to the hypervisor as a processor with a number of threads equal to the sum of all sub-processor threads, and in which the LPIDR for each sub-processor must appear to be shared among all threads of that sub-processor.

2.9 Thread Identification Register (TIR)

The TIR is a 64-bit read-only register that contains the thread number, which is a binary number corresponding to the thread.

For implementations that do not support sub-processors, the thread number of a thread is unique among all thread numbers of threads on the multi-threaded processor.

For implementations that support sub-processors, the value of this register depends on whether it is read in hypervisor or privileged, non-hypervisor state as follows.

- When this register is read in privileged, non-hypervisor state, the thread number is unique among all thread numbers of threads on the sub-processor.
- When this register is read in hypervisor state, the thread number is unique among all thread numbers of threads on the multi-threaded processor.

Threads are numbered sequentially, with valid values ranging from 0 to t-1, where t is the number of threads implemented. A thread for which TIR = n is referred to as "thread n."

The layout of the TIR is shown below.




Figure 4. Thread Identification Register

Access to the TIR is privileged.

Since the thread number contained in this register is different if it is read in hypervisor state from when it is read in privileged, non-hypervisor state in implementations that support sub-processors, the following conventions are used.

- The value returned in privileged, non-hypervisor state is referred to as the "privileged thread number."
- The value returned in hypervisor state is referred to as the "hypervisor thread number."

2.10 Hypervisor Interrupt Little-Endian (HILE) Bit

The Hypervisor Interrupt Little-Endian (HILE) bit is a bit in an implementation-dependent register or similar mechanism. The contents of the HILE bit are copied into MSR_{LE} by interrupts that result in $MSR_{S\ HV}$ being equal to 0b01 (see Section 7.5), to establish the Endian mode for the interrupt handler. The HILE bit is set, by an implementation-dependent method, only during system initialization.

The contents of the HILE bit must be the same for all threads under the control of a given instance of the hypervisor; otherwise all results are undefined.

Chapter 3. Ultravisor and Secure Memory Facility (SMF)

3.1 Overview

The Secure Memory Facility (SMF) provides secure isolation of partitions from one another and from higher privilege system software. SMF functionality is implemented using a combination of hardware facilities and firmware that runs at a privilege level above the hypervisor. SMF targets a threat model in which the hypervisor can be compromised such that its inherent isolation capabilities can no longer be counted on. Maintaining the security of data is the sole objective of the ultravisor. It has no role in platform management and is not expected to deal with denial of service attacks. References elsewhere in the Books to "secure systems" apply more generally, and do not necessarily imply that the system uses SMF.

The SMF protection mechanism is based on the assignment of partitions to security domains. The hypervisor is in one security domain, along with all processes that run directly under the hypervisor and all partitions that do not take advantage of the SMF security capabilities. Each of the secure partitions is assigned to its own security domain so that its data and instructions can be protected from access by other security domains. A partition is identified as secure when MSR_S=1. Each location in main storage has an associated Secure Memory property, mem_{SM}. Memory with mem_{SM}=1 may be referred to as "secure memory." Memory with mem_{SM}=0 may be referred to as "ordinary memory." The granularity and method with which main storage is mapped for the Secure Memory property is implementation specific. The Secure Memory property is commonly cached in the TLB and in implementation-specific lookaside buffers. When secure data are to be shared with untrusted software, the standard synchronization associated with PTE updates is used to regulate access. For example, prior to sharing secure data, the PTEs used to access the data are marked invalid and the corresponding TLB entires invalidated by the ultravisor using the standard invalidation sequence. (See Section 6.10.1.2.) The data are then encrypted and made available in ordinary memory (either mem_{SM} is turned off or the data are moved to ordinary memory). Finally the PTEs that will be used to access the data in ordinary memory are marked valid.

(The last step may be done lazily.) Software running with MSR $_{\rm S}$ =0 is prohibited from accessing secure memory. Software running with MSR $_{\rm S}$ =1 may access both secure and ordinary memory.

Programming Note -

The ultravisor will commonly use a no-execute protection setting to prevent a secure partition from executing instructions from any ordinary memory mapped into its address space.

SMF firmware runs in ultravisor state, a privilege level above that of the hypervisor. That firmware, along with the SMF hardware, is responsible for maintaining isolation of secure partitions from each other and from the hypervisor. This is accomplished by direct ultravisor management of the partition-scoped translation tables in secure memory for secure partitions. The ultravisor itself runs only in (ultravisor) real addressing mode. Security is the result of proper management of the partition-scoped translation together with the hardware enforcement of the access restriction for secure memory. With this hybrid approach, firmware has the ability to enable secure memory sharing between secure partitions and ordinary memory sharing between a given secure partition and the hypervisor, e.g. for system The ultravisor can access any architecture calls. resource or facility.


The hypervisor is expected to cooperate in the management of secure partitions by using ultravisor calls to dispatch them and to manage their storage allocations. To protect against programming errors and malicious hypervisor behavior, mtmsr[d], rfid, hrfid, and rfscv preserve MSR_S and hypervisor interrupts from secure partitions are always received in ultravisor state.

The purpose of intercepting hypervisor interrupts is to protect the state of the secure partition from the hypervisor. The ultravisor's interrupt handler provides a 'shim' that saves and clears the processing state, and then transfers control to the hypervisor to handle the exception condition itself. The ultravisor will restore the secure partition state when it services the ultravisor call to (re-) dispatch the secure partition. Note that the ultravisor's goal is merely to protect the security of

data, and not to provide broader system management oversight.

3.2 Ultravisor Real Mode Offset Register (URMOR)

The layout of the Ultravisor Real Mode Offset Register (URMOR) is shown in Figure 5 below..



Bit(s) Name Description 4:63 URMO Real Mode Offset

Figure 5. Ultravisor Real Mode Offset Register

All other fields are reserved.

The supported URMO values are the non-negative multiples of 2^r, where r is the same implementation-dependent value that constrains the HRMO field of the HRMOR.

The contents of the URMOR affect how some storage accesses are performed as described in Sections 6.7.3 and 6.7.5.

3.3 Ultravisor Interrupt Little-Endian (UILE) Bit

The Ultravisor Interrupt Little-Endian (UILE) bit is a bit in an implementation-dependent register or similar mechanism. The contents of the UILE bit are copied into MSR_{LE} by interrupts that result in $MSR_{S\ HV}$ being equal to 0b11 (see Section 7.5), to establish the Endian mode for the interrupt handler. The UILE bit is set, by an implementation-dependent method, only during system initialization.

The contents of the UILE bit must be the same for all threads in the system; otherwise all results are undefined.

3.4 Secure Memory Facility Control Register (SMFCTRL)

The Secure Memory Facility Control Register (SMFC-TRL) is shown in Figure 6 below.



Figure 6. Secure Memory Facility Control Register (SMFCTRL)

Bit Description

0 SMF Enable (E)

- 0 SMF functionality including secure memory checking is disabled.
- 1 SMF functionality including secure memory checking is enabled.

When SMFCTRL_E=1, writing the PTCR is ultravisor privileged.

1 Debug enable (D)

- 0 Ultravisor debug mode is disabled.
- Ultravisor debug mode is enabled.

In ultravisor debug mode, CIABR, DAWRn, and DAWRXn are ultravisor privileged. See Chapter 10 for a description of how instruction and data address tracing work in ultravisor debug mode.

2 Ultravisor Doorbell Exit Enable (UDEE)

- When the stop instruction is executed with PSSCR_{EC}=1, Directed Ultravisor Doorbell exceptions are not enabled to cause exit from power-saving mode
- 1 When the **stop** instruction is executed with PSSCR_{EC}=1, Directed Ultravisor Doorbell exceptions are enabled to cause exit from power-saving mode.

3:61 Reserved

62:63 Implementation-specific use

 ${\sf SMFCTRL_E}$ must be set to 1 prior to exiting ultravisor state if the system will use the SMF facilities. (When ${\sf SMFCTRL_E}=0$ and ${\sf MSR_S}=0$, there is no way to achieve ${\sf MSR_S}=1$ without a reboot.)

Programming Note

The two useful runtime states with respect to SMF operation are (1) $\rm MSR_S=0$ and $\rm SMFCTRL_E=0$ (SMF permanently disabled) and (2) $\rm SMFCTRL_E=1$ (SMF enabled). Very limited verification may be performed on the state with $\rm MSR_S=1$ and $\rm SMFCTRL_E=0$ and around state changes of SMFCTRLE. Therefore, software should change the value of SMFCTRLE at most once, making the change prior to the first dispatch of a partition, and spending as little time as possible in the state with $\rm MSR_S=1$ and $\rm SMFCTRL_E=0$.

If $SMFCTRL_E=0$, $SMFCTRL_D$ and $SMFCTRL_{UDEE}$ must be set to zero. References to $SMFCTRL_D=1$ or $SMFCTRL_{UDEE}=1$ elsewhere in the architecture assume $SMFCTRL_E=1$ unless otherwise stated or obvious from context.

3.4.1 Enabling SMF and Secure Memory Enforcement

The SMFCTRL_E bit enables SMF functionality. When SMFCTRL_E=1, certain facilities are ultravisor resources instead of hypervisor resources and secure memory checking is enabled.

Independent of the basic feature enablement above, SMF has state transition rules that facilitate the protection of security domains. (While these rules are nominally independent of the value of $SMFCTRL_E$, some transitions cannot happen when $SMFCTRL_E=0$. Specifically, ultravisor interrupts cannot occur when $SMFCTRL_E=0$.)

- All interrupts that are not ultravisor interrupts preserve MSR_S. (Ultravisor interrupts necessarily set MSR_S to 1.)
- mtmsr[d], rfid, hrfid, and rfscv are not permitted to change MSR_S

Table 4 summarizes the effect of the SMFCTRL $_{\rm E}$ bit and the MSR $_{\rm S~HV~PR}$ bits on various facilities.

facility	MSR _{S HV PR}	SMFCTRLE	LPCR _{EVIRT}	behavior
mtspr or mfspr specifying	110	dc	dc	execution allowed
URMOR, USRR0, USRR1, USPRG0, USPRG1, or SMFCTRL; urfid, msgsndu, msgclru	all xxx except 110**	dc	dc	Privileged Instruction type Program interrupt to xx0
mtspr specifying PTCR	110	dc	dc	execution allowed
	010	0	dc	execution allowed
		1	dc	HEAI to 010
	x00	dc	0	Privileged Instruction type Program interrupt to x00
			1	HEAI to x10
	xx1**	dc	dc	Privileged Instruction type Program interrupt to xx0
mtspr or mfspr specifying	110	1	dc	execution allowed
DAWRn, DAWRXn or CIABR when SMFCTRL _D =1	010	1	dc	HEAI to 010
WHEN SIMPORKED=1	x00	1	0	Privileged Instruction type Program interrupt to x00
			1	HEAI to x10
	xx1**	1	dc	Privileged Instruction type Program interrupt to xx0
sc 2 instruction	dc**	0	dc	hypervisor call, but with SRR1 showing LEV=2
	dc**	1	dc	ultravisor call
mem _{SM} evaluation and	dc**	0	dc	disabled
match	dc**	1	dc	enabled*

 $^{^{\}star}$ mem $_{\rm SM}$ evaluation may be avoided when MSR $_{\rm S}$ =1, depending on translation cache design dc = don't care

Table 4: Ultravisor Resource Behavior

- Programming Note

Access to memory by mechanisms outside the core must also enforce secure memory access restrictions. Facilities that translate addresses or otherwise use real addresses to access memory must check ${\sf mem_{SM}}$ against ${\sf PATE_S}$ for the partition on behalf of which they access memory.

Such mechanisms will require a means to evaluate mem_{SM} and a proxy for SMFCTRL_E to provide the same enablement function for secure memory access enforcement as in the core.

In addition or as an alternative, TCE tables may be managed by the ultravisor and used to identify regions of memory that I/O devices may access.

 $^{^{\}star\star}$ The encoding MSR $_{S\,HV\,PR}$ =0b111 is reserved and must not be used.

Chapter 4. Branch Facility

4.1 Branch Facility Overview

This chapter describes the details concerning the registers and the privileged instructions implemented in the Branch Facility that are not covered in Book I.

4.2 Branch Facility Registers

4.2.1 Machine State Register

The Machine State Register (MSR) is a 64-bit register. This register defines the state of the thread. On interrupt, the MSR bits are altered in accordance with Figure 69 on page 1275. The MSR can also be modified by the *mtmsr[d]*, *rfscv*, *rfid*, *hrfid*, and *urfid* instructions. It can be read by the *mfmsr* instruction.




Figure 7. Machine State Register

Below are shown the bit definitions for the Machine State Register.

Bit Description

0 Sixty-Four-Bit Mode (SF)

- 0 The thread is in 32-bit mode.
- 1 The thread is in 64-bit mode.

Software must ensure that SF=1 whenever the thread is in ultravisor state.

1:2 Reserved

3 Hypervisor State (HV)

- **0** The thread is not in hypervisor state.
- 1 If MSR_{PR}=0, the thread is in hypervisor state; otherwise the thread is not in hypervisor state.

Programming Note

The privilege state of the thread is determined by MSR_S , MSR_{HV} , and MSR_{PR} , as follows.

S HVPR

0 x 1 problem
 1 01 problem
 x x 0 privileged
 x 10 hypervisor
 1 10 ultravisor
 1 11 reserved

Hypervisor state is also a privileged state ($MSR_{PR}=0$). All references to "privileged state" in the Books include hypervisor state unless otherwise stated or obvious from context. Ultravisor state is also a hypervisor state ($MSR_{HV\ PR}=0b10$). All references to "hypervisor state" in the Books include ultravisor state unless otherwise stated or obvious from context.

MSR_{HV} can be set to 1 only by the *System Call* instruction and some interrupts. It can be set to 0 only by *rfid*, *hrfid*, and *urfid*.

It is possible to run an operating system in an environment that lacks a hypervisor, by always having MSR $_{\rm HV}$ = 1 and using MSR $_{\rm HV}$ pR = 0b10 for the operating system (effectively, the OS runs in hypervisor state) and MSR $_{\rm HV}$ pR = 0b11 for applications. In this use, MSR $_{\rm S}$ would be 0, and the environment would also lack an ultravisor.

Reserved

4

5

Software must ensure that this bit contains 0; otherwise the results of executing all instructions are boundedly undefined.

Programming Note

This bit is initialized to 0 by hardware at system bringup. The handling of this bit by interrupts and by the *rfid*, *hrfid*, *urfid*, and *rfscv* instructions is such that, unless software deliberately sets the bit to 1, the bit will continue to contain 0.

6:37 Reserved

38 Vector Available (VEC)

- The thread cannot execute any vector instructions, including vector loads, stores, and moves.
- 1 The thread can execute vector instructions unless they have been made unavailable by some other register.

39 Reserved

40 VSX Available (VSX)

- The thread cannot execute any VSX instructions, including VSX loads, stores, and moves.
- The thread can execute VSX instructions unless they have been made unavailable by some other register.

Programming Note

An application binary interface defined to support Vector-Scalar operations should also specify a requirement that MSR_{FP} and MSR_{VEC} be set to 1 whenever MSR_{VSX} is set to 1.

41 **Secure** (S)

- **0** The thread is not in Secure state. It may not access Secure memory. The thread is not in ultravisor state.
- 1 The thread is in Secure state. If MSR_{HV}=1 and MSR_{PR}=0, the thread is in ultravisor state; otherwise the value does not affect privilege. The state with MSR_{HV}=1 and MSR_{PR}=1 is reserved. Software must not set MSR_{S HV PR} = 0b111. References elsewhere in this document to MSR_{HV PR}=0b11 assume MSR_S=0 unless otherwise stated or obvious from context.

Programming Note -

 ${\sf MSR_S}$ can be set to 1 only by the *System Call* instruction and some interrupts. It can be set to 0 only by *urfid*.

Any instruction or event that causes ${\rm MSR_{S~HV~PR}}$ to be set to 0b110 also causes ${\rm MSR_{IR}}$ and ${\rm MSR_{DR}}$ to be set to 0.

42:47 Reserved

48 External Interrupt Enable (EE)

- External, Decrementer, Performance Monitor, and Privileged Doorbell interrupts are disabled.
- External, Decrementer, Performance Monitor, and Privileged Doorbell interrupts are enabled.

This bit also affects whether Hypervisor Decrementer, Hypervisor Maintenance, Directed Hypervisor Doorbell, and Directed Ultravisor Doorbell interrupts are enabled; see Section 7.5.12 on page 1290, Section 7.5.19 on page 1300, Section 7.5.20 on page 1300, and Section 7.5.28 on page 1304.

49 **Problem State** (PR)

- 0 The thread is in privileged state.
- 1 If $MSR_{S\ HV} \neq 0b11$, the thread is in problem state.

Programming Note –

Any instruction that sets MSR_{PR} to 1 also sets MSR_{EE} , MSR_{IR} , and MSR_{DR} to 1.

The state with $MSR_{S\ HV\ PR}=0b111$ is reserved.

50 Floating-Point Available (FP)

- The thread cannot execute any floating-point instructions, including floating-point loads, stores, and moves.
- 1 The thread can execute floating-point instructions unless they have been made unavailable by some other register.

51 Machine Check Interrupt Enable (ME)

- 0 Machine Check interrupts are disabled.
- 1 Machine Check interrupts are enabled.

This bit is a hypervisor resource; see Chapter 2., "Logical Partitioning (LPAR) and Thread Control", on page 1131.

Programming Note —

The only instructions that can alter MSR_{MF} are *rfid*, *hrfid*, and *urfid*.

52 Floating-Point Exception Mode 0 (FE0)

See below.

53:54 *Trace Enable* (TE)

00 Trace Disabled: The thread executes instructions normally.

- 01 Branch Trace: The thread generates a Branch type Trace interrupt after completing the execution of a branch instruction, whether or not the branch is taken.
- Single Step Trace: The thread generates a Single-Step type Trace interrupt after successfully completing the execution of the next instruction, unless that instruction is a *urfid*, *hrfid*, *rfid*, *rfscv*, or a *Power-Saving Mode* instruction, all of which are never traced. Successful completion means that the instruction caused no other interrupt.
- 11 Reserved.

Branch tracing need not be supported. If the function is not implemented, the 0b01 bit encoding is treated as reserved.

55 Floating-Point Exception Mode 1 (FE1)

See below.

56:57 Reserved

58 Instruction Relocate (IR)

- 0 Instruction address translation is disabled.
- 1 Instruction address translation is enabled.

Programming Note -

See the Programming Note in the definition of ${\sf MSR}_{\sf S}$ and in the definition of ${\sf MSR}_{\sf PR}.$

Programming Note —

Before hypervisor support was added to the architecture, "translation is disabled" for MSR_{IR}=0 truly meant that no translation was performed for instruction addresses, and correspondingly for MSR_{DR}=0 for data addresses. The architecture continues to use "translation is disabled" to refer to MSR_{IR}=0 and MSR_{DR}=0 despite that the behavior today is more complicated. When MSR_{HV IR}=0b10, it is still true that no translation is performed for instruction addresses, and correspondingly for data addresses if MSR_{HV} DR=0b10. But in privileged non-hypervisor state when MSR_{IR}=0 or MSR_{DR}=0, limited translation is performed under control of the hypervisor. For an HPT translation guest, translation is performed as described in Section 6.7.3.3, with storage exceptions directed to the hypervisor. For a Radix Tree Translation guest, only partition-scoped translation is performed, with storage exceptions directed to the hypervisor.

- 0 Data address translation is disabled. Effective Address Overflow (EAO) (see Book I) does not occur.
- Data address translation is enabled. EAO causes a Data Storage interrupt.

Programming Note -

See the second Programming Note in the definition of MSR_{IR} and the Programming Notes in the definition of MSR_{S} and in the definition of MSR_{PR} .

60 Reserved

61 **Performance Monitor Mark** (PMM)

This bit is used by software in conjunction with the Performance Monitor, as described in Chapter 11.

59 Data Relocate (DR)

Programming Note -

Software can use this bit as a process-specific marker which, in conjunction with MMCR0_{FCM0} FCM1 (see Section 11.4.4) and MMCR2 (see Section 11.4.6), permits events to be counted on a process-specific basis. (The bit is saved by interrupts and restored by *rfid.*)

Common uses of the PMM bit include the following.

- All counters count events for a few selected processes. This use requires the following bit settings.
 - MSR_{PMM}=1 for the selected processes, MSR_{PMM}=0 for all other processes
 - MMCR0_{FCM0}=1
 - MMCR0_{FCM1}=0
 - MMCR2 = 0x0000
- All counters count events for all but a few selected processes. This use requires the following bit settings.
 - MSR_{PMM}=1 for the selected processes, MSR_{PMM}=0 for all other processes
 - MMCR0_{FCM0}=0
 - MMCR0_{FCM1}=1
 - MMCR2 = 0x0000

Notice that for both of these uses a mark value of 1 identifies the "few" processes and a mark value of 0 identifies the remaining "many" processes. Because the PMM bit is set to 0 when an interrupt occurs (see Figure 69 on page 1275), interrupt handlers are treated as one of the "many". If it is desired to treat interrupt handlers as one of the "few", the mark value convention just described would be reversed.

If only a specific counter n is to be frozen, $\rm MMCR0_{FCM0}$ $\rm _{FCM1}$ is set to 0b00, and $\rm MMCR2_{FCnM0}$ and $\rm MMCR2_{FCnM1}$ instead of $\rm MMCR0_{FCM0}$ and $\rm MMCR0_{FCM1}$ are set to the values described above.

62 Recoverable Interrupt (RI)

- 0 Interrupt is not recoverable.
- 1 Interrupt is recoverable.

Additional information about the use of this bit is given in Sections 7.4.3, "Interrupt Processing" on page 1270, 7.5.1, "System Reset Interrupt" on page 1276, and 7.5.2, "Machine Check Interrupt" on page 1278.

63 Little-Endian Mode (LE)

- 0 The thread is in Big-Endian mode.
- 1 The thread is in Little-Endian mode.

Programming Note -

The only instructions that can alter MSR_{LE} are *rfid*, *hrfid*, *urfid*, and *rfscv*.

The Floating-Point Exception Mode bits FE0 and FE1 are interpreted as shown below. For further details see Book I.

FE0	FE1	Mode
0	0	Ignore Exceptions
0	1	Imprecise Nonrecoverable
1	0	Imprecise Recoverable
1	1	Precise

4.2.2 Processor Stop Status and Control Register (PSSCR)

The layout of the PSSCR is shown below.




Figure 8. Processor stop Status and Control Register

The contents of the PSSCR control the operation of the **stop** instruction and provide status indicating the level of power saving that was entered while in power-saving mode.

All fields of this register can be read and written by the hypervisor using either hypervisor SPR 855 or privileged SPR 823. A subset of the fields of this register can be read and written in privileged non-hypervisor state using privileged SPR 823, as specified below. Fields that can only be read or written by the hypervisor are indicated below; all other fields can be read or written in either privileged non-hypervisor or hypervisor states. When a field that is accessible only to the hypervisor is accessed in privileged non-hypervisor state, writes have no effect and reads return 0s regardless of the value of the field.

The bits and their meanings are as follows.

0:3 Power-Saving Level Status (PLS)

Hardware sets this field to the highest power-saving level that the thread entered between the time when the *stop* instruction is executed and when the thread exits power-saving mode. See the description of the SD field for the value returned in this field when the PSSCR is read.

Programming Note

Since the power-saving level entered during power-saving mode may vary with time, the PLS field may not indicate the power-saving level that existed at exit from power-saving mode.

4:40 Reserved

41 Status Disable (SD)

This field is accessible only to the hypervisor.

- 0 The current value of the PLS field is returned in the PLS field when reading the PSSCR (using *mfspr*).
- 1 0's are returned in the PLS field when reading the PSSCR (using *mfspr*).

Programming Note -

Before dispatching an OS, the hypervisor may initialize this field to 1 in order to prevent the OS from reading the Power-Saving Level Status (PLS) field. This may be necessary in secure systems since an OS may be capable of detecting the presence of another OS on the same processor by observing the state of the PLS field after exiting power-saving mode.

42 Enable State Loss (ESL)

This field is accessible only to the hypervisor.

- State loss while in power-saving mode is controlled by the RL, MTL, and PSLL fields.
- Non-hypervisor state loss is allowed while in power-saving mode in addition to state loss controlled by the RL, MTL, and PSLL fields.

If this field is set to 1 when the **stop** instruction is executed in privileged non-hypervisor state, a Hypervisor Facility Unavailable interrupt occurs. See Section 7.5.26.

For power-saving levels that allow loss of the LPCR, implementations must provide the means to exit power-saving mode upon the occurrence of a System Reset exception and any of the exceptions that were enabled by the PECE field when the **stop** instruction was executed. For this case, the implementation is also allowed to exit on the occurrence of any exceptions that were disabled by the PECE as well.

For power-saving levels that allow loss of SMFCTRL, implementations must provide the means to exit power-saving mode upon the occurrence of a Directed Ultravisor Doorbell exception if SMFCTRL_{UDEE} was set to 1 when *stop* was executed. For this case, the implementation is also allowed to exit on the occurrence of a Directed Ultravisor Doorbell

exception if SMFCTRL_{UDEE} was set to 0 when **stop** was executed.

Programming Note -

When state loss occurs, thread resources such as SPRs, GPRs, address translation resources, etc. may be powered off or allocated to other threads during power-saving mode. The amount of state loss for various combinations of ESL, RL, and MTL values is implementation dependent, subject to the restrictions specified in Section 4.3.2.

43 Exit Criterion (EC)

This field is accessible only to the hypervisor.

- 0 Hardware will exit power-saving mode when the exception corresponding to any system-caused interrupt occurs.
 - Power-saving mode is exited either at the instruction following the stop (if MSR_{EE}=0) or in the corresponding interrupt handler (if MSR_{EE}=1).
- If SMFCTRL_{UDEE} was set to 1 when **stop** was executed and SMFCTRL_{UDEE} was not lost, hardware will exit power-saving mode when a Directed Ultravisor Doorbell exception occurs. If LPCR_{PECE} is not lost, hardware will exit power-saving mode when a System Reset exception or one of the events specified in LPCR_{PECE} occurs. If the event is a Machine Check exception, then a Machine Check interrupt occurs; otherwise a System Reset interrupt occurs, and the contents of SRR1 indicate the event that caused exit from power-saving mode.

When the **stop** instruction is executed in hypervisor state, the hypervisor must set the ESL field to the same value as this field. Also, if the RL or MTL fields are set to values that allow state loss, then fields ESL and EC must both be set to 1. Other combinations of the values of the ESL, EC, RL, and MTL fields are reserved for future use.

Architecture Note

Other combinations of the values of the ESL, EC, RL, and MTL fields may be allowed in a future version of the architecture in order to provide additional functionality.

If this field is set to 1 when the **stop** instruction is executed in privileged non-hypervisor state, a Hypervisor Facility Unavailable interrupt occurs. See Section 7.5.26.

Programming Note -

In order to enable an OS to enter power-saving mode without hypervisor involvement, both the EC and ESL bits must be set to 0s. When this is done, OS execution of the *stop* instruction will not cause hypervisor involvement provided that bits RL and and MTL are less than or equal to PSLL. See Section 7.5.26 for details.

44:47 **Power-Saving Level Limit** (PSLL)

This field is accessible only to the hypervisor.

This field limits the power-saving level that may be entered or transitioned into when the **stop** instruction is executed in privileged non-hypervisor state; when the **stop** instruction is executed in hypervisor state, this field is ignored.

48:53 Reserved

54:55 **Transition Rate** (TR)

This field is used to specify the relative rate at which the power-saving level increases during power-saving mode. The rate of power-saving level increase corresponding to each value is implementation-dependent, and monotonically increasing with the value specified.

56:59 Maximum Transition Level (MTL)

If the value of this field is greater than the value of the Power-Saving Level Limit (PSLL) field when **stop** is executed in privileged non-hypervisor state, a Hypervisor Facility Unavailable interrupt occurs. See Section 7.5.26 of Book III.

Otherwise, if the value of this field is greater than the value of the RL field, the power-saving level is allowed to increase from the value in the RL field up to the value of this field during power-saving mode.

If this field is less than or equal to the value of the PSLL field when **stop** is executed in privileged non-hypervisor state, this field is used to specify the maximum power-saving level that can be reached during power-saving mode provided that the value of this field is greater than the value of the RL field. If this field is less than the Requested Level (RL) field when **stop** is executed hardware is not allowed to increase the power-saving level during power-saving mode beyond the value indicated in the RL field.

60:63 Requested Level (RL)

This field is used to specify the power-saving level that is to be entered when the **stop** instruction is executed.

If the value of this field is greater than the value of the Power-Saving Level Limit (PSLL) field when **stop** is executed in privileged non-hypervisor state, a Hypervisor Facility Unavailable interrupt occurs.

Programming Note -

The Hypervisor Facility Unavailable interrupt occurs when a privileged non-hypervisor program executes **stop** when PSSCR_{RL} > PSSCR_{PSLL} so that the Hypervisor may decide whether or not to allow the requested loss of state to occur.

If the hypervisor decides that some loss of state is acceptable, it may choose to re-execute stop after either setting PSS-CR_{MTL} to a value that causes state loss, or setting both PSSCR_{RL} and PSSCR_{MTL} to values that cause state loss. When the thread exits power-saving mode, the hypervisor can quickly determine whether any resources were actually lost and need to be restored.

4.3 Branch Facility Instructions

4.3.1 System Linkage Instructions

These instructions provide the means by which a program can call upon the system to perform a service, and by which the system can return from performing a service or from processing an interrupt.

The *System Call* instruction is described in Book I, but only at the level required by an application programmer. A complete description of this instruction appears below.

System Call

SC-form

sc LEV

17	///	///	//	LEV	//	1	/
0	6	11	16	20	27	30	31

```
SRR0 \leftarrow_{\text{iea}} CIA + 4

SRR1<sub>33:36</sub> 42:47 \leftarrow 0

SRR1<sub>0:32</sub> 37:41 48:63 \leftarrow MSR<sub>0:32</sub> 37:41 48:63

MSR \leftarrow new_value (<u>see below</u>)

NIA \leftarrow 0x0000_0000_0000_0000
```

The effective address of the instruction following the *System Call* instruction is placed into SRR0. Bits 0:32, 37:41, and 48:63 of the MSR are placed into the corresponding bits of SRR1, and bits 33:36 and 42:47 of SRR1 are set to zero.

Then a System Call interrupt is generated. The interrupt causes the MSR to be set as described in Section 7.5, "Interrupt Definitions" on page 1274. The setting of the MSR is affected by the contents of the LEV field. LEV values greater than 2 are reserved. Bits 0:4 of the LEV field (instruction bits 20:24) are treated as a reserved field.

The interrupt causes the next instruction to be fetched from effective address 0x0000_0000_0000_0C00.

This instruction is context synchronizing.

Special Registers Altered:

SRR0 SRR1 MSR

Programming Note

If LEV=1, the hypervisor is invoked.

If LEV=2 and SMFCTRL $_{\rm E}$ = 1, the ultravisor is invoked.

If LEV=2 and SMFCTRL_E = 0, the hypervisor is invoked. However, such invocation should be considered a programming error.

Executing this instruction with LEV=1 or LEV=2 is the only way that executing an instruction can cause a transition from non-hypervisor state to hypervisor state on the thread that executed the instruction. Executing this instruction with LEV=2 when SMFCTRL_E=1 is the only way that executing an instruction can cause a transition from non-ultravisor state to ultravisor state on the thread that executed the instruction.

In correct use, this instruction is used to "call up" one privilege level (application program calls operating system, operating system calls hypervisor, hypervisor calls ultravisor). However, it is possible for a program to call up more than one level (e.g., for an application program to call the hypervisor). An attempt to call up more than one level should be considered a programming error.

Programming Note

sc serves as both a basic and an extended mnemonic. The Assembler will recognize an sc mnemonic with one operand as the basic form, and an sc mnemonic with no operand as the extended form. In the extended form the LEV operand is omitted and assumed to be 0.

System Call Vectored

SC-form

scv LEV

17	///	///	//	LEV	//	0	1
0	6	11	16	20	27	30	31

LR \leftarrow CIA + 4 CTR_{33:36} 42:47 \leftarrow undefined CTR_{0:32} 37:41 48:63 \leftarrow MSR_{0:32} 37:41 48:63 MSR \leftarrow new_value (see below) NIA \leftarrow (see below)

The effective address of the instruction following the *System Call Vectored* instruction is placed into the Link Register. Bits 0:32, 37:41, and 48:63 of the MSR are placed into the corresponding bits of Count Register, and bits 33:36 and 42:47 of Count Register are set to undefined values.

Then a System Call Vectored interrupt is generated. The interrupt causes the MSR to be altered as described in Section 7.5.

The interrupt causes the next instruction to be fetched as specified in LPCR_{AIL} or LPCR_{HAIL} as appropriate (see Section 2.2).

The SRRs are not affected.

This instruction is context synchronizing.

Special Registers Altered:

LR CTR MSR

Return From System Call Vectored XL-form

rfscv

	19	///	///	///	82	/
Į	0	6	11	16	21	31

The result of ORing bits 48 and 49 of the Count Register is placed into MSR₄₈. The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of the Count Register is complemented and then ANDed with the result of ORing bits 58 and 49

of the Count Register and placed into MSR₅₈. The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of the Count Register is complemented and then ANDed with the result of ORing bits 59 and 49 of the Count Register and placed into MSR₅₉. Bits 0:2, 4:32, 37:40, 49:50, 52:57, and 60:63 of the Count Register are placed into the corresponding bits of the MSR.

If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address LR_{0:61} \parallel 0b00 (when SF=1 in the new MSR value) or 32 0 \parallel LR_{32:61} \parallel 0b00 (when SF=0 in the new MSR value). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRR0, HSRR0, or USRR0 by the interrupt processing mechanism (see Section 7.4.3) is the address of the instruction that would have been executed next had the interrupt not occurred.

This instruction is privileged and context synchronizing.

Special Registers Altered:

MSR

Programming Note

If this instruction sets MSR_{PR} to 1, it also sets MSR_{EE} , MSR_{IR} , and MSR_{DR} to 1. If this instruction results in $MSR_{S\;HV\;PR}$ being equal to 0b110, it also sets MSR_{IR} and MSR_{DR} to 0.

This instruction does not alter MSR_{HV} , MSR_{S} , or MSR_{ME} .

Return From Interrupt Doubleword XL-form

rfid

19	///	///	///	18	/
0	6	11	16	21	31

If MSR $_3$ =1 then bits 3 and 51 of SRR1 are placed into the corresponding bits of the MSR. The result of ORing bits 48 and 49 of SRR1 is placed into MSR $_{48}$. The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of SRR1 is complemented and then ANDed with the result of ORing bits 58 and 49 of SRR1 and placed into MSR $_{58}$. The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of SRR1 is complemented and then ANDed with the result of ORing bits 59 and 49 of SRR1 and placed into MSR $_{59}$. Bits 0:2, 4:32, 37:40, 49:50, 52:57, and 60:63 of SRR1 are placed into the corresponding bits of the MSR.

If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address SRR0_{0:61} || 0b00 (when SF=1 in the new MSR value) or ³²0 || SRR0_{32:61} || 0b00 (when SF=0 in the new MSR value). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRR0, HSRR0, or USRR0 by the interrupt processing mechanism (see Section 7.4.3) is the address of the instruction that would have been executed next had the interrupt not occurred.

This instruction is privileged and context synchronizing.

Special Registers Altered:

MSR

Programming Note -

If this instruction sets MSR $_{PR}$ to 1, it also sets MSR $_{EE}$, MSR $_{IR}$, and MSR $_{DR}$ to 1. If this instruction results in MSR $_{S\,HV\,PR}$ being equal to 0b110, it also sets MSR $_{IR}$ and MSR $_{DR}$ to 0.

Hypervisor Return From Interrupt Doubleword XL-form

hrfid

	19	///	///	///	274	/
0		6	11	16	21	31

The result of ORing bits 48 and 49 of HSRR1 is placed into MSR_{48} . The result of ANDing bit 41 of the MSR with bit 3 of HSRR1 and with the complement of bit 49 of HSRR1 is complemented and then ANDed with the result of ORing bits 58 and 49 of HSRR1 and placed into MSR_{58} . The result of ANDing bit 41 of the MSR with bit 3 of HSRR1 and with the complement of bit 49 of HSRR1 is complemented and then ANDed with the result of ORing bits 59 and 49 of HSRR1 and placed into MSR_{59} . Bits 0:32, 37:40, 49:57, and 60:63 of HSRR1 are placed into the corresponding bits of the MSR.

If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address HSRR0_{0:61} || 0b00 (when SF=1 in the new MSR value) or ³²0 || HSRR0_{32:61} || 0b00 (when SF=0 in the new MSR value). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRR0, HSRR0, or USRR0 by the interrupt processing mechanism (see Section 7.4.3) is the address of the instruction that would have been executed next had the interrupt not occurred.

This instruction is hypervisor privileged and context synchronizing.

Special Registers Altered: MSR

Programming Note

If this instruction sets MSR_{PR} to 1, it also sets MSR_{EE} , MSR_{IR} , and MSR_{DR} to 1. If this instruction results in $MSR_{S\;HV\;PR}$ being equal to 0b110, it also sets MSR_{IR} and MSR_{DR} to 0.

Ultravisor Return From Interrupt Doubleword XL-form

urfid

19	///	///	///	306	/
0	6	11	16	21	31

```
MSR_{48} \leftarrow USRR1_{48} \mid USRR1_{49}
MSR_{58} \leftarrow (USRR1_{58} \mid USRR1_{49})
        & \neg (USRR1_{41} \& USRR1_3 \& (\neg USRR1_{49}))
MSR_{59} \leftarrow (USRR1_{59} \mid USRR1_{49})
        & ¬(USRR141 & USRR13 & (¬USRR149))
MSR<sub>0:32</sub> 37:41 49:57 60:63 ← USRR1<sub>0:32</sub> 37:41 49:57 60:63
\texttt{NIA} \leftarrow_{\texttt{iea}} \texttt{USRR0}_{0:61} \ | \ | \ \texttt{0b00}
```

The result of ORing bits 48 and 49 of USRR1 is placed into MSR₄₈. The result of ANDing bit 41 of USRR1 with bit 3 of USRR1 and with the complement of bit 49 of USRR1 is complemented and then ANDed with the result of ORing bits 58 and 49 of USRR1 and placed into MSR₅₈. The result of ANDing bit 41 of USRR1 with bit 3 of USRR1 and with the complement of bit 49 of USRR1 is complemented and then ANDed with the result of ORing bits 59 and 49 of USRR1 and placed into MSR₅₉. Bits 0:32, 37:41, 49:57, and 60:63 of USRR1 are placed into the corresponding bits of the MSR.

If the new MSR value does not enable any pending exceptions, then the next instruction is fetched, under control of the new MSR value, from the address USRR0_{0:61} || 0b00 (when SF=1 in the new MSR value) or $^{32}0 \parallel \text{USRR0}_{32:61} \parallel \text{0b00}$ (when SF=0 in the new MSR value). If the new MSR value enables one or more pending exceptions, the interrupt associated with the highest priority pending exception is generated; in this case the value placed into SRR0, HSRR0, or USRR0 by the interrupt processing mechanism (see Section 7.4.3) is the address of the instruction that would have been executed next had the interrupt not occurred.

This instruction is ultravisor privileged and context synchronizing.

Special Registers Altered:

MSR

Programming Note

If this instruction sets MSR_{PR} to 1, it also sets MSR_{EE} , MSR_{IR} , and MSR_{DR} to 1. If this instruction sets $MSR_{S\;HV\;PR}$ to 0b110, it also sets MSR_{IR} and MSR_{DR} to 0.

4.3.2 Power-Saving Mode

Power-Saving Mode is a mode in which the thread does not execute instructions and may consume less power than it would if it were not in power-saving mode.

There are 16 levels of power savings, designated as levels 0-15. For each power-saving level, the power consumed may be less than or equal to the power consumed in the next-lower level, and the time required for the thread to exit power-saving mode and resume execution may be greater than or equal that of the next-lower level.

When the thread is in power-saving mode, some resource state may be lost. The state that may be lost while in each power-saving level is implementation dependent, with the following restrictions.

- For PSSCR_{ESL} = 0 and power-saving level 0000, no thread state is lost.
- There must be a power-saving level in which the Decrementer and all hypervisor resources are maintained as if the thread was not in power-saving mode, and in which sufficient information is maintained to allow the hypervisor to resume execution.
- The amount of state loss in a given level is less than or equal to the amount of state loss in the next higher level.
- The state of all read-only resources, SMFCTRL_E, and the URMOR in an SMF-enabled system or the HRMOR in an SMF-disabled system is always maintained.

Programming Note

For the power-saving level corresponding to the second item above, if the state of the Decrementer were not maintained and updated as if the thread was not in power-saving mode, Decrementer exceptions would not reliably cause exit from this power-saving level even if Decrementer exceptions were enabled to cause exit.

4.3.2.1 Power-Saving Mode Instruction

The **stop** instruction is used to stop instruction fetching and execution and put the thread into power-saving mode. The thread remains in power-saving mode until a system reset exception or an event that is enabled to cause exit from power-saving mode occurs. (See the definition of ${\sf PSSCR}_{\sf EC}$ in Section 4.2.2.)

stop XL-form

stop

	19	///	///	///	370	/
0		6	11	16	21	31

The thread is placed into power-saving mode and execution is stopped.

The power-saving level that is entered is determined by the contents of the PSSCR (see Section 4.2.2). The thread state that is maintained depends on the power-saving level that is entered. The thread state that is maintained at each power-saving level is implementation-dependent, subject to the restrictions specified in Section 4.3.2.MSR_{EE}=0) or in the corresponding interrupt handler (if MSR_{FE}=1).

The thread remains in power-saving mode until either a System Reset exception or certain other events occur. The events that may cause exit from power-saving mode are specified by PSSCR_{EC}, LPCR_{PECE}, and SMFCTRL_{UDEE}. If the event that causes the exit is a System Reset, Machine Check, or Hypervisor Maintenance exception, resource state that would be lost if the exception occurred when the thread was not in power-saving mode may be lost.

This instruction should not be executed in ultravisor state because that scenario may not be thoroughly verified.

This instruction is privileged and context synchronizing.

Special Registers Altered:

None

4.3.2.2 Entering and Exiting Power-Saving Mode

Before software executes the **stop** instruction, the PSSCR is initialized. If the **stop** instruction is to be used by the OS, the hypervisor initializes the fields that are accessible only to the hypervisor before dispatching the OS. These fields include the SD, ESL, EC, and PSLL fields. See the Programming Notes for these fields in Section 4.2.2 for additional information.

If the **stop** instruction is to be executed by the hypervisor when PSSCR_{EC}=1, LPCR_{PECE} and SMFCTR-L_{UDEE} must be set to the desired value (see Sections 2.2 and 3.4). Depending on the implementation and the

power-saving level to be entered, it may also be necessary to save the state of certain resources and perform synchronization procedures to ensure that all stores have been performed with respect to other threads or mechanisms that use the storage areas before executing the **stop**. See the User's Manual for the implementation for details.

Software must also specify the requested and maximum power-saving level limit fields (i.e RL and MTL fields), and the Transition Rate (TR) field in the PSSCR in order to bound the range of power-saving modes that can be entered. If the value of the RL field is greater than or equal to the value of the MTL field, the power-saving level will not increase from the initial level during power-saving mode.

Programming Note

If MSR_{EE}=1 when the **stop** instruction is executed, then the interrupt corresponding to the exception that was expected to cause exit from power-saving mode may occur immediately prior to execution of the **stop** instruction. If this occurs, the result may be a software hang condition since the exception that was expected to cause exit from power-saving mode has already occurred.

The above software hang condition can be prevented by setting MSR_{EE}=0 prior to executing **stop**.

After the thread has entered power-saving mode with PSSCR_{EC}=0, any exception may cause exit from power-saving mode. When an exception occurs, power-saving mode is exited either at the instruction following the stop (if MSR_{EE}=0) or in the corresponding interrupt handler (if MSR_{EF}=1).

Programming Note –

If stop was executed when PSSCR_{EC}=0, then PSSCR_{ESL} must also be set to 0 and PSSCR_{RL MTL} must be set to values that do not allow state loss. (See the definition of the EC bit description in Section 4.3.2.) This guarantees that the state of MSR_{EE} is not lost.

Programming Note

If **stop** was executed when PSSCR_{EC}=0 and MSR_{EE}=0 (in order to avoid the hang condition described in a preceding Programming Note), MSR_{EE} should be set to 1 after power-saving mode is exited in order to take the interrupt corresponding to the exception that caused exit from power-saving mode.

After the thread has entered power-saving mode with PSSCR_{EC}=1, only the System Reset exception and the exceptions enabled in LPCR_{PECE} and SMFCTRL_{UDEE} will cause exit. If the event that causes exit is a Machine Check exception, then a Machine Check interrupt occurs; otherwise a System Reset interrupt occurs, and the contents of SRR1 indicate the exception that caused exit from power-saving mode. If state loss has occurred in an SMF-enabled system, the interrupt is taken in ultravisor state.

If the hypervisor has set PSSCR_{SD}=0 prior to when the **stop** instruction is executed, the instruction following the **stop** may typically be a **mfspr** in order to read the contents of PSSCR_{PLS} to determine the maximum power-saving level that was entered during power-saving mode.

Programming Note

The ultravisor does not initiate power-saving.

If a secure partition attempts to execute **stop** with parameters that allow state loss, the ultravisor gets control via the Hypervisor Facility Unavailable interrupt. It saves secure state and gives control to the hypervisor's Hypervisor Facility Unavailable interrupt handler.

Upon exit from a state-losing power-saving mode in an SMF-enabled system, the ultravisor gets control at its Machine Check or System Reset interrupt handler. It restores any ultravisor state that was lost, and then services the Directed Ultravisor Doorbell exception if that caused the wakeup. It then restores the HRMOR and transfers control to the hypervisor at the hypervisor's Machine Check interrupt handler if the ultravisor got control at the ultravisor's Machine Check interrupt handler, and to the hypervisor's System Reset interrupt handler otherwise.. The hypervisor restores any lost hypervisor state, and then handles the exception (other than Directed Ultravisor Doorbell exception) that caused the wakeup. For this process to work, the ultravisor must have stored a record of its state in some known location prior to transferring control to the hypervisor to execute stop. The hypervisor in turn must have stored its HRMOR value in a location known to the ultravisor. It must also have stored a record of its state in some known location.

The only other function the ultravisor may need to perform for a given power-saving mode transition is to be a proxy accessing hypervisor state in the platform that is mixed with ultravisor state and lacking independent access control.

4.4 Event-Based Branch Facility and Instruction

The Event-Based Branch facility is described in Chapter 6 of Book II, but only at the level required by the application program.

Event-based branches can only occur in problem state and when event-based branches and exceptions have been enabled in the FSCR and HFSCR, and BESCR $_{\rm GE}$ =1. Additionally, the following additional bits must be set to one in order to enable EBB exceptions specific to a given function to occur.

- MMCR0_{EBE} and BESCR_{PME} must be set to 1 to enable Performance Monitor event-based exceptions.
- BESCR_{EE} must be set to 1 to enable External event-based exceptions.

If an event-based exception exists (as indicated by BESCR_{PMEO}=1 or BESCR_{EEO}=1) when MSR_{PR}=0, the corresponding event-based branch will occur when MSR_{PR}=1, FSCR_{EBB}=1, HFSCR_{EBB}=1, and BESCR_{GE}=1.

Programming Note –

Software EBB handlers should ensure that previous exceptions have been cleared (by setting BESCR_{PMEO} and/or BESCR_{EEO} to 0) before re-enabling event-based branches (by setting BESCR_{GE} to 1 or executing rfebb 1) in order to prevent earlier exceptions from causing additional EBBs.

I

Chapter 5. Fixed-Point Facility

5.1 Fixed-Point Facility Overview

This chapter describes the details concerning the registers and the privileged instructions implemented in the Fixed-Point Facility that are not covered in Book I.

5.2 Special Purpose Registers

Special Purpose Registers (SPRs) are read and written using the *mfspr* (page 1184) and *mtspr* (page 1182) instructions. Most SPRs are defined in other chapters of this book; see the index to locate those definitions.

5.3 Fixed-Point Facility Registers

5.3.1 Processor Version Register

The Processor Version Register (PVR) is a 32-bit read-only register that contains a value identifying the version and revision level of the implementation. The contents of the PVR can be copied to a GPR by the *mfspr* instruction. Read access to the PVR is privileged; write access is not provided.

	Version	Revision	1
32		48	63

Figure 9. Processor Version Register

The PVR distinguishes between implementations that differ in attributes that may affect software. It contains two fields.

Version

A 16-bit number that identifies the version of the implementation. Different version numbers indicate major differences between implementations.

Revision


A 16-bit number that distinguishes between implementations of the version. Different revision numbers indicate minor differences between implementations having the same

version number, such as clock rate and Engineering Change level.

Version numbers are assigned by the Power ISA process. Revision numbers are assigned by an implementation-defined process.

5.3.2 Processor Identification Register

The Processor Identification Register (PIR) is a 32-bit register that contains a 20-bit PROCID field that can be used to distinguish the thread from other threads in the system. The contents of the PIR can be copied to a GPR by the *mfspr* instruction. Read access to the PIR is privileged; write access is not provided.



Bits	Name	Description
32:43		Reserved
44:63	PROCID	Thread ID


Figure 10. Processor Identification Register

The means by which the PIR is initialized are implementation-dependent.

The PIR is a hypervisor resource; see Chapter 2.

5.3.3 Process Identification Register

The layout of the Process Identification Register (PIDR) is shown in Figure 11 below.



Bit(s) Name Description
32:63 PID Process Identifier

Figure 11. Process Identification Register

The contents of the PIDR identify the process to which the thread is assigned. The value is used to perform translation and manage the caching of translations. The number of PIDR bits supported is implementation-dependent.

Access to the PIDR is privileged.

Programming Note

Radix tree translation assigns special meaning to PID=0, specifically indicating the operating system's kernel process. When GR=1, PIDR should not be set to zero except when MSR_{PR}=0.

5.3.4 Control Register

The Control Register (CTRL) is a 32-bit register as shown below.




Figure 12. Control Register

The field definitions for the CTRL are shown below.

Bit(s) Description 32:47 Reserved 48:55 Thread State (TS)

Problem State Access Reserved

Privileged Non-hypervisor State Access Bits 0:7 of this field are read-only bits that indicate the state of CTRL_{RUN} for threads with privileged thread numbers 0 through 7, respectively; bits corresponding to privileged thread numbers higher than the maximum privileged thread number supported are set to 0s.

Hypervisor State Access
Bits 0:7 of this field are read-only bits that indicate the state of CTRL_{RUN} for threads with

hypervisor thread numbers 0 through 7, respectively; bits corresponding to hypervisor thread numbers higher than the maximum hypervisor thread number supported are set to 0s.

56:62 Reserved

63 RUN

This bit controls an external I/O pin. This signal may be used for the following:

- driving the RUN Light on a system operator panel
- Direct External exception routing
- Performance Monitor Counter incrementing (see Chapter 11)

The RUN bit can be used by the operating system to indicate when the thread is doing useful work.

Write access to the CTRL is privileged. Reads can be performed in privileged or problem state.

5.3.5 Program Priority Register

Privileged programs may set a wider range of program priorities in the PRI field of PPR and PPR32 than may be set by problem state programs (see Chapter 3 of Book II). Problem state programs may only set values in the range of 0b001 to 0b100 unless the Problem State Priority Boost register (see Section 5.3.6) allows the value 0b101. Privileged programs may set values in the range of 0b001 to 0b110. Hypervisor software may also set 0b111. For all priorities except 0b101, if a program attempts to set a value that is not allowed for its privilege level, the PRI field remains unchanged. If a problem state program attempts to set its priority value to 0b101 when this priority value is not allowed for problem state programs, the priority is set to 0b100. The values and their corresponding meanings are as follows.

Bit(s) Description

11:13 Program Priority (PRI)

001 very low

010 low

011 medium low

100 medium

101 medium high

110 high

111 very high

5.3.6 Problem State Priority Boost Register

The Problem State Priority Boost (PSPB) register is a 32-bit register that controls whether problem state pro-

grams have access to program priority medium high. (See Section 3.1 of Book II.)




Figure 13. Problem State Priority Boost Register

A problem state program is able to set the program priority to medium high only when the PSPB of the thread contains a non-zero value.

The maximum value to which the PSPB can be set must be a power of 2 minus 1. Bits that are not required to represent this maximum value must return 0s when read regardless of what was written to them.

When the PSPB is set to a value less than its maximum value but greater than 0, its contents decrease monotonically at the same rate as the SPURR until its contents minus the amount it is to be decreased are 0 or less when a problem state program is executing on the thread at a priority of medium high. When the contents of the PSPB minus the amount it is to be decreased are 0 or less, its contents are replaced by 0.

When the PSPB is set to its maximum value or 0, its contents do not change until it is set to a different value.

Whenever the priority of a thread is medium high and either of the following conditions exist, hardware changes the priority to medium:

- the PSPB counts down to 0, or
- PSPB=0 and the privilege state of the thread is changed to problem state (MSR_{PR}=1).

5.3.7 Relative Priority Register

The Relative Priority Register (RPR) is a 64-bit register that allows the hypervisor to control the relative priorities corresponding to each valid value of PPR_{PRI}.

	/	RP ₁	RP_2	RP_3	RP_4	RP ₅	RP ₆	RP ₇
0		8	16	24	32	40	48	56

Figure 14. Relative Priority Register

Each RP_n field is defined as follows.

Bits Meaning

0:1 Reserved

2:7 Relative priority of priority level n: Specifies the relative priority that corresponds to the priority corresponding to PPR_{PRI}=n, where a value of 0 indicates the lowest relative priority and a value of 0b111111 indicates the highest relative priority.

Programming Note-

The hypervisor must ensure that the values of the RP_n fields increase monotonically for each n and are of different enough magnitudes to ensure that each priority level provides a meaningful difference in priority.

5.3.8 Hash Key Registers

The Hash Key Register (HASHKEYR) is a 64-bit register which contains the key for the hash computation done by the non-privileged *Hash* instructions, namely *hashst* and *hashchk* (see Section 3.3.17 of Book I). Similarly, the Hash Privileged Key Register (HASHP-KEYR) is a 64-bit register which contains the key for the hash computation done by the privileged *Hash* instructions, namely *hashstp* and *hashchkp* (see Section 5.4.2 of Book III).

	HASHKEY	
0		63

Figure 15. Hash Key Register




Figure 16. Hash Privileged Key Register

HASHKEYR is a privileged register. HASHPKEYR is a hypervisor privileged register.

Programming Note

Normally any indication of privilege in the name and mnemonic of an SPR appears at the beginning -- e.g., Hypervisor Decrementer (HDEC), Ultravisor Real Mode Offset Register (URMOR). The Hash Privileged Key Register (HASHPKEYR) seems to violate this convention, because the privilege indication is in the middle of the name and mnemonic. But "Privileged (P)" for this SPR indicates the privilege not of the SPR -- which is hypervisor privileged -- but of the instructions (*hashstp* and *hashchkp*) that use the SPR. So the seeming violation of the convention is appropriate.

5.3.9 Software-use SPRs

Software-use SPRs are 64-bit registers provided for use by software.

	SPRG0	
	SPRG1	
	SPRG2	
	SPRG3	
0		63

Figure 17. Software-use SPRs

SPRG0, SPRG1, and SPRG2 are privileged registers. SPRG3 is a privileged register except that the contents may be copied to a GPR in Problem state when accessed using the *mfspr* instruction.

Programming Note

Neither the contents of the SPRGs, nor accessing them using mtspr or mfspr, has a side effect on the operation of the thread. One or more of the registers is likely to be needed by interrupt handlers that run in privileged non-hypervisor state (e.g., as scratch registers and/or pointers to per thread save areas).

Operating systems must ensure that no sensitive data are left in SPRG3 when a problem state program is dispatched, and operating systems for secure systems must ensure that SPRG3 cannot be used to implement a "covert channel" between problem state programs. These requirements can be satisfied by clearing SPRG3 before passing control to a program that will run in problem state.

HSPRG0 and HSPRG1 are 64-bit registers provided for use by hypervisor programs.

	HSPRG0	
	HSPRG1	
0		63

Figure 18. SPRs for use by hypervisor programs

Programming Note

Neither the contents of the HSPRGs, nor accessing them using mtspr or mfspr, has a side effect on the operation of the thread. One or both of the registers is likely to be needed by interrupt handlers that run in hypervisor non-ultravisor state (e.g., as scratch registers and/or pointers to per thread save areas).

USPRG0 and USPRG1 are 64-bit registers provided for use by ultravisor programs.

	USPRG0	
	USPRG1	
0		63

Figure 19. SPRs for use by ultravisor programs

Programming Note

Neither the contents of the USPRGs, nor accessing them using mtspr or mfspr, has a side effect on the operation of the thread. One or both of the registers is likely to be needed by interrupt handlers that run in ultravisor state (e.g., as scratch registers and/or pointers to per thread save areas).

5.4 Fixed-Point Facility Instructions

5.4.1 Fixed-Point Load and Store Caching Inhibited Instructions

The storage accesses caused by the instructions described in this section are performed as though the specified storage location is Caching Inhibited and Guarded. The instructions can be executed only in hypervisor state. Software must ensure that the specified storage location is not in the caches. If the specified storage location is in a cache, the results are undefined.

The Fixed-Point Load and Store Caching Inhibited instructions must be executed only when MSR_{DR}=0. The storage location specified by the instructions must not be in storage specified by the Hypervisor Real Mode Storage Control facility to be treated as

non-Guarded. If either of these conditions is violated, the result is a Data Storage interrupt.

Programming Note -

The instructions described in this section can be used to permit a control register on an I/O device to be accessed without permitting the corresponding storage location to be copied into the caches.

The Fixed-Point Load and Store Caching Inhibited instructions are fixed-point Storage Access instructions; see Section 3.3.1 of Book I.

Load Byte and Zero Caching Inhibited Indexed X-form

Ibzcix RT,RA,RB

31	RT	RA	RB	853	/
0	6	11	16	21	31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$
EA $\leftarrow b + (RB)$
RT \leftarrow 560 | MEM(EA, 1)

Let the effective address (EA) be the sum (RA|0)+ (RB). The byte in storage addressed by EA is loaded into RT_{56:63}. RT_{0:55} are set to 0.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Load Word and Zero Caching Inhibited X-form Indexed

Iwzcix RT,RA,RB

31	RT	RA	RB	789	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                                b \leftarrow (RA)
EA \leftarrow b + (RB)
\texttt{RT} \; \leftarrow \; ^{32} \texttt{O} \; \mid \; \mid \; \texttt{MEM(EA, 4)}
```

Let the effective address (EA) be the sum (RA|0)+ (RB). The word in storage addressed by EA is loaded into RT_{32:63}. RT_{0:31} are set to 0.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Load Halfword and Zero Caching Inhibited Indexed X-form

Ihzcix RT,RA,RB

ſ	31	RT	RA	RB	821	/
()	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                      b \leftarrow (RA)
EA \leftarrow b + (RB)
RT \leftarrow ^{48}0 \mid \mid MEM(EA, 2)
```

Let the effective address (EA) be the sum (RA|0)+ (RB). The halfword in storage addressed by EA is loaded into $RT_{48:63}$. $RT_{0:47}$ are set to 0.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Load Doubleword Caching Inhibited X-form Indexed

Idcix RT,RA,RB

31	RT	RA	RB	885	/
0	6	11	16	21	31

```
if RA = 0 then b \leftarrow 0
else
                      b \leftarrow (RA)
EA \leftarrow b + (RB)
RT \leftarrow MEM(EA, 8)
```

Let the effective address (EA) be the sum (RA|0)+ (RB). The doubleword in storage addressed by EA is loaded into RT.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Store Byte Caching Inhibited Indexed X-form

	31	RS	RA	RB	981	/
0		6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 1) \leftarrow (RS)_{56:63}

RS,RA,RB

stbcix

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS)_{56.63} are stored into the byte in storage addressed by EA.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Store Halfword Caching Inhibited Indexed X-form

sthcix RS,RA,RB

Γ	31	RS	RA	RB	949	/
0)	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 2) \leftarrow (RS)_{48:63}

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS)_{48.63} are stored into the halfword in storage addressed by EA.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Store Word Caching Inhibited Indexed X-form

stwcix RS,RA,RB

31	RS	RA	RB	917	/
0	6	11	16	21	31

if RA = 0 then b
$$\leftarrow$$
 0 else b \leftarrow (RA) EA \leftarrow b + (RB) MEM(EA, 4) \leftarrow (RS)_{32:63}

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS)_{32:63} are stored into the word in storage addressed by EA.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Store Doubleword Caching Inhibited Indexed X-form

stdcix RS,RA,RB

Γ	31	RS	RA	RB	1013	/
()	6	11	16	21	31

if RA = 0 then
$$b \leftarrow 0$$

else $b \leftarrow (RA)$
EA $\leftarrow b + (RB)$
MEM(EA, 8) $\leftarrow (RS)$

Let the effective address (EA) be the sum (RA|0)+ (RB). (RS) is stored into the doubleword in storage addressed by EA.

The storage access caused by this instruction is performed as though the specified storage location is Caching Inhibited and Guarded.

This instruction is hypervisor privileged.

Special Registers Altered:

None

5.4.2 Fixed-Point Hash Instructions

Privileged instructions analogous to the Hash instructions described in Section 3.3.17 of Book I are defined in this section. The HashDigest function, used below, is defined in Section 3.3.17.1 of Book I.

Hash Store Privileged

X-form

hashstp RB,offset(RA)

31	D	RA	RB	658	DX
0	6	11	16	21	31

Let DW be the value 32xDX + D. The offset is (0b111_1111 || DW || 0b000) sign extended to 64 bits. Let the effective address (EA) be the sum (RA) + offset. The doubleword hash value computed from the contents of RA, RB, and the hypervisor privileged SPR HASHPKEYR, as specified by the HashDigest function described in Section 3.3.17.1 of Book I, is stored into the doubleword in storage addressed by EA.

This instruction is privileged.

EA must be a multiple of 8. If it is not, either an Alignment interrupt occurs or the results are boundedly undefined.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Hash Check Privileged

X-form

hashchkp RB,offset(RA)

	31	D	RA	RB	690	DX
0		6	11	16	21	31

Let DW be the value 32xDX + D. The offset is (0b111_1111 || DW || 0b000) sign extended to 64 bits. Let the effective address (EA) be the sum (RA) + offset. The doubleword in storage addressed by EA is read and compared with the doubleword hash value computed from the contents of RA, RB, and the hypervisor privileged SPR HASHPKEYR, as specified by the HashDigest function described in Section 3.3.17.1 of Book I. If the values are unequal, the system trap handler is invoked.

This instruction is treated as a *Load*; see Section 4.3 of Book II.

This instruction is privileged.

If the values are unequal, this instruction is context synchronizing (see Book III).

EA must be a multiple of 8. If it is not, either an Alignment interrupt occurs or the results are boundedly undefined.

If RA=0, the instruction form is invalid.

Special Registers Altered:

None

Programming Note

See the Programming Notes that appear in the description of **hashst** and **hashchk** in Section 3.3.17.2 of Book I.

5.4.3 OR Instruction

or Rx,Rx,Rx can be used to set PPR_{PRI} (see Section 5.3.5) as shown in Figure 20. For all priorities except medium high, PPR_{PRI} remains unchanged if the privilege state of the thread executing the instruction is lower than the privilege indicated in the figure. For priority medium high, PPR_{PRI} is set to medium if the thread executing the instruction is in problem state and medium high priority is not allowed for problem state programs. (The encodings available to problem state programs, as well as encodings for additional shared resource hints not shown here, are described in Chapter 3 of Book II.)

Rx	PPR _{PRI}	Priority	Privileged
31	001	very low	no
1	010	low	no
6	011	medium low	no
2	100	medium	no
5	101	medium high	no/yes ¹
3	110	high	yes
7	111	very high	hypv

¹This value is privileged unless the Problem State Priority Boost register allows the priority value 0b101 (See Section 5.3.6.)

Figure 20. Priority levels for or Rx,Rx,Rx

SPR numbers that are not shown in Figure 21 and are in the ranges shown below are reserved for implementation-specific uses.

848 - 863 880 - 895 976 - 991 1008 - 1023

Implementation-specific registers must be privileged. SPR numbers for implementation-specific SPRs should be registered in advance with the Power ISA architects

5.4.4 Move To/From System Register Instructions

The Move To Special Purpose Register and Move From Special Purpose Register instructions are described in Book I, but only at the level available to an application programmer. For example, no mention is made there of registers that can be accessed only in privileged state. The descriptions of these instructions given below extend the descriptions given in Book I, but do not list Special Purpose Registers that are implementation-dependent. In the descriptions of these instructions given in below, the "defined" SPR numbers are the SPR numbers shown in the Figure 21 for the instruction and the implementation-specific SPR numbers that are implemented, and similarly for "defined" registers. All other SPR numbers are undefined for the (Implementation-specific SPR numbers that are not implemented are considered to be undefined.) When an SPR is defined for mtspr and undefined for *mfspr*, or vice versa, a hyphen appears in the column for the instruction for which the SPR number is undefined.

Figure 21. SPR encodings (Sheet 1 of 4)

	SPR ¹	D. C. C. N.	Privi	leged	Length	Extended Mnemonics*	
decimal	spr _{5:9} spr _{0:4}	Register Name	mtspr	mfspr	(bits)	mtspr	mfspr
1	00000 00001	XER	no	no	64	mtxer Rx	mfxer Rx
3	00000 00011	DSCR	no	no	64	mtudscr	mfudscr
8	00000 01000	LR	no	no	64	mtlr Rx	mflr Rx
9	00000 01001	CTR	no	no	64	mtctr Rx	mfctr Rx
13	00000 01101	AMR	no ⁴	no	64	mtuamr Rx	mfuamr Rx
17	00000 10001	DSCR	yes	yes	64	mtdscr Rx	mfdscr Rx
18	00000 10010	DSISR	yes	yes	32	mtdsisr Rx	mfdsisr Rx
19	00000 10011	DAR	yes	yes	64	mtdar Rx	mfdar Rx
22	00000 10110	DEC	yes	yes	64	mtdec Rx	mfdec Rx
26	00000 11010	SRR0	yes	yes	64	mtsrr0 Rx	mfsrr0 Rx
27	00000 11011	SRR1	yes	yes	64	mtsrr1 Rx	mfsrr1 Rx
28	00000 11100	CFAR	yes	yes	64	mtcfar Rx	mfcfar Rx
29	00000 11101	AMR	yes ⁴	yes	64	mtamr Rx	mfamr Rx
48	00001 10000	PIDR	yes	yes	32	mtpidr Rx	mfpidr Rx
61	00001 11101	IAMR	yes ⁷	yes	64	mtiamr Rx	mfiamr Rx
136	00100 01000	CTRL	-	no	32	-	mfctrl Rx
152	00100 11000	CTRL	yes	-	32	mtctrl Rx	-
153	00100 11001	FSCR	yes	yes	64	mtfscr Rx	mffscr Rx
157	00100 11101	UAMOR	yes ⁵	yes	64	mtuamor Rx	mfuamor Rx
158	00100 11110	na	yes	-	na	-	-
159	00100 11111	PSPB	yes	yes	32	mtpspb Rx	mfpspb Rx
176	00101 10000	DPDES	hypv ²	yes	64	mtdpdes Rx	mfdpdes Rx
180	00101 10100	DAWR0	hyp/ult ¹³	hyp/ult ¹³	64	mtdawr0 Rx	mfdawr0 Rx
181	00101 10101	DAWR1	hypv ²	hypv ²	64	mtdawr1 Rx	mfdawr1 Rx
186	00101 11010	RPR	hypv ²	hypv ²	64	mtrpr Rx	mfrpr Rx
187	00101 11011	CIABR	hyp/ult ¹³	hyp/ult ¹³	64	mtciabr Rx	mfciabr Rx
188	00101 11100	DAWRX0	hyp/ult ¹³	hyp/ult ¹³	32	mtdawrx0 Rx	mfdawrx0 Rx
189	00101 11101	DAWRX1	hypv ²	hypv ²	32	mtdawrx1 Rx	mfdawrx1 Rx
190	00101 11110	HFSCR	hypv ²	hypv ²	64	mthfscr Rx	mfhfscr Rx
256	01000 00000	VRSAVE	no	no	32	mtvrsave Rx	mfvrsave Rx
259	01000 00011	SPRG3	-	no	64	-	mfusprg3
268	01000 01100	TB	-	no	64	-	mftb Rx ¹⁰
269	01000 01101	TBU	-	no	32	-	mftbu Rx ¹⁰
272-275	01000 100xx	SPRG[n] n=0-3	yes	yes	64	mtspgrn Rx	mfspgrn Rx
284	01000 11100	TBL	hypv ²	-	32	mttbl Rx	-
285	01000 11101	TBU	hypv ²	-	32	mttbu Rx	-
286	01000 11110	TBU40	hypv	-	64	mttbu40 Rx	-
287	01000 11111	PVR	-	yes	32	-	mfpvr Rx
304	01001 10000	HSPRG0	hypv ²	hypv ²	64	mthsprg0 Rx	mfhsprg0 Rx
305	01001 10001	HSPRG1	hypv ²	hypv ²	64	mthsprg1 Rx	mfhsprg1 Rx
306	01001 10010	HDSISR	hypv ²	hypv ²	32	mthdisr Rx	mfhdisr Rx
307	01001 10011	HDAR	hypv ²	hypv ²	64	mthdar Rx	mfhdar Rx
308	01001 10100	SPURR	hypv ²	yes	64	mtspurr Rx	mfspurr Rx
309	01001 10101	PURR	hypv ²	yes	64	mtpurr Rx	mfpurr Rx
310	01001 10110	HDEC	hypv ²	hypv ²	64	mthdec Rx	mfhdec Rx
313	01001 11001	HRMOR	hypv ²	hypv ²	64	mthrmor Rx	mfhrmor Rx
314	01001 11010	HSRR0	hypv ²	hypv ²	64	mthsrr0 Rx	mfhsrr0 Rx
315	01001 11011	HSRR1	hypv ²	hypv ²	64	mthsrr1 Rx	mfhsrr1 Rx

Figure 21. SPR encodings (Sheet 2 of 4)

decimal	SPR ¹	Dogistor Name		ileged	Length	Extended N	Inemonics*
uecimai	spr _{5:9} spr _{0:4}	Register Name	mtspr	mfspr	(bits)	mtspr	mfspr
318	01001 11110	LPCR	hypv ²	hypv ²	64	mtlpcr Rx	mflpcr Rx
319	01001 11111	LPIDR	hypv ²	hypv ²	32	mtlpidr Rx	mflpidr Rx
336	01010 10000	HMER	hypv ^{2,3}	hypv ²	64	mthmer Rx	mfhmer Rx
337	01010 10000	HMEER	hypv ²	hypv ²	64	mthmeer Rx	mfhmeer Rx
338	01010 10001	PCR	hypv ²	hypv ²	64	mtpcr Rx	mfpcr Rx
339		HEIR	hypv ²	hypv ²	32	mtheir Rx	mfheir Rx
	01010 10011		hypv hymy2				
349	01010 11101	AMOR	hypv ²	hypv ²	64	mtamor Rx	mfamor Rx
446	01101 11110	TIR	-	yes	64	-	mftir Rx
455	01110 00111	HDEXCR	- 14	no	32	-	mfuhdexcr Rx
464	01110 10000	PTCR	hypv ¹⁴	hypv ²	64	mtptcr Rx	mfptcr Rx
468	01110 10100	HASHKEYR	yes	yes	64	mthashkeyr Rx	mfhashkeyr Rx
469	01110 10101	HASHPKEYR	hypv ²	hypv ²	64	mthashpkeyr Rx	mfhashpkeyr Rx
471	01110 10111	HDEXCR	hypv ²	hypv ²	64	mthdexcr Rx	mfhdexcr Rx
496	01111 10000	USPRG0	ultv	ultv	64	mtusprg0 Rx	mfusprg0 Rx
497	01111 10001	USPRG1	ultv	ultv	64	mtusprg1 Rx	mfusprg1 Rx
505	01111 11001	URMOR	ultv	ultv	64	mturmor Rx	mfurmor Rx
506	01111 11010	USRR0	ultv	ultv	64	mtusrr0 Rx	mfusrr0 Rx
507	01111 11010	USRR1	ultv	ultv	64	mtusrr1 Rx	mfusrr1 Rx
511	01111 11011	SMFCTRL	ultv	ultv	64	mtsmfctrl Rx	mfsmfctrl Rx
736				no ⁶	64	IIIISIIIICIII KX	
736	10111 00000	SIER2	-	no	64	-	mfusier2 Rx
		0.55		6			mfsier2 Rx
737	10111 00001	SIER3	-	no ⁶	64	-	mfusier3 Rx
				c			mfsier3 Rx
738	10111 00010	MMCR3	-	no ⁶	64	-	mfummcr3 Rx
							mfmmcr3 Rx
752	10111 10000	SIER2	yes	yes	64	mtsier2 Rx	12
753	10111 10001	SIER3	yes	yes	64	mtsier3 Rx	12
754	10111 10010	MMCR3	yes	yes	64	mtmmcr3 Rx	12
768	11000 00000	SIER	-	no ⁶	64	-	mfusier Rx
							mfsier Rx
769	11000 00001	MMCR2	no ⁶	no ⁶	64	mtummcr2 Rx	mfummcr2 Rx
. 00	11000 00001	I I I I I I I I I I I I I I I I I I I			"	mtmmcr2 Rx	mfmmcr2 Rx
770	11000 00010	MMCRA	no ⁶	no ⁶	64	mtummcra Rx	mfummcra Rx
770	11000 00010	IVIIVICKA	110	110	04	IIILUIIIIIIIIIIII KX	mfmmcra Rx
771	11000 00011	PMC1	no ⁶	no ⁶	32	mtunmo1 Dv	
771	11000 00011	PIVICI	110°	no ·	32	mtupmc1 Rx	mfupmc1 Rx
		D1100	6	6			mfpmc1 Rx
772	11000 00100	PMC2	no ⁶	no ⁶	32	mtupmc2 Rx	mfupmc2 Rx
							mfpmc2 Rx
773	11000 00101	PMC3	no ⁶	no ⁶	32	mtupmc3 Rx	mfupmc3 Rx
							mfpmc3 Rx
774	11000 00110	PMC4	no ⁶	no ⁶	32	mtupmc4 Rx	mfupmc4 Rx
							mfpmc4 Rx
775	11000 00111	PMC5	no ⁶	no ⁶	32	mtupmc5 Rx	mfupmc5 Rx
							mfpmc5 Rx
776	11000 01000	PMC6	no ⁶	no ⁶	32	mtupmc6 Rx	mfupmc6 Rx
							mfpmc6 Rx
779	11000 01011	MMCR0	no ⁶	no ⁶	64	mtummcr0 Rx	mfummcr0 Rx
113	11000 01011	IVIIVIOI (O	110	110	57	manimolo IX	mfmmcr0 Rx
780	11000 01100	SIAR	1	no ⁶	64		mfusiar Rx
700	TT000 0TT00	SIAR	-	110	04		
70.1	44000	0040		6	6.4		mfsiar Rx
781	11000 01101	SDAR	-	no ⁶	64	-	mfusdar Rx
							mfsdar Rx
782	11000 01110	MMCR1	-	no ⁶	64	-	mfummcr1 Rx
							mfmmcr1 Rx
784	11000 10000	SIER	yes	yes	64	mtsier Rx	11
785	11000 10001	MMCR2	yes	yes	64	11	11

Figure 21. SPR encodings (Sheet 3 of 4)

decimal	SPR ¹	Register Name	Privi	leged	Length	Extended I	Vinemonics*
decimai	spr _{5:9} spr _{0:4}	Register Name	mtspr	mfspr	(bits)	mtspr	mfspr
786	11000 10010	MMCRA	yes	yes	64	mtmmcra Rx	11
787	11000 10011	PMC1	yes	yes	32	mtpmc1 Rx	11
788	11000 10100	PMC2	yes	yes	32	mtpmc2 Rx	11
789	11000 10101	PMC3	yes	yes	32	mtpmc3 Rx	11
790	11000 10110	PMC4	yes	yes	32	mtpmc4 Rx	11
791	11000 10111	PMC5	yes	yes	32	mtpmc5 Rx	11
792	11000 11000	PMC6	yes	yes	32	mtpmc6 Rx	11
795	11000 11011	MMCR0	yes	yes	64	mtmmcr0 Rx	11
796	11000 11100	SIAR	yes	yes	64	mtsiar Rx	11
797	11000 11101	SDAR	yes	yes	64	mtsdar Rx	11
798	11000 11110	MMCR1	yes	yes	64	mtmmcr1 Rx	11
800	11001 00000	BESCRS	no	no	64	mtbescrs Rx	mfbescrs Rx
801	11001 00001	BESCRSU	no	no	32	mtbescrsu Rx	mfbescrsu Rx
802	11001 00010	BESCRR	no	no	64	mtbescrr Rx	mfbescrr Rx
803	11001 00011	BESCRRU	no	no	32	mtbescrru Rx	mfbescrru Rx
804	11001 00100	EBBHR	no	no	64	mtebbhr Rx	mfebbhr Rx
805	11001 00101	EBBRR	no	no	64	mtebbrr Rx	mfebbrr Rx
806	11001 00110	BESCR	no	no	64	mtbescr Rx	mfbescr Rx
808	11001 01000	reserved ⁸	no	no	na	-	-
809	11001 01001	reserved ⁸	no	no	na	-	-
810	11001 01010	reserved ⁸	no	no	na	-	-
811	11001 01011	reserved ⁸	no	no	na	-	-
812	11001 01100	DEXCR	-	no	32	-	mfudexcr Rx ¹⁴
815	11001 01110	TAR	no	no	64	mttar Rx	mftar Rx
816	11001 10000	ASDR	hypv ²	hypv ²	64	mtasdr Rx	mfasdr Rx
823	11001 10111	PSSCR	yes	yes	64	mtpsscr Rx	mfpsscr Rx
828	11001 11100	DEXCR	yes	yes	64	mtdexcr Rx	mfdexcr Rx
848	11010 10000	IC	hypv ²	yes	64	mtic Rx	mfic Rx
849	11010 10001	VTB	hypv ²	yes	64	mtvtb Rx	mfvtb Rx
855	11010 10111	PSSCR	hypv ³	hypv ³	64	mthpsscr Rx	mfhpsscr
896	11100 00000	PPR	no	no	64	mtppr Rx	mfppr Rx
898	11100 00010	PPR32	no	no	32	mtppr32 Rx	mfppr32 Rx
1023	11111 11111	PIR	-	yes	32	-	mfpir Rx

Figure 21. SPR encodings (Sheet 4 of 4)

decimal	SPR ¹	Register Name	Privileged		Length	Extended Mnemonics*	
uecimai	spr _{5·9} spr _{0·4}	ivedister Marile	mtspr	mfspr	(bits)	mtspr	mfspr

- This register is not defined for this instruction.
- Note that the order of the two 5-bit halves of the SPR number is reversed.
- This register is a hypervisor resource, and can be accessed by this instruction only in hypervisor state (see Chapter 2).
- This register cannot be directly written. Instead, bits in the register corresponding to 0 bits in (RS) can be cleared using mtspr SPR,RS.
- ⁴ The value specified in register RS may be masked by the contents of the [U]AMOR before being placed into the AMR; see the *mtspr* instruction description.
- The value specified in register RS may be ANDed with the contents of the AMOR before being placed into the UAMOR; see the *mtspr* instruction description.
- MMCR0_{PMCC} and MMCR0_{PMCCEXT} controls the availability of this SPR, and its contents depend on the privilege state in which it is accessed. See Section 11.4.4 for details.
- The value specified in Register RS may be masked by the contents of the AMOR before being placed into the IAMR; see the *mtspr* instruction description.
- Accesses to these SPRs are no-ops; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs" in Book I.
- SPR numbers 777-778, 783, 793-794, and 799 are reserved for the Performance Monitor. All other SPR numbers that are not shown above and are not implementation-specific are reserved.
- The *mftb* instruction is Phased-Out. Assemblers targeting Version 2.03 or later of the architecture should generate an *mfspr* instruction for the *mftb* and *mftbu* extended mnemonics; see the corresponding Assembler Note in the *mftb* instruction description (see Section 5.1 of Book II).
- No extended mnemonic is provided because previous versions of the architecture defined the obvious extended mnemonic as resolving to the non-privileged SPR number, and because there is no software benefit in using the privileged SPR number, rather than the non-privileged SPR number, for this function.
- 12 *mtspr* specifying this register is ultravisor privileged when SMFCTRL_E=1; otherwise it is hypervisor privileged.
- ¹³ This register is ultravisor privileged when SMFCTRL_D=1; otherwise it is hypervisor privileged.
- "udexcr" in the extended mnemonic refers to the non-privileged SPR number for DEXCR. It is not to be confused with "UDEXCR", which is the ultravisor equivalent of HDEXCR and cannot be read using *mfspr* instruction. See Section 9.3.3 of Book III.

*This figure also defines extended mnemonics for the *mtspr* and *mfspr* instructions, including the Special Purpose Registers (SPRs) defined in Book I and for the *Move From Time Base* instruction defined in Book II.

The *mtspr* and *mfspr* instructions specify an SPR as a numeric operand; extended mnemonics are provided that represent the SPR in the mnemonic rather than requiring it to be coded as an operand. Similar extended mnemonics are provided for the *Move From Time Base* instruction, which specifies the portion of the Time Base as a numeric operand.

Note: *mftb* serves as both a basic and an extended mnemonic. The Assembler will recognize an *mftb* mnemonic with two operands as the basic form, and an *mftb* mnemonic with one operand as the extended form. In the extended form the TBR operand is omitted and assumed to be 268 (the value that corresponds to TB)

Move To Special Purpose Register XFX-form

mtspr SPR,RS

31	RS	spr	467	/
0	6	11	21	31

```
n \leftarrow spr_{5:9} \mid\mid spr_{0:4}
switch (n)
  \texttt{case(13):} if \texttt{MSR}_{\texttt{HV PR}} = 0b10 then
                  SPR(13) \leftarrow (RS)
                else
                  if MSR_{HV\ PR} = 0b00 then
                     SPR(13) \leftarrow ((RS) \& AMOR)
                                  ((SPR(13)) & ¬AMOR)
                   else
                     SPR(13) \leftarrow ((RS) \& UAMOR)
                                 ((SPR(13)) & ¬UAMOR)
  case(29,61):if MSR_{HV PR} = 0b10 then
                  SPR(n) \leftarrow (RS)
                else
                    SPR(n) \leftarrow ((RS) \& AMOR)
                                    ((SPR(n)) & ¬AMOR)
  case (157): if MSR_{HV\ PR} = 0b10 then
                     SPR(157) \leftarrow (RS)
                   else
                     SPR(157) \leftarrow (RS) \& AMOR
  case (336):SPR(336) \leftarrow (SPR(336)) & (RS)
  case (158, 808, 809, 810, 811):
  default: if length(SPR(n)) = 64 then
                 SPR(n) \leftarrow (RS)
              else
                 SPR(n) \leftarrow (RS)_{32:63}
```

The SPR field denotes a Special Purpose Register, encoded as shown in Figure 21. If the SPR field contains the value 158, the instruction is treated as a privileged no-op. If the SPR field contains a value from 808 through 811, the instruction specifies a reserved SPR, and is treated as a no-op; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs" in Book I. Otherwise, the contents of register RS are placed into the designated Special Purpose Register, except as described in the next five paragraphs. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RS are placed into the SPR.

When the designated SPR is the Authority Mask Register (AMR), (using SPR 13 or SPR 29), or the designated SPR is the Instruction Authority Mask Register (IAMR), and MSR_{HV PR}=0b00, the contents of bit positions of register RS corresponding to 1 bits in the Authority Mask Override Register (AMOR) are placed into the corresponding bits of the AMR or IAMR, respectively; the other AMR or IAMR bits are not modified.

When the designated SPR is the AMR, using SPR 13, and MSR_{PR}=1, the contents of bit positions of register RS corresponding to 1 bits in the User Authority Mask

Override Register (UAMOR) are placed into the corresponding bits of the AMR; the other AMR bits are not modified.

When the designated SPR is the UAMOR and $MSR_{HV\ PR}$ =0b00, the contents of register RS are ANDed with the contents of the AMOR and the result is placed into the UAMOR.

When the designated SPR is the Hypervisor Maintenance Exception Register (HMER), the contents of register RS are ANDed with the contents of the HMER and the result is placed into the HMER.

For this instruction, SPRs TBL and TBU are treated as separate 32-bit registers; setting one leaves the other unaltered.

 $spr_0=1$ if and only if writing the register is privileged. Execution of this instruction specifying an SPR number with $spr_0=1$ when the privilege state of the thread does not permit the access causes one of the following.

- MSR_{PR}=1: Privileged Instruction type Program interrupt
- MSR_{HV PR}=0b00 or MSR_{S HV PR}=0b010 and the SPR is always an ultravisor resource (independent of the contents of SMFCTRL): Privileged Instruction type Program interrupt
- MSR_{HV PR}=0b00 and the SPR is a hypervisor resource (see Figure 21) or is PTCR, DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation:
 - LPCR_{EVIRT}=0: Privileged Instruction type Program interrupt
 - LPCR_{EVIRT}=1: Hypervisor Emulation Assistance interrupt
- MSR_{S HV PR}=0b010 and the SPR is PTCR, DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation: Hypervisor Emulation Assistance interrupt

Execution of this instruction specifying an SPR number that is undefined for the implementation causes one of the following.

- if $spr_0=0$:
 - if MSR_{PR}=1: Hypervisor Emulation Assistance interrupt
 - if MSR_{PR}=0: Hypervisor Emulation Assistance interrupt for SPR 0,4,5, and 6, and no operation (i.e., the instruction is treated as a no-op) when LPCR_{EVIRT}=0 and Hypervisor Emulation Assistance interrupt when LPCR_{EVIRT}=1 for all other SPRs
- \blacksquare if spr₀=1:
 - if MSR_{PR}=1: Privileged Instruction type Program interrupt
 - if MSR_{PR}=0: no operation (i.e., the instruction is treated as a no-op) when LPCR_{EVIRT}=0 and Hypervisor Emulation Assistance interrupt when LPCR_{EVIRT}=1

Special Registers Altered:

See Figure 21

Programming Note

For a discussion of software synchronization requirements when altering certain Special Purpose Registers, see Chapter 13. "Synchronization Requirements for Context Alterations" page 1353.

Programming Note —

Requiring that an attempt to execute an *mtspr* or mfspr instruction with SPR=0 or an attempt to execute an *mfspr* instruction with SPR=4, 5, or 6 cause a Hypervisor Emulation Assistance interrupt permits efficient emulation of *mt/fspr* specifying the corresponding SPRs as defined in the POWER Architecture.

Requiring that an attempt to execute an mtspr instruction with SPR=4, 5, or 6 cause a Hypervisor Emulation Assistance interrupt, even in privileged state, makes the behavior be the same for both instructions for all four SPR numbers, thereby simplifying the architecture. (SPRs 4, 5, and 6 were not defined for *mtspr* in the POWER Architecture. The corresponding SPRs were privileged for writing, and mtspr to those SPRs used the corresponding privileged SPR number.)

Move From Special Purpose Register XFX-form

mfspr RT,SPR

31	RT	spr	339	/
0	6	11	21	31

```
n \leftarrow spr_{5:9} \mid \mid spr_{0:4}

switch (n)

case(808, 809, 810, 811):

default:

if length(SPR(n)) = 64 then

RT \leftarrow SPR(n)

else

RT \leftarrow ^{32}0 \mid \mid SPR(n)
```

The SPR field denotes a Special Purpose Register, encoded as shown in Figure 21. If the SPR field contains a value from 808 through 811, the instruction specifies a reserved SPR, and is treated as a no-op; see Section 1.3.3, "Reserved Fields, Reserved Values, and Reserved SPRs" in Book I. Otherwise, the contents of the designated Special Purpose Register are placed into register RT. For Special Purpose Registers that are 32 bits long, the low-order 32 bits of RT receive the contents of the Special Purpose Register and the high-order 32 bits of RT are set to zero.

 $\rm spr_0=1$ if and only if reading the register is privileged. Execution of this instruction specifying an SPR number with $\rm spr_0=1$ when the privilege state of the thread does not permit the access causes one of the following.

- MSR_{PR}=1: Privileged Instruction type Program interrupt
- MSR_{HV PR}=0b00 or MSR_{S HV PR}=0b010 and the SPR is always an ultravisor resource (independent of the contents of SMFCTRL): Privileged Instruction type Program interrupt
- MSR_{HV PR}=0b00 and the SPR is a hypervisor resource (see Figure 21) or is DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation:
 - LPCR_{EVIRT}=0: Privileged Instruction type Program interrupt
 - LPCR_{EVIRT}=1: Hypervisor Emulation Assistance interrupt
- MSR_{S HV PR}=0b010 and the SPR is DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation: Hypervisor Emulation Assistance interrupt

Execution of this instruction specifying an SPR number that is not defined for the implementation causes one of the following.

- \blacksquare if spr₀=0:
 - if MSR_{PR}=1: Hypervisor Emulation Assistance interrupt

- if MSR_{PR}=0: Hypervisor Emulation Assistance interrupt for SPRs 0, 4, 5, and 6, and no operation (i.e., the instruction is treated as a no-op) when LPCR_{EVIRT}=0 and Hypervisor Emulation Assistance interrupt when LPCR_{E-VIRT}=1 for all other SPRs
- \blacksquare if spr₀=1:
 - if MSR_{PR}=1: Privileged Instruction type Program interrupt
 - if MSR_{PR}=0: no operation (i.e., the instruction is treated as a no-op) when LPCR_{EVIRT}=0 and Hypervisor Emulation Assistance interrupt when LPCR_{EVIRT}=1

Special Registers Altered:

None

Note

See the Notes that appear with *mtspr*.

Move To Machine State Register X-form

mtmsr RS,L

31	RS	///	L	///	146	/
0	6	11	15 1	6	21	31

The MSR is set based on the contents of register RS and of the L field.

L=0:

The result of ORing bits 48 and 49 of register RS is placed into MSR $_{48}$. The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of register RS is complemented and then ANDed with the result of ORing bits 58 and 49 of register RS and placed into MSR $_{58}$. The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of register RS is complemented and then ANDed with the result of ORing bits 59 and 49 of register RS and placed into MSR $_{59}$. Bits 32:40, 42:47, 49:50, 52:57, and 60:62 of register RS are placed into the corresponding bits of the MSR.

L=1:

Bits 48 and 62 of register RS are placed into the corresponding bits of the MSR. The remaining bits of the MSR are unchanged.

This instruction is privileged.

If L=0 this instruction is context synchronizing. If L=1 this instruction is execution synchronizing; in addition, the alterations of the EE and RI bits take effect as soon as the instruction completes.

Special Registers Altered:

MSR

Except in the *mtmsr* instruction description in this section, references to "*mtmsr*" in this document imply either L value unless otherwise stated or obvious from context (e.g., a reference to an *mtmsr* instruction that modifies an MSR bit other than the EE or RI bit implies L=0).

Programming Note

If this instruction sets MSR_{PR} to 1, it also sets MSR_{EE} , MSR_{IR} , and MSR_{DR} to 1. If this instruction results in $MSR_{S\ HV\ PR}$ being equal to 0b110, it also sets MSR_{IR} and MSR_{DR} to 0.

This instruction does not alter MSR_S , MSR_{ME} , or MSR_{LE} . (This instruction does not alter MSR_{HV} because it does not alter any of the high-order 32 bits of the MSR.)

If the only MSR bits to be altered are MSR_{EE RI}, to obtain the best performance L=1 should be used.

Programming Note

If MSR_{EE}=0 and an External, Decrementer, or Performance Monitor exception is pending, executing an *mtmsrd* instruction that sets MSR_{EE} to 1 will cause the interrupt to occur before the next instruction is executed, if no higher priority exception exists (see Section 7.9, "Interrupt Priorities" on page 1306). Similarly, if a Hypervisor Decrementer interrupt is pending, execution of the instruction by the hypervisor causes a Hypervisor Decrementer interrupt to occur if HDICE=1.

For a discussion of software synchronization requirements when altering certain MSR bits, see Chapter 13.

Programming Note -

mtmsr serves as both a basic and an extended mnemonic. The Assembler will recognize an **mtmsr** mnemonic with two operands as the basic form, and an **mtmsr** mnemonic with one operand as the extended form. In the extended form the L operand is omitted and assumed to be 0.

Programming Note -

There is no need for an analogous version of the *mfmsr* instruction, because the existing instruction copies the entire contents of the MSR to the selected GPR.

Move To Machine State Register Doubleword

X-form

mtmsrd RS,L

31	RS	///	L	///	178	/
0	6	11	15	16	21	31

The MSR is set based on the contents of register RS and of the L field.

L=0:

The result of ORing bits 48 and 49 of register RS is placed into MSR_{48} . The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of register RS is complemented and then ANDed with the result of ORing bits 58 and 49 of register RS and placed into MSR_{58} . The result of ANDing bit 41 of the MSR with bit 3 of the MSR and with the complement of bit 49 of register RS is complemented and then ANDed with the result of ORing bits 59 and 49 of register RS and placed into MSR_{59} . Bits 0:2, 4:40 42:47, 49:50, 52:57, and 60:62 of register RS are placed into the corresponding bits of the MSR.

L=1:

Bits 48 and 62 of register RS are placed into the corresponding bits of the MSR. The remaining bits of the MSR are unchanged.

This instruction is privileged.

If L=0 this instruction is context synchronizing. If L=1 this instruction is execution synchronizing; in addition, the alterations of the EE and RI bits take effect as soon as the instruction completes.

Special Registers Altered:

MSR

Except in the *mtmsrd* instruction description in this section, references to "*mtmsrd*" in this document imply either L value unless otherwise stated or obvious from context (e.g., a reference to an *mtmsrd* instruction that modifies an MSR bit other than the EE or RI bit implies L=0).

Programming Note

If this instruction sets MSR_{PR} to 1, it also sets MSR_{EE} , MSR_{IR} , and MSR_{DR} to 1. If this instruction results in $MSR_{S\;HV\;PR}$ being equal to 0b110, it also sets MSR_{IR} and MSR_{DR} to 0.

This instruction does not alter MSR_{HV} , MSR_{S} , MSR_{ME} , or MSR_{LE} .

If the only MSR bits to be altered are MSR_{EE RI}, to obtain the best performance L=1 should be used.

Programming Note -

If MSR_{EE}=0 and an External, Decrementer, or Performance Monitor exception is pending, executing an *mtmsrd* instruction that sets MSR_{EE} to 1 will cause the interrupt to occur before the next instruction is executed, if no higher priority exception exists (see Section 7.9, "Interrupt Priorities" on page 1306). Similarly, if a Hypervisor Decrementer interrupt is pending, execution of the instruction by the hypervisor causes a Hypervisor Decrementer interrupt to occur if HDICE=1.

For a discussion of software synchronization requirements when altering certain MSR bits, see Chapter 13.

Programming Note -

mtmsrd serves as both a basic and an extended mnemonic. The Assembler will recognize an **mtmsrd** mnemonic with two operands as the basic form, and an **mtmsrd** mnemonic with one operand as the extended form. In the extended form the L operand is omitted and assumed to be 0.

Move From Machine State Register X-form

mfmsr RT

31	RT	///	///	83	/
0	6	11	16	21	31

 $\texttt{RT} \; \leftarrow \; \texttt{MSR}$

The contents of the MSR are placed into register RT.

This instruction is privileged.

Special Registers Altered:

None

Chapter 6. Storage Control

6.1 Overview

A program references storage using the effective address computed by the hardware when it executes a *Load*, *Store*, *Branch*, or *Cache Management* instruction, or when it fetches the next sequential instruction. The effective address is translated to a real address according to procedures described in Section 6.7.3, in Section 6.7.7 and in the following sections. The real address is what is presented to the storage subsystem.

For a complete discussion of storage addressing and effective address calculation, see Section 1.10 of Book I.

6.2 Storage Exceptions

A storage exception results when the sequential execution model requires that a storage access be performed but the access is not permitted (e.g., is not permitted by the storage protection mechanism), the access cannot be performed because the effective address cannot be translated to a real address, or the access matches some tracking mechanism criteria (e.g., Data Address Watchpoint).

In certain cases a storage exception may result in the "restart" of (re-execution of at least part of) a Load or Store instruction. See Section of Book II, and Section 7.6 in this Book.

6.3 Instruction Fetch

Instructions are fetched under control of MSR_{IR}.

MSR_{IR}=0

The effective address of the instruction is interpreted as described in Section 6.7.3.

MSR_{IR}=1

The effective address of the instruction is translated by the Address Translation mechanism described beginning in Section 6.7.7.

6.3.1 Implicit Branch

Explicitly altering certain MSR bits (using mtmsr[d]), or explicitly altering SLB entries, Page Table Entries, or certain System Registers (including the HRMOR, URMOR, and possibly other implementation-dependent registers), may have the side effect of changing the addresses, effective or real, from which the current instruction stream is being fetched. This side effect is called an implicit branch. For example, an mtmsrd instruction that changes the value of MSR_{SF} may change the effective addresses from which the current instruction stream is being fetched. The MSR bits and System Registers (excluding implementation-dependent registers) for which alteration can cause an implicit branch are indicated as such in Chapter 13. "Synchronization Requirements for Context Alterations" on page 1353. Implicit branches are not supported by the Power ISA. If an implicit branch occurs, the results are boundedly undefined.

6.3.2 Address Wrapping Combined with Changing MSR Bit SF

If the current instruction is at effective address 2^{32} - 4 and is an *mtmsrd* instruction that changes the contents of MSR_{SF}, the effective address of the next sequential instruction is undefined.

Programming Note -

If the thread is in 32-bit mode, the current instruction is a word instruction at effective address 2^{32} -4 or a prefixed instruction at effective address 2^{32} -8, and an interrupt occurs that is defined to set SRR0 or HSRR0 (or LR, for the System Call Vectored interrupt) to the effective address of the next sequential instruction, the contents of SRR0 or HSRR0 (or LR), as appropriate to the interrupt, are undefined.

6.4 Data Access

Data accesses are controlled by MSR_{DR}.

MSR_{DR}=0

The effective address of the data is interpreted as described in Section 6.7.3.

MSR_{DR}=1

The effective address of the data is translated by the Address Translation mechanism described in Section 6.7.7.

6.5 Performing Operations Out-of-Order

An operation is said to be performed "in-order" if, at the time that it is performed, it is known to be required by the sequential execution model. An operation is said to be performed "out-of-order" if, at the time that it is performed, it is not known to be required by the sequential execution model.

Operations are performed out-of-order on the expectation that the results will be needed by an instruction that will be required by the sequential execution model. Whether the results are really needed is contingent on everything that might divert the control flow away from the instruction, such as *Branch*, *Trap*, *System Call*, and *Return From Interrupt* instructions, and interrupts, and on everything that might change the context in which the instruction is executed.

Typically, operations are performed out-of-order when resources are available that would otherwise be idle, so the operation incurs little or no cost. If subsequent events such as branches or interrupts indicate that the operation would not have been performed in the sequential execution model, any results of the operation are abandoned (except as described below).

In the remainder of this section, including its subsections, "Load instruction" includes the Cache Management and other instructions that are stated in the instruction descriptions to be "treated as a Load", and similarly for "Store instruction".

A data access that is performed out-of-order may correspond to an arbitrary *Load* or *Store* instruction (e.g., a *Load* or *Store* instruction that is not in the instruction stream being executed). Similarly, an instruction fetch that is performed out-of-order may be for an arbitrary instruction (e.g., the aligned word at an arbitrary location in instruction storage).

Most operations can be performed out-of-order, as long as the machine appears to follow the sequential execution model. Certain out-of-order operations are restricted, as follows.

Stores

Stores are not performed out-of-order (even if the Store instructions that caused them were executed out-of-order).

- Accessing Guarded Storage
 The restrictions for this case are given in Section 6.8.1.1.
- Executing instructions subsequent to an ori R31,R31,0 instruction
 The restrictions for this case are given in Section 9.2.1

The only permitted side effects of performing an operation out-of-order are the following.

- A Machine Check or Checkstop that could be caused by in-order execution may occur out-of-order.
- Reference and Change bits may be set as described in Section 6.7.12.
- Non-Guarded storage locations that could be fetched into a cache by in-order fetching or execution of an arbitrary instruction may be fetched out-of-order into that cache.

6.6 Invalid Real Address

A storage access (including an access that is performed out-of-order; see Section 6.5) may cause a Machine Check if the accessed storage location contains an uncorrectable error or does not exist.

In the case that the accessed storage location does not exist, the Checkstop state may be entered. See Section 7.5.2 on page 1278.

Programming Note -

In configurations supporting multiple partitions, hypervisor software must ensure that a storage access by a program in one partition will not cause a Checkstop or other system-wide event that could affect the integrity of other partitions (see Chapter 2). For example, such an event could occur if a real address placed in a Page Table Entry does not exist.

6.7 Storage Addressing

Storage Control Overview

- Host real address space size is 2^m bytes, m≤60; see Note 1.
- Guest real address space size is 2^m bytes, m≤60; see Notes 1 and 2.
- Real page size is 2¹² bytes (4 KB).
- Effective address space size is 2⁶⁴ bytes.
- For HPT translation, an effective address is translated to a virtual address via a segment descriptor that was either bolted into the Segment Lookaside Buffer (SLB) by software or found and installed into the SLB via a hardware walk of the Segment Table. After that, the virtual address is translated to a host real address via a hardware walk of the Page Table.
 - Virtual address space size is 2ⁿ bytes, 65≤n≤78; see Note 3.
 - Segment size is 2^s bytes, s=28 or 40.
 - $2^{n-40} \le$ number of virtual segments $\le 2^{n-28}$; see Note 3.
 - Virtual page size is 2^p bytes, where 12≤p, and 2^p is no larger than either the size of the biggest segment or the real address space; a size of 4 KB, 64 KB, and an implementation-dependent number of other sizes are supported; see Note 4. The Page Table specifies the virtual page size. The SLB specifies the base virtual page size, which is the smallest virtual page size that the segment can contain. The base virtual page size is 2^b bytes.
 - Segments contain pages of a single size, a mixture of 4 KB and 64 KB pages, or a mixture of page sizes that include implementation-dependent page sizes.
- For Radix Tree translation, an effective address is translated to a (guest or host) real address via a hardware walk of the Page Table..
 - Virtual page size is 2^p bytes, where 12≤p, and 2^p is no larger than the size of the real address space; a size of 4 KB, 64 KB, 2MB, and an implementation-dependent number of other sizes are supported; see Note 4. The virtual page size is determined by the location of the Page Table Entry in the Radix Tree.

Notes:

The value of m is implementation-dependent (subject to the maximum given above). When used to address storage or to represent a guest real address, the high-order 60-m bits of the "60-bit" real address must be zeros.

- The hypervisor may assign a guest real address space size for each partition that uses Radix Tree translation. Accesses to guest real storage outside this range but still mappable by the second level Radix Tree will cause an HISI or HDSI. Accesses to storage outside the mappable range will have boundedly undefined results.
- The value of n is implementation-dependent (subject to the range given above). In references to 78-bit virtual addresses elsewhere in this Book, the high-order 78-n bits of the "78-bit" virtual address are assumed to be zeros.
- The supported values of p for the larger virtual page sizes are implementation-dependent (subject to the limitations given above).

Programming Note -

Note that without some of the reserved bits in the Radix PTE, the RPN field cannot address the full 60-bit real address space. Similarly without some of the reserved bits in the HPT PTE, the ARPN field cannot address the full 60-bit real address space.

Note that without some of the reserved bits in the HPT PTE, the AVA field cannot resolve the full 78-bit virtual address.

6.7.1 32-Bit Mode

The computation of the 64-bit effective address is independent of whether the thread is in 32-bit mode or 64-bit mode. In 32-bit mode (MSR_{SF}=0), the high-order 32 bits of the 64-bit effective address are treated as zeros for the purpose of addressing storage. This applies to both data accesses and instruction fetches. It applies independent of whether address translation is enabled or disabled. This truncation of the effective address is the only respect in which storage accesses in 32-bit mode differ from those in 64-bit mode.

Programming Note -

Treating the high-order 32 bits of the effective address as zeros effectively truncates the 64-bit effective address to a 32-bit effective address such as would have been generated on a 32-bit implementation of the Power ISA. Thus, for example, the ESID in 32-bit mode is the high-order four bits of this truncated effective address; the ESID thus lies in the range 0-15. When address translation is enabled, these four bits would select a Segment Register on a 32-bit implementation of the Power ISA. The SLB entries that translate these 16 ESIDs can be used to emulate these Segment Registers.

6.7.2 Virtualized Partition Memory (VPM) Mode

VPM mode enables the hypervisor to reassign all or part of a partition's memory transparently so that the reassignment is not visible to the partition. When this is done, the partition's memory is said to be "virtualized." This mode is only available within Paravirtualized HPT translation mode. Radix Tree translation mode provides equivalent function by providing two levels of translation with separate Page Tables for the operating system and the hypervisor. (See Section 6.7.7 for a more complete overview of the translation modes.) The VPM field in the LPCR enables VPM mode when address translation is enabled. VPM is always enabled when address translation is disabled.

If the thread is not in hypervisor state, and either address translation is enabled and VPM=1, or address translation is disabled, conditions that would have caused a Data Storage or an Instruction Storage interrupt if the affected memory were not virtualized instead cause a Hypervisor Data Storage or a Hypervisor Instruction Storage interrupt respectively. Because the Hypervisor Data Storage and Hypervisor Instruction Storage interrupts always put the thread in hypervisor state, they permit the hypervisor to handle the condition if appropriate (e.g., to restore the contents of a page that was reassigned), and to reflect it to the operating system's Data Storage or Instruction Storage interrupt handler otherwise.

When address translation is enabled, VPM mode has no effect on address translation. When address translation is disabled, addressing is controlled as specified in Section 6.7.3.

6.7.3 Ultravisor Real, Hypervisor Real, and Virtual Real Addressing Modes

If a storage access is an instruction fetch performed when instruction address translation is disabled, or if the access is a data access performed when data address translation is disabled, it is said to be performed in "ultravisor real addressing mode" if the thread is in ultravisor state, in "hypervisor real addressing mode" if the thread is in hypervisor non-ultravisor state, and in "virtual real addressing mode" if the thread is in privileged non-hypervisor state. Storage accesses in ultravisor real, hypervisor real, and virtual real addressing modes are performed in a manner that depends on the contents of MSR_{S HV}, PATE_{HR}, PATE_{PS}, URMOR (see Chapter 3), HRMOR (see Chapter 2), bit 0 of the effective address (EA₀), and the state of the Real Mode Storage Control Facility as described below. Bits 1:3 of the effective address are ignored.

MSR_{S HV}=0b11

- If EA₀=0, the Ultravisor Offset Real Mode Address mechanism, described in Section 6.7.3.1, controls the access.
- If EA₀=1, bits 4:63 of the effective address are used as the real address for the access.

MSR_{S HV}=0b01

- If EA₀=0, the Hypervisor Offset Real Mode Address mechanism, described in Section 6.7.3.1, controls the access.
- If EA₀=1, bits 4:63 of the effective address are used as the real address for the access.

MSR_{HV}=0

- If PATE_{HR}=0, the Virtual Real Mode Addressing mechanism, described in Section 6.7.3.3, controls the access.
- If PATE_{HR}=1, partition-scoped translation is performed on the effective address. (See Section 6.7.11.3, "Obtaining Host Real Address, Radix on Radix".)

6.7.3.1 Ultravisor/Hypervisor Offset Real Mode Address

If $MSR_{HV} = 1$ and $EA_0 = 0$, the access is controlled by the contents of the Ultravisor Real Mode Offset Register or the Hypervisor Real Mode Offset Register, depending on the value of MSR_S , as follows.

Ultravisor Real Mode Offset Register (URMOR)

When $MSR_S=1$, bits 4:63 of the effective address for the access are ORed with the 60-bit offset represented by the contents of the URMOR, and the 60-bit result is used as the real address for the access

Hypervisor Real Mode Offset Register (HRMOR)

When $MSR_S=0$, bits 4:63 of the effective address for the access are ORed with the 60-bit offset represented by the contents of the HRMOR, and the 60-bit result is used as the real address for the access.

For each of the two registers, the supported offset values are all values of the form i×2^r, where $0 \le i < 2^j$, and j and r are implementation-dependent values having the properties that $12 \le r \le 26$ (i.e., the minimum offset granularity is 4 KB and the maximum offset granularity is 64 MB) and j+r = m, where the real address size supported by the implementation is m bits.

Programming Note

 $\rm EA_{4:63-r}$ should equal $^{60-r}$ 0. If this condition is satisfied, ORing the effective address with the offset produces a result that is equivalent to adding the effective address and the offset.

If m<60, EA $_{4:63\text{-m}}$, URMOR $_{4:63\text{-m}}$, and HRMOR $_{4:63\text{-m}}$ must be zeros.

6.7.3.2 Storage Control Attributes for Accesses in Ultravisor and Hypervisor Real Addressing Modes

Storage accesses in ultravisor and hypervisor real addressing modes are performed as though all of storage had the following storage control attributes, except as modified by the Hypervisor Real Mode Storage Control facility (see Section 6.7.3.2.1). (The storage control attributes are defined in Book II.)

- not Write Through Required
- not Caching Inhibited, for instruction fetches
- not Caching Inhibited, for data accesses except those caused by the Load/Store Caching Inhibited instructions; Caching Inhibited, for data accesses caused by the Load/Store Caching Inhibited instructions
- Memory Coherence Required, for data accesses
- Guarded

Additionally, storage accesses in ultravisor and hypervisor real addressing modes are performed as though all storage was not No-execute.

Programming Note

Because storage accesses in ultravisor and hypervisor real addressing modes do not use the SLB or the Page Table, accesses in these modes bypass all checking and recording of information contained therein (e.g., storage protection checks that use information contained therein are not performed, and reference and change information is not recorded).

6.7.3.2.1 Hypervisor Real Mode Storage Control

The Hypervisor Real Mode Storage Control facility provides a means of specifying portions of real storage that are treated as neither Caching Inhibited nor Guarded in ultravisor and hypervisor real addressing modes (MSR_{HV PR}=0b10, and MSR_{IR}=0 or MSR_{DR}=0, as appropriate for the type of access). The remaining portions are treated as Caching Inhibited and Guarded in ultravisor and hypervisor real addressing modes.

The means is a hypervisor resource (see Chapter 2), and may also be system-specific.

The facility divides real storage into history blocks, in implementation-specific sizes. The history for instruction fetches is tracked separately from that for data accesses. If there is no instruction fetch history for a block and it is the target of an instruction fetch, the access is performed as though the block is Guarded, but the block is treated as not Guarded for subsequent instruction fetches on a best effort basis, limited by the amount of history that the facility can maintain. If there is no data access history for a block and it is accessed using a Load/Store Caching Inhibited instruction, the access is performed as though the block is Guarded, and the block is treated as Guarded for subsequent accesses on a best effort basis, limited by the amount of history that the facility can maintain. If there is no data access history for a block and it is accessed using any other Load or Store instruction, the access is performed as though the block is Guarded, but the block is treated as not Guarded for subsequent accesses on a best effort basis, limited by the amount of history that the facility can maintain. If the history causes a block to be treated as Guarded, the block is also treated as Caching Inhibited; if the history causes a block to be treated as not Guarded, the block is also treated as not Caching Inhibited.

If the storage location specified by a *Load/Store Caching Inhibited* instruction is in storage that is specified by the Hypervisor Real Mode Storage Control facility to be treated as not Guarded, a Data Storage interrupt occurs. ("specified by the Hypervisor Real Mode Storage Control facility" means "specified in a history block".) The history can be erased using an slbia instruction; see Section 6.9.3.2.

Programming Note

There are two cautions about mixing different types of accesses (i.e. Load/Store Caching Inhibited instructions vs. any other Load or Store instruction vs. instruction fetches). The first is that if a Load or Store instruction specifies a location in a block for which history exists and was established by the other type of Load/Store, the data access will perform less well than it otherwise would (another type of Load/Store and history was established by Load/ Store Caching Inhibited) or will cause a Data Storage interrupt (Load/Store Caching Inhibited and history was established by another type of Load/ Store). The granularity for concern is the history block. For this caution, instruction fetches are irrelevant because they have their own history mechanism and are always intended to be treated as neither Caching Inhibited nor Guarded.

The second caution is to avoid storage paradoxes that result from a Caching Inhibited access to a location that is held in a cache. The nature of this caution and its solution are described in Section 6.8.2.2, "Altering the Storage Control Bits". The minimum granularity for concern is the history block, but may be larger, depending on extant translations to the storage in question. Since the consistency of instruction storage is managed by software and ultravisor and hypervisor real mode instruction fetches are always not Caching Inhibited, instruction fetches are also irrelevant to this caution.

The facility does not apply to implicit accesses to the Page Table performed during address translation or in recording reference and change information. These accesses are performed as described in Section 6.7.3.4.

Programming Note -

The preceding capability can be used to improve the performance of software that runs in ultravisor and hypervisor real addressing modes, by causing accesses to instructions and data that occupy well-behaved storage to be treated as neither Caching Inhibited nor Guarded.

6.7.3.3 Virtual Real Mode Addressing Mechanism

If $MSR_{HV}=0$, the partition is using Paravirtualized HPT translation (PATE_{HR}=0), and $MSR_{DR}=0$ or $MSR_{IR}=0$ as appropriate for the type of access, the access is said to be made in virtual real addressing mode and is controlled by the mechanism specified below. The set of storage locations accessible by code is referred to as the Virtualized Real Mode Area (VRMA).

In virtual real addressing mode, address translation, storage protection, and reference and change recording are handled as follows.

■ Address translation and storage protection are handled as if address translation were enabled, except that translation of effective addresses to virtual addresses use the SLBE values in Figure 22 instead of the entry in the SLB corresponding to the ESID. In this translation, bits 0:23 of the effective address are ignored (i.e., treated as if they were 0s), bits 24:63-m may be ignored if m < 40, and the Virtual Page Class Key Protection mechanism does not apply.

Programming Note—

The Virtual Page Class Key Protection mechanism does not apply because the authority mask that an OS has set for application programs executing with address translation enabled may not be the same as the authority mask required by the OS when address translation is disabled, such as when first entering an interrupt handler.

 Reference and change recording are handled as if address translation were enabled.

Field	Value
ESID	³⁶ 0
V	1
В	0b01 - 1 TB
VSID	0b00 0x0_01FF_FFFF
K _s	0
K _p	undefined
N	0
L	PATE _{PS[0]}
С	0
LP	PATE _{PS[1:2]}

Figure 22. SLBE for VRMA

Programming Note -

The C bit in Figure 22 is set to 0 because the implementation-specific lookaside information associated with the VRMA is expected to be long-lived. See the Programming Note about Class in Section 6.7.8.1.

Programming Note

The 1 TB VSID 0x0_01FF_FFFF should not be used by the operating system for purposes other than mapping the VRMA when address translation is enabled.

Programming Note

Software should specify $PTE_B = 0b01$ for all Page Table Entries that map the VRMA in order to be consistent with the values in Figure 22.

6.7.3.4 Storage Control Attributes for Implicit Storage Accesses

Implicit accesses to the Partition Table and to a partition-scoped Page Table during address translation and in recording reference and change information are performed as though the storage occupied by the tables had the following storage control attributes.

- not Write Through Required
- not Caching Inhibited
- Memory Coherence Required
- not Guarded

Implicit accesses to a Process Table, Segment table, or process-scoped Page Table during address translation and in recording reference and change information are performed using the storage control attributes in the partition-scoped Page Table Entry that maps the other In-Memory Table Entry or the process-scoped Page Table Entry that is being accessed. The storage control attributes must be those described above.

6.7.4 Definitions

translation mode: Refers to either HPT translation or Radix Tree translation. The translation mode is specified by the HR field in the Partition Table Entry corresponding to the contents of the LPIDR.

process-scoped: Refers to translation performed using tables pointed to by Process Table Entries: guest Radix Tree translation, host Radix Tree translation for quadrants 0 and 3 when MSR_{HV}=1, or Segment translation.

partition-scoped: Refers to translation performed using table(s) found using the first doubleword of Partition Table Entries, either host Radix Tree translation or HPT translation.

fully-qualified address: Refers to the address to be translated, when qualified by the effective LPID and effective PID.

guest real address: Refers to the input to the partition-scoped translation process when using nested Radix Tree translation.

virtual address: Refers to the output of Segment translation and input to HPT translation.

host real address: Refers to the output of the partition-scoped translation process in nested Radix Tree translation or the output of the process-scoped translation in nested Radix Tree translation for quadrants 0 and 3 when $MSR_{HV}=1$. The simpler "real address" may be used interchangeably.

Page Directory: A table within the Radix Tree translation structure that contains elements ("Page Directory Entries") that point to other tables, instead of containing just Page Table Entries. The Page Directory that is at the root of the Radix Tree is called the "Root Page Directory."

effLPID, effPID: This is shorthand for effective LPID and effective PID. In certain circumstances, the value used for the LPID and/or the PID is specified to be zero instead of the actual register contents. "Effective" or "eff" is used to indicate the possibility of such a substitution. This value substitution happens only in Radix Tree translation, and is based on the value of EA_{0:1} (see Section 6.7.5.1, "Effective Address Space Structure for Radix-using Partitions"). Value substitution does not happen in HPT translation. When a guest uses Radix Tree translation, PID substitution may take place. When a host uses Radix Tree translation, both PID and LPID substitution may take place. When a host uses HPT translation, the only special significance associated with LPIDR=0 is with regard to Segment Table walk when MSR_{HV}=1, as described later.

adjunct: An adjunct is a software entity that resides in a partition along with an operating system and its applications in order to efficiently provide services (e.g. device drivers) for the partition. The adjunct is managed by the hypervisor. It runs in problem state with MSR_{S HV PR}=0b011, thereby restricting the resources it can modify (MSR_{PR}=1) and causing its interrupts to go to the hypervisor (MSR $_{S\ HV}$ =0b01). It shares an HPT with the partition it serves. The adjunct's storage is kept separate from the client partition's storage using Virtual Page Class Key protection. (The adjunct's lightness of weight derives from not requiring a full partition context switch (SLB flush, TLB flush, LPID/PID change, etc.) when the client partition invokes the services of the adjunct.) Each hardware thread may have its own unique translations for an adjunct. As a result, adjunct segment descriptors cannot exist in the process's Segment Table and must instead be bolted in the SLB manually. The adjunct construct exists only with an HR=0 hypervisor and only for LPID≠0. The adjunct has its own 64-bit EA space. Entry to an adjunct is only possible from hypervisor state. Prior to dispatching the adjunct, the hypervisor must invalidate SLB entries that map the effective address range that will be used by the adjunct. Similarly, on exit from the adjunct, the hypervisor must invalidate its SLB entries

6.7.5 Address Ranges Having Defined Uses

The address ranges described below have uses that are defined by the architecture.

■ Fixed interrupt vectors

Except for the first 256 bytes, which are reserved for software use, the real page beginning at real address 0x0000_0000_0000_0000 is either used for interrupt vectors or reserved for future interrupt vectors.

■ Implementation-specific use

The two contiguous real pages beginning at real address 0x0000_0000_0000_1000 are reserved for implementation-specific purposes.

■ Offset Real Mode interrupt vectors

The real pages beginning at the real addresses specified by the URMOR and the HRMOR are used similarly to the page for the fixed interrupt vectors.

Relocated interrupt vectors

Depending on the values of MSR_{S HV IR DR} when the interrupt occurs and on the value of LPCR_{AIL} or LPCR_{HAIL} as appropriate, the virtual page containing the byte addressed by effective address 0xC000_0000_0000_4000 may be used similarly to the page for the fixed interrupt vectors. (See Section 2.2.)

System Call Vectored interrupt vectors

Depending on the values of MSR_{S HV IR DR} when the interrupt occurs and on the value of LPCR_{AIL} or LPCR_{HAIL} as appropriate, the virtual page containing the effective address 0x0000_0000_0001_7000 or 0xc000_0000_0000_3000 contains the interrupt vectors that are invoked by the *System Call Vectored* instruction. (See Section 2.2.)

Partition Table

A contiguous sequence of real pages beginning at the real address specified by the PTCR contains the Partition Table.

Page Table

A contiguous sequence of real pages beginning at the real address specified by the first doubleword of the Partition Table Entry when HR=0 contains the Page Table.

6.7.5.1 Effective Address Space Structure for Radix-using Partitions

When Radix Tree translation is in use but translation is disabled ($MSR_{IR}=0$ or $MSR_{DR}=0$, as appropriate for the

type of access), MSR_{HV} selects between partition-scoped translation of the real mode guest real address, formed by treating EA_{0:1} as 0b00, and hypervisor or ultravisor real mode (see Section 6.7.3). When Radix Tree translation is in use and translation is enabled, EA_{0:1} together with MSR_{HV} are used to select one of as many as three distinct Radix Trees with which to perform process-scoped translation, as a technique to make system calls and interrupts more efficient by avoiding the need to immediately change the contents of the PIDR and LPIDR. (See Figure 23 for an illustration of the mappings.) Since there's nothing to prevent a process from generating any address in the 64b EA space, the exceptional cases are defined as follows. When a quadrant of the EA space has no associated Radix Tree, access to it results in an Instruction Segment exception or Data Segment exception, as appropriate for the type of access. Similarly, reference to any portion of these quadrants or the real mode guest real address described above that is not mapped by a Radix Tree (versus mapped by an invalid entry) will cause an Instruction or Data Segment exception.

Programming Note -

Note that the quadrant structure is only available to software running in 64b mode with address translation enabled. 32b software will only be able to access storage mapped by its own Radix Tree. When address translation is disabled and HV||PR=0b00, the EA accesses storage mapped into the guest real address space.

Programming Note

Warning: The functionality described in this section, e.g. directing most hypervisor interrupts to the LPID=0 translation tables, places great importance on the correctness of the format of and mappings in Partition Table Entry 0 and the tables it anchors. An error in any of these structures could have severe consequences including system checkstops and hangs.

Programming Note

The intent is that the PIDR and LPIDR contents indicate the process and partition on behalf of which execution is taking place. For example, when a guest process interrupts to the hypervisor, execution to service the interrupt will generally be on behalf of the guest partition. When execution changes to be purely managing hypervisor resources that are not directly tied to any partition, the hypervisor should set LPIDR to 0.

For guest and host applications, quadrant 0 ($EA_{0:1}$ =0b00) is mapped by the Radix Tree for the application. For guest operating systems and the hypervisor acting as an operating system (LPIDR=0), quadrant 0 is mapped by the Radix Tree for the appli-

cation and quadrant 3 (EA_{0:1}=0b11) is mapped by the Radix Tree for the direct supervisor of the application. Quadrants 1 and 2 have no associated Radix Tree for guest and host applications and guest operating systems, but hold echoes of quadrants 0 and 3 for the hypervisor acting as an operating system.

Programming Note

Outboard accelerators may commonly be limited to accessing quadrant 0 as a matter of platform architecture. In such platforms, references to other quadrants may be regarded as errors.

For the hypervisor acting as a hypervisor (LPIDR≠0), quadrant 3 is as described above. Quadrant 1 (EA_{0:1}=0b01) is mapped by the Radix Tree for the guest application and quadrant 2 (EA_{0:1}=0b10) is mapped by the Radix Tree for the guest operating system, one of which experienced a hypervisor interrupt or performed a system call to the hypervisor. Quadrant 0 has no associated Radix Tree.

When MSR $_{HV}$ =1 and EA $_{0:1}$ =0b00 or 0b11 (and the quadrant is mapped by a Radix Tree), only process-scoped translation is performed. When MSR $_{HV}$ =0 and MSR $_{IR/DR}$ =0, only partition-scoped translation is performed. Otherwise, nested process- and partition-scoped translations are performed.




Figure 23. Effective address space structure when using Radix Tree translation

6.7.6 In-Memory Tables

The In-Memory Tables are used to find the tables that are used in the actual translation process for the partition and process that are executing. They enable hardware, including accelerator hardware separate and distinct from the Power ISA processors in the platform. to perform the translation process largely without software intervention. Description of the In-Memory Table structure follows. Hardware may cache the contents of the In-Memory Tables. Variants of tlbie[I] may be used to manage the caching even though the In-Memory Table contents are not cached in the TLB. When "thread" is used in descriptions of the ordering of accesses and operations (e.g. invalidations) related to translation cache management, it should be understood to include execution streams in accelerators unless otherwise stated or obvious from context.

When an address in the In-Memory Table structure is specified to be a virtual or guest real address, the access to that address is considered to be performed with translation on. For a host using HPT translation, a base page size is specified for each such access to be used in the HPT search. The hypervisor can override the Segment Table Page Size in the Process Table Entry (PRTE_{STPS,} see Figure 26) using LPCR_{ISL}. The base page size for the Process Table (PATE_{PRTPS}) can be safely altered by the hypervisor since the OS does not have direct access to the Partition Table Entry. All accesses to the In-Memory Tables, the Segment Tables, and the guest Radix Tables that are performed with translation on, including for instruction address translation, are data accesses performed as if MSR_{PR}=0 for the purpose of determing storage protection, although instruction side translation exceptions cause [H]ISI. (A specific example of the implications of this is that tables used to translate instruction fetches may be located in guarded or no-execute storage.)


Programming Note -

The descriptors in the entries in this section and its subsections contain addresses that are properly aligned so that no shifting is required. For example, the minimum size of the Partition Table is 4KB, so PATB has the thirteenth least significant address bit as its least significant bit. To construct the real address for a 4KB table, 12 zeros are appended on the right, and an appropriate number of address bits are removed from the left to match the real address size (m) supported by the implementation. For an aligned 8K table, bit 51 of the PTCR would be disregarded, and 13 zeros would be appended.

6.7.6.1 Partition Table

The Partition Table Control Register (PTCR) is a 64-bit register that contains the host real address of the base

of the Partition Table and specifies its size. Software must ensure that the contents of the PTCR are the same for all processors in the system prior to enabling translation or transferring control to a partition.



Partition Descriptor

Bit(s)	Name	Description
		Partition Table Base
59:63	PATS	Partition Table Size=2 ^{12+PATS}
		PATS≤24

All other fields are reserved.

Figure 24. Partition Table Control Register

- Programming Note

If it becomes necessary to shrink the Partition Table or to change PATB to point to a table that is not identical to the existing one, it is necessary to issue *tlbie* with RIC=2 to invalidate caching of outdated In-Memory Table Entries.

The Partition Table is composed of a pair of double-words per partition. The first doubleword indicates whether the partition uses HPT or Radix Tree translation and whether the partition is secure, and contains the base of the host's translation table structure in host real memory. The first doubleword also contains the size of the table structure and the size of the Root Page Directory for a hypervisor using Radix Tree translation, or the base page size for the VRMA for Paravirtualized HPT translation. Additional details about the parameters for HPT translation follow.

The HTABORG field contains the high-order 42 bits of the 60-bit real address of the Page Table. The Page Table is thus constrained to lie on a 2¹⁸ byte (256 KB) boundary. At least 11 bits from the hash function (see Figure 33) are used to index into the Page Table. The minimum size Page Table is 256 KB (2¹¹ PTEGs of 128 bytes each).

The Page Table can be any size 2ⁿ bytes where 18≤n≤46. As the table size is increased, more bits are used from the hash to index into the table.

The HTABSIZE field contains an integer giving the number of bits (in addition to the minimum of 11 bits) from the hash that are used in the Page Table index. This number must not exceed 28. HTABSIZE is used to generate a mask of the form 0b00...011...1, which is a string of 28 - HTABSIZE 0-bits followed by a string of HTABSIZE 1-bits. The 1-bits determine which additional bits (beyond the minimum of 11) from the hash are used in the index (see Figure 33).

On implementations that support a real address size of only m bits, m<60, bits 0:59-m of the HTABORG field

are treated as reserved bits, and software must set them to zeros.

Programming Note -

Let n equal the virtual address size (in bits) supported by the implementation. If n<67, software should set the HTABSIZE field to a value that does not exceed n-39. Because the high-order 78-n bits of the VSID are assumed to be zeros, the hash value used in the Page Table search will have the high-order 67-n bits either all 0s (primary hash; see Section 6.7.9.2) or all 1s (secondary hash). If HTABSIZE > n-39, some of these hash value bits will be used to index into the Page Table, with the result that certain PTEGs will not be searched.

Example:

Suppose that the Page Table is 16,384 (2¹⁴) 128-byte PTEGs, for a total size of 2²¹ bytes (2 MB). A 14-bit index is required. Eleven bits are provided from the hash to start with, so 3 additional bits from the hash must be selected. Thus the value in HTABSIZE must be 3. The HPT may begin on any 256KB boundary.

0	2 3	45		55	58	63
0	/ S HTABOI	RG	//		PS	HTABSIZE
/	PRTB		///		PRTPS	PRTS
0	38			55	58	63

Paravirtualized HPT Partition Table Entry

Bit(s) 0	Name HR	Description Host Radix 0b0- hypervisor uses HPT translation for this partition 0b1- hypervisor uses Radix Tree translation for this partition
3	S	Partition is Secure
4:45	HTABORG	Hashed Page Table Base
56:58	PS	Page Size (uses L LP encoding as in SLBE)
59:63	HTABSIZE	HPT size = $2^{\text{HTABSIZE}+18}$ HTABSIZE ≤ 28
1:38	PRTB	Process Table Base (when UPRT=1)
56:58	PRTPS	Process Table Page SIze (when UPRT=1) (uses L LP encoding as in SLBE)
59:63	PRTS	Process Table Size = 2 ^{12+PRTS} PRTS≤24 (when UPRT=1)

0	2	3		55	58	63
1	RTS1	S	RPDB		RTS2	RPDS
	/		PRTB		//	PRTS
0		3	51		58	63

Radix on Radix Partition Table Entry

Bit(s)	Name	Description
0	HR	Host Radix
		0b0- hypervisor uses HPT trans-
		lation for this partition
		0b1- hypervisor uses Radix Tree
		translation for this partition
1:2	RTS1	Radix Tree Size[0:1]
3	S	Partition is Secure
4:55	RPDB	Root Page Directory Base
56:58	RTS2	Radix Tree Size[2:4] (number of
		address bits mapped), size=2 ^{RTS+31}
59:63	RPDS	Root Page Directory Size = 2 ^{RPDS+3} , RPDS≥5
4:51	PRTB	Process Table Base
59:63	PRTS	Process Table Size = 2 ^{12+PRTS}

All other fields are reserved.

Figure 25. Partition Table Entry Variants

The second doubleword of the Partition Table Entry contains the base of the partition's Process Table, which is a guest real address (or effective address when effective LPID=0) for a radix partition and a virtual

PRTS≤24 (when UPRT=1)

address for an HPT partition, and the size of the Process Table. The Process Table is assumed to be aligned. Software that uses Radix Tree translation must set the low order PRTS bits of PRTB to 0s. For an HPT partition, the Process Table base address is specified as a VSID with the assumption that the Process Table is located at zero offset in the segment. The second doubleword also includes the base page size used for the HPT search. Address translation and storage protection for the Process Table Entry are handled as if address translation were enabled using an implied segment descriptor with base page size as just described, B=0b01 (1TB segment), K_s=K_p=0, N=0, and C=0, and the Virtual Page Class Key Protection mechanism does not apply. The Partition Table Entry variillustrated in Figure 25.Notethat a ants are configuration with HR=1 for a non-zero LPID and HR=0 for LPID=0 is considered an unsupported MMU configuration because it would attempt to perform HPT translation in quadrants 0 and 3 when $MSR_{HV}=1$. In addition, LPID=0 with Radix Tree translation is an unsupported MMU configuration when MSR_{HV}=0. These two unsupported MMU configurations, plus the case of UPRT being 0 when HR=1, constitute translation mode mismatches.

Programming Note —

The S bit in Partition Table Entries is provided for use by outboard mechanisms that access storage. The processor uses MSR_S , not $PATE_S$, to determine partition security.


The size of the Process Table is provided to simplify hardware design and testing. The size enables the hardware to mask address bits instead of providing an adder. No size checking is provided. (An out-of-range PID will not produce an exception simply because of its size.) Hypervisor software may protect against such errors by the OS by not providing a translation for virtual / guest real addresses beyond the end of the Process Table.

Similarly, no size checking is provided for the Partition Table. (An out-of-range LPID will not produce an exception simply because of its size.)

6.7.6.2 Process Table

The Process Table is composed of a quadword Process Table Entry per process in the partition. For partitions that use HPT translation, the Process Table Entry contains a Segment Table descriptor, which is composed of the origin of the Segment Table in virtual address space, the segment size and base page size for the segment that holds the table, the size of the table, and a Valid bit that is turned off while changes are made to the entry and Segment Table. Address translation and storage protection for the Segment

Table Entry Group are handled as if address translation were enabled using an implied segment descriptor with segment size and base page size as just described, K_s = K_p =0, N=0, and C=0, and the Virtual Page Class Key Protection mechanism does not apply. For partitions that use Radix Tree translation, the Process Table Entry contains a Radix Tree root descriptor. When running on a host that uses Radix Tree translation, there are two cases. When effLPID=0, the RPDB is a host real address. Otherwise, the address is a guest real address and must undergo translation using the hypervisor's Radix Tree for the partition (i.e. the "partition-scoped" tables, as defined later).



DW	Bit(s)	Name	Description
0	1:2	RTS1	Radix Tree Size[0:1]
	3	/	Reserved
	4:55	RPDB	Root Page Directory Base
	56:58	RTS2	Radix Tree Size[2:4] (number of address bits mapped), size=2 ^{RTS+31}
	59:63	RPDS	Root Page Directory Size = 2 ^{RPDS+3} , RPDS≥5

All other fields are reserved.

Figure 26. Process Table Entry Variants

6.7.7 Address Translation Overview

The effective address (EA) is the address generated by the hardware for an instruction fetch or for a data access. If address translation is enabled, this address is passed to the Address Translation mechanism, which attempts to convert the address to a real address which is then used to access storage. If the effective address cannot be translated, a storage exception (see Section 6.2) occurs.

The architecture defines segment translation and two types of page translation. Segment translation is paired with HPT translation. The other supported "pairing" is two level Radix Tree translation. Either of these pairings can be used to translate an effective address into a host real address. The In-Memory Tables described above determine the translation mode used by a partition, as well as the locations of the Page Tables and Segment Tables, and the base page size for the Segment Tables. When MSR $_{\rm HV}=1$ and/or MSR $_{\rm IR}=0$ or MSR $_{\rm DR}=0$ (as appropriate for the type of access), the steps taken for a given mode vary. See Sections 6.7.11.3 and 6.7.11.4 for details.

The pairing of Segment translation and Hashed Page Table (HPT) translation applies Segment translation to an effective address to produce a virtual address as described in Section 6.7.8, and HPT translation to the virtual address to produce a host real address as described in Section 6.7.9. Segment translations can be established by both the guest and the hypervisor, but the HPT translation is always managed by the hypervisor with the guest typically giving direction via system calls to the hypervisor in a paravirtualization relationship. This mode is commonly referred to as Paravirtualized HPT translation. The segment translation is managed on a per-process ("process-scoped") basis, mapping a smaller effective address space into a large "partition-scoped" virtual address space, where the segment can be used as a shared memory object. There is also the possibility of thread-unique mappings. In the basic version of HPT translation, storage exceptions are directed to the operating system, which in turn issues system calls to the hypervisor. When Virtualized Partition Memory is enabled, storage exceptions are directed to the hypervisor, enabling a higher degree of memory overcommitment as the hypervisor transparently steals pages from the partition. Figure 27 gives an overview of the address translation process.

63




Figure 27. Address translation overview

In Paravirtualized HPT mode, the hypervisor also uses the segment/HPT pairing, and can create a process called an "adjunct". To do so, it eliminates any potentially conflicting guest segment mappings and creates adjunct mappings prior to dispatching the adjunct.

In the other pairing, Radix Tree translation is used for both the process-scoped and partition-scoped mappings. This mode is sometimes referred to as nested Radix or Radix on Radix translation. Figure 28 gives an overview of the address translation process for Radix on Radix translation. Note that each level of the guest Radix Tree produces a guest real address that must itself undergo partition-scoped translation. See Figure 39 for a detailed illustration of the entire process.

Storage exceptions for process-scoped translation are directed to the operating system, and storage exceptions for partition-scoped translation are directed to the hypervisor. (In this categorization, single level translation is considered process-scoped translation except when VPM is active, in which case it is treated like partition-scoped translation.) As a result, for Radix on Radix translation, the hypervisor can use the partition-scoped mapping to limit the size of the guest real address space, and Virtualized Partition Memory is not

necessary to enable a higher degree of memory overcommitment. If in Radix on Radix mode the guest real address is outside the range covered by the partition-scoped Radix Tree, the results are boundedly undefined.

The address specified in ASDR is the guest real address or VSID for which translation has most immediately failed except when the translation fails too early to produce that value. HDAR will generally contain the EA or lower VA bits for which translation has most immediately failed. For example, in the case of a Page Directory being paged out, the ASDR will contain the guest real address of the Page Directory Entry (down to bit 51), rather than the GRA of the datum being accessed. Exceptions may be manifest in unexpected ways. For example, an instruction fetch can fail to set a Change bit in the host PTE mapping the guest PTE. Similarly, the Reference bit update might fail for lack of write authority on the PTE.




Figure 28. Address translation overview, Radix on Radix

Translation Lookaside Buffer

Conceptually, the Page Table is searched by the address relocation hardware to translate every reference. For performance reasons, the hardware usually

keeps a Translation Lookaside Buffer (TLB) that holds PTEs that have recently been used. (Page-size-related information in TLB entries and its use in match checks may differ from that in PTEs; see Section 6.7.9.2 and Section 6.7.10.3.) The TLB is searched prior to searching the Page Table and, for Radix Tree Translation, prior to searching the Page Walk Cache. As a consequence, when software makes changes to the Page Table it must perform the appropriate TLB invalidate operations to maintain the consistency of the TLB with the Page Table (see Section 6.10). An implementation may associate each of its TLB entries with the partition for which the TLB entry was created, so that the entries can be retained while other partitions are executing.

Hardware generally will not create more than one TLB entry to translate a given address. Multiple matching TLB entries may be created only if the Page Table contains PTEs that map different-sized virtual pages that overlap in the virtual address space (HPT translation) or when software fails to invalidate the corresponding TLB entry when changing a page size. If a TLB search during address translation finds multiple matching TLB entries created from such PTEs, one of the matching TLB entries is used as if it were the only matching entry, or a Machine Check occurs. Software should scrupulously avoid creating such mappings.

Programming Notes

- Page Table Entries may or may not be cached in a TLB.
- It is possible that the hardware implements more than one TLB, such as one for data and one for instructions. In this case the size and shape of the TLBs may differ, as may the values contained therein.
- Use the *tlbie* instruction to ensure that the TLB no longer contains a mapping for a particular page.

Page Walk Cache

For performance reasons, the hardware usually keeps a Page Walk Cache (PWC) that holds Page Directory Entries that represent partial tree traversals (one or more levels) from recent Radix Tree translations. The PWC is searched (perhaps iteratively, depending on the design) with the goal of skipping some of the storage accesses that would otherwise be needed to traverse the Radix Tree. The internal structures of the Radix Trees are considered to be managed separately from the final translations. When software changes this structure, it must perform appropriate invalidations to the PWC to maintain the consistency of the PWC with the Radix Tree (see Section 6.10). An implementation may associate each of its PWC entries with the partition for which the PWC entry was created, so that the entries can be retained while other partitions are executing.

Programming Notes -

- Page Directory Entries may or may not be cached in a PWC.
- It is possible that the hardware implements more than one PWC, such as one for data and one for instructions. In this case the size and shape of the PWCs may differ, as may the values contained therein.
- Use the *tlbie* instruction to ensure that the PWC no longer contains information describing a particular portion of a Radix Tree.

6.7.8 Segment Translation

Conversion of a 64-bit effective address to a virtual address is done by searching the Segment Lookaside Buffer (SLB) as shown in Figure 29. If no matching translation is found in the SLB, LPCR_{UPRT}=1, and either MSR_{HV}=0 or LPID=0, the Segment Table is searched. For implicit accesses, implicit segment descriptors are provided, as described elsewhere in this chapter.




Figure 29. Translation of 64-bit effective address to 78 bit virtual address


6.7.8.1 Segment Lookaside Buffer (SLB)

The Segment Lookaside Buffer (SLB) specifies the mapping between Effective Segment IDs (ESIDs) and Virtual Segment IDs (VSIDs). The number of SLB entries is implementation-dependent, except that all implementations provide at least 32 entries.

The first four entries, and when LPCR_{UPRT}=0 all of the entries, of the SLB are managed by software, using the instructions described in Section 6.9.3.2. See Chapter 13. "Synchronization Requirements for Context Alterations" on page 1353 for the rules that software must follow when updating the SLB.

SLB Entry

Each SLB entry (SLBE, sometimes referred to as a "segment descriptor") maps one ESID to one VSID. Figure 30 shows the layout of an SLB entry



Bit(s) 0:35	Name ESID	Description Effective Segment ID
36	V	Entry valid (V=1) or invalid (V=0)
37:38	В	Segment Size Selector
		0b00 - 256 MB (s=28)
		0b01 - 1 TB (s=40)
		0b10 - reserved
		0b11 - reserved
39:88	VSID	Virtual Segment ID
89	K_s	Supervisor (privileged) state stor-
	Ü	age key (see Section 6.7.13.2)
90	K_{D}	Problem state storage key (See
	F	Section 6.7.13.2.)
91	N	No-execute segment if N=1
92	L	Virtual page size selector bit 0
93	С	Class
95:96	LP	Virtual page size selector bits 1:2

All other fields are reserved. B_0 (SLBE $_{37}$) is treated as a reserved field.

Figure 30. SLB Entry

Instructions cannot be executed from a No-execute (N=1) segment.

Segments may contain a mixture of page sizes. The L and LP bits specify the base virtual page size for the segment. The SLB_{LIILP} encodings are those shown in Figure 31. The base virtual page size (also referred to as the "base page size") is the smallest virtual page size that can be used to map a given access, and in most cases is the smallest virtual page size for the segment. (The exception is that multiple base virtual page sizes can occur within the same segment when the base page size specified for a given implicit access (e.g. of one segment table) does not match the base page size specified for another implicit access (e.g. of a different segment table or the process table) or for explicit accesses. References to the base page size for a segment will be understood not to preclude or functionally conflict with this possibility.) The base virtual page size is 2^b bytes. The actual virtual page size (also referred to as the "actual page size" or "virtual page size") is specified by PTE_{L LP}.

encoding	base page size
0b000	4 KB
0b101	64 KB
additional values ¹	2 ^b bytes, where b > 12 and b may differ among encoding values

The "additional values" are implementation-dependent, as are the corresponding base virtual page sizes. Any values that are not supported by a given implementation are reserved in that implementation.

Figure 31. Page Size Encodings

For each SLB entry, software must ensure the following requirements are satisfied.

- L||LP contains a value supported by the implementation.
- The base virtual page size selected by the L and LP fields does not exceed the segment size selected by the B field.
- If s=40, the following bits of the SLB entry contain 0s.
 - ESID_{24:35}
 - VSID_{38:49}

The bits in the above two items are ignored by the hardware.

The Class field of the SLBE is used in conjunction with the *slbie*, *slbieg*, and *slbia* instructions (see Section 6.9.3.2). "Class" refers to a grouping of SLB entries and implementation-specific lookaside information so that only entries in a certain group need be invalidated and others might be preserved. The Class value assigned to an implementation-specific lookaside entry derived from an SLB entry must match the Class value of that SLB entry. The Class value assigned to an implementation-specific lookaside entry derived from real mode address "translation," SLS address translation, or translations required to access the Segment Table Entry Group is 0.

Software must ensure that the SLB contains at most one entry that translates a given effective address, and that if the SLB contains an entry that translates a given effective address, then any previously existing translation of that effective address has been invalidated. An attempt to create an SLB entry that violates this requirement may cause a Machine Check.

Programming Note-

Class values should be assigned such that Class 0 is used for translations that are expected to be long-lived and Class 1 is used for translations that are expected to be short-lived. This assignment facilitates use of the *slbia* instruction, for which several IH values cause preferential invalidation of Class 1 SLB entries and lookaside information entries.

Programming Note-

It is permissible for software to replace the contents of a valid SLB entry without invalidating the translation specified by that entry provided the specified restrictions are followed. See Chapter 13 Note 10.

6.7.8.2 SLB Search

When the hardware searches the SLB, all entries are tested for a match with the EA. For a match to exist, the following conditions must be satisfied for indicated fields in the SLBE.

- V=1
- ESID_{0:63-s}=EA_{0:63-s}, where the value of s is specified by the B field in the SLBE being tested

If no match is found, the search fails. If one match is found, the search succeeds. If more than one match is found, one of the matching entries is used as if it were the only matching entry, or a Machine Check occurs.

If the SLB search succeeds, the virtual address (VA) is formed from the EA and the matching SLB entry fields as follows.

The Virtual Page Number (VPN) is bits 0:77-p of the virtual address. The value of p is the actual virtual page size specified by the PTE used to translate the virtual address (see Section 6.7.9.1). If $SLBE_N=1$, the N (No-execute) value used for the storage access is 1.

If the SLB search fails and the state is not such that a Segment Table search will be performed, a *segment fault* occurs. This is an Instruction Segment exception or a Data Segment exception, depending on whether the effective address is for an instruction fetch or for a data access.

6.7.8.3 Segment Table Description and Search

The Segment Table is an aligned structure composed of 16B segment descriptors organized into 128 byte Segment Table Entry Groups (STEGs). Let q = STAB-SIZE+12, $log_2(size of the Segment Table)$. The base of the Segment Table in virtual address space is

STABORG_{0:77-q} || ^q0. Software must set the low order q-12 bits of STABORG to 0s. Primary and secondary hashes are defined for 256MB and 1TB segments, each mapping the ESID to an STEG. The appropriate number (for the size of the Segment Table) of low order ESID bits (their inverse, for the secondary hash) directly select the STEG. The order of STEG specification in the following subsections is the preferred order for a serial search. Implementations may search the STEGs in parallel. If no match is found, a segment fault occurs. If a serial search is done, the search may stop when a match has been found. If more than one match is found, one of the matching entries is used as if it were the only matching entry.

ES	SID	٧	//	В	VSID	K_sK_pNLC	/	LP	SW
0	35	36	63	65	115	120	121	123	127

Bit(s) 0:35 36	Name ESID V	Description Effective Segment ID Entry valid (V=1) or invalid (V=0)
64:65	В	Segment Size Selector 0b00 - 256 MB (s=28) 0b01 - 1 TB (s=40) 0b10 - reserved 0b11 - reserved
66:115	VSID	Virtual Segment ID
116	K _s	Supervisor (privileged) state storage key (see Section 6.7.13.2)
117	K _p	Problem state storage key (See Section 6.7.13.2.)
118	N	No-execute segment if N=1
119	L	Virtual page size selector bit 0
120	С	Class
122:123	LP	Virtual page size selector bits 1:2
124:127	SW	available for software use

All other fields are reserved.

Figure 32. Segment Table Entry

6.7.8.3.1 Primary Hash for 256MB Segment

The STEG is located at host VA STABORG $_{0:77-q}$ || EA $_{43-q:35}$ || 0b0000000. Each of the 8 STEs are searched to find a valid entry (V=1, B=0b00) that matches the ESID (STE $_{ESID[0:35]}$ = EA $_{0:35}$) of the access being translated.

6.7.8.3.2 Primary Hash for 1TB Segment

The STEG is located at host VA STABORG_{0:77-q} || $EA_{31-q:23}$ || 0b0000000. Each of the 8 STEs are searched to find a valid entry (V=1, B=0b01) that matches the ESID ($STE_{ESID[0:23]} = EA_{0:23}$) of the access being translated.

6.7.8.3.3 Secondary Hash for 256MB Segment

The STEG is located at host VA STABORG $_{0:77-q} \parallel \neg \text{EA}_{43-q:35} \parallel \text{0b0000000}.$

Each of the 8 STEs are searched to find a valid entry (V=1, B=0b00) that matches the ESID ($STE_{ESID[0:35]} = EA_{0:35}$) of the access being translated.

6.7.8.3.4 Secondary Hash for 1TB Segment

The STEG is located at host VA STABORG_{0:77-q} || \neg EA_{31-q:23} || 0b0000000. Each of the 8 STEs are searched to find a valid entry (V=1, B=0b01) that matches the ESID (STE_{ESID[0:23]} = EA_{0:23}) of the access being translated.

6.7.9 Hashed Page Table Translation

In Paravirtualized HPT mode, conversion of a 78-bit virtual address to a real address is done by searching the Page Table as shown in Figure 33.




Figure 33. Translation of 78-bit virtual address to 60-bit real address

6.7.9.1 Hashed Page Table

The Hashed Page Table (HTAB) is a variable-sized data structure that specifies the mapping between virtual page numbers and real page numbers, where the real page number of a real page is bits 0:47 of the address of the first byte in the real page. The HTAB's size can be any size 2^n bytes where $18 \le n \le 46$. The HTAB must be located in storage having the storage control attributes that are used for implicit accesses to it (see Section 6.7.3.4). The starting address must be a multiple of 2^{18} bytes.

The HTAB contains Page Table Entry Groups (PTEGs). A PTEG contains 8 Page Table Entries (PTEs) of 16 bytes each; each PTEG is thus 128 bytes long. PTEGs are entry points for searches of the Page Table.

See Section 6.10 for the rules that software must follow when updating the Page Table.

Programming Note

The Page Table must be treated as a hypervisor resource (see Chapter 2), and therefore must be placed in real storage to which only the hypervisor has write access. Moreover, the contents of the Page Table must be such that non-hypervisor software cannot modify storage that contains hypervisor programs or data.

Page Table Entry

Each Page Table Entry (PTE) maps one VPN to one RPN. Figure 34 shows the layout of a PTE. This layout is independent of the Endian mode of the thread.

0							12					57	61	62	63
				/				AVA	4			SW	L	Н	٧
p	р	,	/	key	В	/	ARPN	LP	key	R	С	WIMG	Ν	р	р
0		1		2	4	67	1	44	52	55	56	57	61	62	63

Dword 0	٠,	Name AVA SW L	Description Abbreviated Virtual Address Available for software use Virtual page size 0b0 - 4 KB
			0b1 - greater than 4KB (large page)
	62	Н	Hash function identifier
	63	V	Entry valid (V=1) or invalid (V=0)
1	0	рр	Page Protection bit 0
	2:3	key	KEY bits 0:1
	4:5	В	Segment Size
			0b00 - 256 MB
			0b01 - 1 TB
			0b10 - reserved
			0b11 - reserved

Dword	Bit(s)	Name	Description
	7:43	ARPN	Abbreviated Real Page
			Number
	44:51	LP	Large page size selector
	52:54	key	KEY bits 2:4
	55	R	Reference bit
	56	С	Change bit
	57:60	WIMG	Storage control bits
	61	N	No-execute page if N=1
	62:63	рр	Page Protection bits 1:2

All other fields are reserved.

Figure 34. Page Table Entry

Programming Note

The H bit in the Page Table Entry should not be set to one unless the secondary Page Table search has been enabled.

Because the length of the Abbreviated Virtual Address (AVA) field is only 45 bits, on implementations of this version of the architecture the virtual address size cannot exceed 68 bits (n \leq 68). On implementations for which n<68, bits 0:67-n of the AVA field must be zeros.

If b \leq 23, the AVA field contains bits 10:54 of the VA. Otherwise bits 0:67-b of the AVA field contain bits 10:77-b of the VA, and bits 68-b:44 of the AVA field must be zero

Programming Note -

The AVA field omits the low-order 23 bits of the VA. These bits are not needed in the PTE, because the low-order b of these bits are part of the byte offset into the virtual page and, if b<23, the high-order 23-b of these bits are always used in selecting the PTEGs to be searched (see Section 6.7.9.2).

A virtual page is mapped to a sequence of 2^{p-12} contiguous real pages such that the low-order p-12 bits of the real page number of the first real page in the sequence are 0s.

PTE_{L LP} specify both a base virtual page size (henceforth referred to as the "base page size") and an actual virtual page size (henceforth referred to as the "actual page size" or "virtual page size"). The actual page size is the size of the virtual page mapped by the PTE. The base page size is the smallest actual page size that a segment can contain for explicit accesses or for a given implicit access, and plays a role in the placement of the PTE in the HPT.

If PTE_L=0, the base virtual page size and actual virtual page size are 4KB, and ARPN concatenated with LP (ARPN||LP) contains the page number of the real page that maps the virtual page described by the entry.

If PTE_I =1, the base page size and actual page size are specified by PTE_{LP}. In this case, the contents of PTE_{LP} have the format shown in Figure 35. Bits labelled "r" are bits of the real page number. Bits labelled "z" specify the base page size and actual page size. The values of the "z" bits used to specify each size are implementation-dependent. The values of the "z" bits used to specify each size, along with all possible values of "r" bits in the LP field, must result in LP values distinct from other LP values for other sizes. Actual page sizes 4KB and 64KB are always supported; other actual page sizes are implementation-dependent. If PTE1=1, the actual page size must be greater than 4 KB. Which combinations of different base page size and actual page size are supported is implementation-dependent, except that the combination of a base page size of 4 KB with an actual page size of 64 KB is always supported.

PTE _{LP}	actual page size
rrrr_rrrz	≥8 KB
rrrr_rrzz	≥16 KB
rrrr_rzzz	≥32 KB
rrrr_zzzz	≥64 KB
rrrz_zzzz	≥128 KB
rrzz_zzzz	≥256 KB
rzzz_zzzz	≥512 KB
ZZZZ_ZZZZ	≥1 MB

Figure 35. Format of PTE_{LP} when PTE_L=1

There are at least 2 formats of PTE_{LP} that specify a 64 KB page. One format is used with SLBE_{L||LP} = 0b000 and one format is used with SLBE_{L||LP} = 0b101.

The actual page size selected by the LP field must not exceed the segment size selected by the B field. Forms of PTE_{LP} not supported by a given implementation are treated as reserved values for that implementation.

The concatenation of the ARPN field and bits labeled "r" in the LP field contain the high-order bits of the real page number of the real page that maps the first 4KB of the virtual page described by the entry.

The low-order p-12 bits of the real page number contained in the ARPN and LP fields must be 0s and are ignored by the hardware.

Programming Note

The actual page size specified by a given PTE_{LP} format is at least $2^{12+(8-c)}$, where c is the number of r bits in the format.

Programming Note -

Implementations often have TLBs and implementation-specific lookaside buffers (e.g. ERATs) used to cache translations of recently used storage addresses. Mapping virtual storage to large pages may increase the effectiveness of such lookaside buffers, improving performance, because it is possible for such buffers to translate a larger range of addresses, reducing the frequency that the Page Table must be searched to translate an address.

Instructions cannot be executed from a No-execute (N=1) page.

Page Table Size

The number of entries in the Page Table directly affects performance because it influences the hit ratio in the Page Table and thus the rate of page faults. If the table is too small, it is possible that not all the virtual pages that actually have real pages assigned can be mapped via the Page Table. This can happen if too many hash collisions occur and there are more than 16 entries for the same primary/secondary pair of PTEGs (when the secondary Page Table search is enabled) or more than 8 entries for the same primary PTEG (when the secondary Page Table search is disabled).

While this situation cannot be guaranteed not to occur for any size Page Table, making the Page Table larger than the minimum size (see Section 6.7.6.1) will reduce the frequency of occurrence of such collisions.

Programming Note -

If large pages are not used, it is recommended that the number of PTEGs in the Page Table be at least half the number of real pages to be accessed. For example, if the amount of real storage to be accessed is 2^{31} bytes (2 GB), then we have $2^{31-12} = 2^{19}$ real pages. The minimum recommended Page Table size would be 2^{18} PTEGs, or 2^{25} bytes (32 MB).

6.7.9.2 Page Table Search

When the hardware searches the Page Table, the accesses are performed as described in Section 6.7.3.4.

An outline of the HTAB search process is shown in Figure 33. Up to two hash functions are used to locate a PTE that may translate the given virtual address.

 A 39-bit hash value is computed from the VA. The value of s is the value specified in the SLBE that was used to generate the virtual address; the value of b is equal to log₂(base page size specified

in the SLBE that was used to translate the address). **Primary Hash:**

If s=28, the hash value is computed by Exclusive ORing $VA_{11:49}$ with ($^{11+b}O||VA_{50:77-b}$)

If s=40, the hash value is computed by Exclusive ORing the following three quantities: (VA $_{24:37}$ \parallel^{25} 0), (0 \parallel VA $_{0:37}$), and ($^{b-1}$ 0 \parallel VA $_{38:77-b}$)

The 60-bit real address of a PTEG is formed by concatenating the following values:

- Bits 0:27 of the 39-bit appropriate primary or secondary hash value ANDed with the mask generated from bits 59:63 of the first doubleword of the Partition Table Entry (HTABSIZE) and then added to the value of bits 4:45 of the first doubleword of the Partition Table Entry (HTABORG).
- Bits 28:38 of the 39-bit hash value.
- Seven 0-bits.

This operation identifies a particular PTEG, called the "primary PTEG", whose eight PTEs will be tested.

2. Secondary Hash:

If the secondary Page Table search is enabled (LPCR_{TC}=0), perform the secondary hash function as follows; otherwise do not perform step 2 and proceed to step 3 below.

If s=28, the hash value is computed by taking the ones complement of the Exclusive OR of $VA_{11:49}$ with ($^{11+b}O||VA_{50:77-b}$)

If s=40, the hash value is computed by taking the ones complement of the Exclusive OR of the following three quantities: ($VA_{24:37} \parallel^{25}0$), (0|| $VA_{0:37}$), and ($VA_{0:37}$),

The 60-bit real address of a PTEG is formed by concatenating the following values:

- Bits 0:27 of the 39-bit appropriate primary or secondary hash value ANDed with the mask generated from bits 59:63 of the first doubleword of the Partition Table Entry (HTABSIZE) and then added to the value of bits 4:45 of the first doubleword of the Partition Table Entry (HTABORG).
- Bits 28:38 of the 39-bit hash value.
- Seven 0-bits.

This operation identifies the "secondary PTEG".

- 3. As many as 8 PTEs in the primary PTEG and, if the secondary Page Table search is enabled, 8 PTEs in the secondary PTEG are tested to determine if any translate the given virtual address. Let q = minimum(54, 77-b). For a match to exist, the following conditions must be satisfied, where SLBE is the SLBE used to form the virtual address.
 - PTE_H=0 for the primary PTEG, 1 for the secondary PTEG
 - PTE_V=1

- PTE_B=SLBE_B
- PTE_{AVA[0:q-10]}=VA_{10:q}
- if b = 12 then

 $(PTE_L = 0) \mid (PTE_{LP} \text{ specifies the 4KB base page size})$

else

(PTE_L = 1) & (PTE_{LP} specifies the base page size specified by $SLBE_{LIILP}$)

If no match is found, the search fails. The result is a page fault -- a [Hypervisor] Instruction Storage exception or a [Hypervisor] Data Storage exception, depending on whether the effective address is for an instruction fetch or for a data access. If one match is found, the search succeeds. If more than one match is found, one of the matching entries is used as if it were the only matching entry, or a Machine Check occurs.

If the Page Table search succeeds, the real address (RA) is formed by concatenating the following values, where the p value is the \log_2 (actual page size specified by PTE_{L LP}).

- three 0 bits
- bits 0:56-p of ARPN||LP from the matching PTE
- bits 64-p:63 of the effective address (the byte offset)

 $RA = 0b000 \parallel (ARPN \parallel LP)_{0:56-p} \parallel EA_{64-p:63}$

A TLB entry may be created as a result of the successful HPT translation. Depending on the specific TLB implementation, the scope of the entry may be the base page size, the virtual page size, or any page size in between. The TLB entry may omit the base and actual page sizes. When the TLB is searched during address translation, the set of VA bits that is used in the match check is determined by the scope of the TLB entry rather than by the base page size and the base page size may be omitted from the match check. In the absence of a TLB, software would be required to create a PTE for each base page sized piece of storage within the virtual page. The number of PTEs actually created to map a virtual page will depend on the scopes supported for TLB entries, the access pattern, and the lifetime of the TLB entries.

Programming Note

In versions of the architecture that precede Version 3.1B, the TLB entry was required to contain the base and actual page sizes and the match criteria for the TLB entry were identical to those for the Page Table Entry. This enabled the base page size specified by L||LP in the SLB Entry to select among multiple potential matching TLB entries whose match criteria differed only by base page size. The optionality of base page size in the TLB entry on processors that comply with Version 3.1B of the architecture or with any subsequent version requires that software invalidate all TLB entries mapping a virtual segment after changing L||LP in the Segment Table and/or SLB Entry for the segment and before creating any PTEs, for the segment, that contain the new base page size. Base page size continues to be part of the PTE match criteria and a base page size match is required to cache a PTE in the TLB. As a result, software may replace PTEs containing the old base page size lazily, rather than invalidating them along with the TLB Entries when the base page size for the segment is changed.

Programming Note

If $PTE_L = 0$, the actual page size (and base page size) are 4 KB. Otherwise the actual page size and base page size are specified by PTE_{LP} .

Since hardware searches the Page Table using a value of b equal to log₂ (base page size specified in the SLBE that was used to translate the address) regardless of the actual page size, the hardware Page Table search will identify different PTEs for VAs in different 2^b-byte blocks of the virtual page if the actual page size is larger than the base page size. Therefore, there may need to be a valid PTE corresponding to each 2^b-byte block of the virtual page that is referenced. For an actual page size that is larger than 2²³ (8 MB), the PTE_{AVA} will differ among some or all of these PTEs. Depending on the Page Table size, some or all of these PTEs may be in the same PTEG. Any such PTEs that are in the same PTEG will differ in the value of PTEH or PTE_{AVA} or both.

All PTEs for the same virtual page should have the same values in the Page Protection, KEY, ARPN, WIMG, and N fields. A set of values from any one of the PTEs that maps the virtual page may be used for an access in the virtual page since lookaside buffer information may be used to translate the virtual address.

To avoid creating multiple matching PTEs, software should not create PTEs for each of two different virtual pages that overlap in the virtual address space. If the virtual page sizes differ, two virtual pages overlap if the values of virtual address bits 0:77-p for both virtual pages are the same, where 2^p is the actual virtual page size of the larger page.

Programming Note

Because a segment may contain pages of different sizes, the Page Table search uses the segment's base page size (which is the same for all virtual pages in the segment).

- The value of b used when searching the Page Table to identify the PTEGs to be checked for a match is log₂(segment's base page size).
- A PTE (in the selected PTEGs) satisfies the Page Table search only if the base page size specified in the PTE is equal to the segment's base page size.

The matching PTE supplies the actual page size, 2^p ; this value of p is used in forming the real address.

A virtual page of 2^p bytes in a segment with a base page size of 2^b bytes may be mapped by as many as 2^(p-b) PTEs.

Programming Note

To obtain the best performance, Page Table Entries should be allocated beginning with the first empty entry in the primary PTEG, or with the first empty entry in the secondary PTEG if the primary PTEG is full and the secondary Page Table search is enabled (LPCR_{TC}=0).

In Paravirtualized HPT mode, the N (No-execute) value used for the storage access is the result of ORing the N bit from the matching PTE with the N bit from the SLB entry that was used to translate the effective address.

6.7.10 Radix Tree Translation

Radix Tree translation uses a nested set of tables to map storage with increasing granularity. Although there is no requirement for an individual table to have uniform content, Page Directories generally contain pointers to other Page Directories or Page Tables (Page Directory Entries, PDEs), while Page Tables are the leaf tables that contain PTEs. Each Page Directory Entry and Page Table Entry in the Radix Tree is 8 bytes long. A Radix Tree root descriptor (RTRD) specifies the size of the address being translated, the size of the root table, and its location. RTRDs appear in variants of the Partition and Process Table Entries. (See Figures 25 and 26.) The Root Page Directory Size (RPDS) is specified as log₂ (number of entries in the table). That number of bits is taken from the most significant end of the portion of the address being translated, as an index to choose an element in the Root Page Directory. The entries in the Root Page Directory each point to another page of entries, and give its size in the Next Level Size field, PDE_{NLS}. The next most significant NLS bits are taken from the address to choose an entry in that table. The process continues until an entry is found that has its Leaf bit set, indicating it is a Page Table Entry. The base size of the page mapped by the PTE is determined by the number of bits remaining in the address after removing the bits used to select the Page Directory and Page Table Entries. An example with RPDS = 13 and PDE_{NLS} = 9 in each Page Directory is shown in Figure 36.

The sizes of table supported at each level of the Radix Tree, as well as the ultimate page sizes supported, are implementation specific with the following exceptions. Implementations must support two Radix Tree configurations that map 52 bit effective addresses: each starting with a 64KB root page size followed by 2 levels of 4KB tables, ending with either a 256 byte table or a 4KB table. The former produces a page size of 64KB and the latter a 4KB page size. In both cases, a leaf node in the next to last level of table produces a 2MB page size.

For performance reasons, the result of each walk of a Radix Tree may be cached in a TLB. Logically, the

result of each walk is cached separately. For nested translation (see Section 6.7.10.3), the effective to guest real (process-scoped) translation may be cached, as well as the partition-scoped translation for each guest real address produced by the translation process. A minimum of two TLB accesses is required to complete a nested translation: one for the effective to guest real address and one for the quest real to host real address. (An implementation may optimize the process, as long as the optimization can be managed correctly using the tlbie instructions that software will use to manage the logical model.) The scope of a TLB entry is the size of the page that is mapped by the corresponding PTE. When the TLB is searched during address translation, the scope of the TLB entry determines the set of address bits that is used in the match check; however, the page size need not be part of the match check.





Figure 36. Four level Radix Tree walk translating a 52b EA with NLS=13 in the root PDE and NLS=9 in the other PDEs.

6.7.10.1 Radix Tree Page Directory Entry



Bit(s)	Name	Description
0	V	Valid
1	L	Leaf (entry is a PTE)
2	SW	Available for software use
4:55	NLB	Next Level Base
59:63	NLS	Next Level Size (size of next level
		of table is 2 ^{NLS+3}), NLS≥5

All other fields are reserved.

Figure 37. Radix Tree Page Directory Entry

Programming Note

Although the SW field first appeared in the PDE in Version 3.1B of the architecture, it is available for software use on any implementation that supports Radix Tree translation.

All other fields are reserved.

Figure 38. Radix Tree Page Table Entry

6.7.10.3 Nested Translation

When MSR_{HV} =0 and translation is enabled, each guest real address must undergo partition-scoped translation using the hypervisor's Radix Tree for the partition. See Figure 39.

6.7.10.2 Radix Tree Page Table Entry

٧	L	sw	//	RPN	sw	R	С	/	ATT	EAA
Λ	1	2	6	51	54	55	56	57	59	63

VLLS	SW //	RPN SW R C / ATT EAA
0 1	2 6	51 54 55 56 57 59 63
Bit(s)	Name	Description
0	V	Valid
1	L	Leaf (entry is a PTE)
2	sw	SW bit 0
7:51	RPN	Real Page Number
52:54	SW	SW bits 1:3
55	R	Reference
56	С	Change
58:59	ATT	Attributes (equivalent WIMG value)
		0b00- normal memory (0010)
		0b01- reserved
		0b10- non-idempotent I/O (0111)
		0b11- tolerant I/O (0110)
60:63	EAA	Encoded Access Authority
	0	Privilege (applies only to pro-
		cess-scoped translation)
		0 - problem state access permitted;
		privileged access controlled by
		key 0 of the [I]AMR
		1 - privileged access only Read
	1	
		0 - loads not permitted
	2	1 - loads permitted Read/Write
	2	0 - loads and stores not permitted
		1 - loads and stores permitted
	3	Execute
	3	0 - instruction execution not permit-
		ted
		1 - instruction execution permitted




Figure 39. Radix on Radix Page Table search for a 52-bit EA depicting memory reads 1-24 numbered in sequence

When nested translation is being performed, there is the potential for two different sets of protection settings and two different sets of storage attributes. For protection settings, the least permissive values take effect. For read, write, and execute authority, each is controlled independently based on the least permissive setting of the two translation mechanisms (including all component authority mechanisms within each of them). The Guarded attribute is controlled by the process-scoped PTE. Mismatches of the Caching Inhibited attribute have the following behavior. If the process-scoped PTE specifies I=1 when the parti-

tion-scoped PTE specifies I=0, the result is I=0. The reverse mismatch causes a Data Storage or Instruction Storage exception, as appropriate for the access. The results of these rules are shown in Table 5. Together these rules can produce the WIMG=0b0011 state that any individual ATT value cannot express.

For instructions that cause a [Hypervisor] Data Storage interrupt if the storage operand is in Caching Inhibited storage, if I=1 in both the process-scoped and the partition-scoped PTE that map the storage operand the interrupt is a Data Storage interrupt. Similar applies to prefixed instructions that are in Caching Inhibited storage: if I=1 in both the process-scoped and the partition-scoped PTE that map the instruction, the interrupt caused by attempting to fetch the instruction is an Instruction Storage interrupt.

Programming Note

For the other cases in which access to storage with a particular storage control attribute causes a [Hypervisor] Data Storage or [Hypervisor] Instruction Storage interrupt the choice between the Hypervisor or the non-Hypervisor version of the interrupt is obvious.

- If the Radix Tree translation is not nested, the choice of interrupt is determined by the scope of the Radix Tree that is used.
- If the Radix Tree translation is nested and the attribute in question is the Guarded attribute, the interrupt is always the non-Hypervisor version because the G value used for the access is determined by the process-scoped PTE.

Unless otherwise stated or obvious from context, references elsewhere in the Books to storage control attributes for nested Radix Tree translations apply to the result of combining the guest and host storage control attributes as specified above. For example, the restrictions on the types of storage that can be accessed by AMOs in Section 4.5 of Book II apply to the results of the combining.

	partition- scoped ATT	00	10	11
process- scoped ATT	I/G	00	11	10
00	00	00	ATT conflict	ATT conflict
10	11	01	11	11
11	10	00	10	10

Table 5: Effective I and G attributes for nested translation

Programming Note

The mismatched Caching Inhibited attribute in which I=1 in the process-scoped PTE and I=0 in the partition-scoped PTE is given defined behavior instead of excepting in order to support frame buffer emulation. For frame buffer emulation, the guest believes it is writing to a frame buffer (I=1) in address space that the hypervisor maps to normal memory (I=0).

Reference and Change bit recording is done in both the process-scoped and partition-scoped Page Table Entries. Recording is done as described in Section 6.7.12, "Reference and Change Recording".

6.7.11 Translation Process

As previously described, in its most complicated form the translation process includes the following steps:

- use of the PTCR to find the required Partition Table Entry
- use of the Partition Table Entry to find the partition-scoped Page Table
- use of the Partition Table Entry and the partition-scoped Page Table to find the required Process Table Entry
- use of the Process Table Entry and partition-scoped Page Table to find the required Segment Table Entry or walk the process-scoped Page Table (i.e. translate the effective address to a virtual or guest real address), and
- use of the partition-scoped Page Table to translate the virtual or quest real address.

Depending on the translation mode and process state, some of these steps may be skipped. The following subsections enumerate the cases and explain the steps in more detail.

6.7.11.1 Fully-Qualified Address

The storage control facilities enable hardware to perform the entire translation process given a "fully-qualified address" and context that makes it a unique input. In addition to its normal use, the term "effective address" is sometimes used as shorthand for the fully-qualified address, and the architecture should be read with this possibilty in mind. The following are the components of the fully-qualified address.

- effLPID
- effPID
- EA

The additional context required to perform a translation or match a cached translation may include the following.

- PATE_{HR} (selected using the value in LPIDR, not effLPID)
- MSR_{HV PR IR DR}

The translation mode is selected by the Host Radix bit found in the Partition Table Entry. The Host Radix bit indicates whether the partition is using HPT or Radix Tree translation. Given the overall process, $MSR_{HV\ PR}$ lR DR determine where and how the process is entered.

6.7.11.2 Finding the Page Tables

[The following description assumes that no legacy mode is active, i.e. LPCR_{UPRT}=1.]

The components of the fully-qualified address are used to determine the table(s) used in the translation process. The effective LPID and effective PID are used to find the appropriate Page Table base address(es) using the In-Memory Table structures. Some types of translation use process-scoped Page Tables, some use partition-scoped Page Tables, and some use both.

Process-scoped table descriptors are found in the Process Tables as follows. The Partition Table Entry (PATE) host real address is calculated by adding the Partition Table Base Address (PATB||120) in the PTCR with 16 times the effective LPID. The second doubleword of the entry contains the base address of the Process Table for the partition. The Process Table is assumed to be aligned in effective (HR=1, effLPID=0), virtual, or guest real address space. The Process Table Entry (PRTE) host real address is calculated by ORing the Process Table Base Address (PRTB||400 for for an HPT host and PRTB||120 for a radix host) in the PATE with 16 times the effective PID and then performing partition-scoped translation. (If the table is not aligned or is not large enough to support the PID value, an unreported error will most likely result.) The Process Table Entry at that location contains a process-scoped table base address, which is a guest real address for a radix guest (HV=0), a host real address for a radix host (HV=1), or a virtual address (all cases using HPT translation). The virtual or guest real address must be translated via the appropriate partition-scoped table.

- Programming Note

The guest real or virtual address of the Process Table, for a radix or HPT guest, respectively, may be set via an hcall. The radix guest may choose to map the Process Table into its own effective address space. These matters are not visible to the architecture.

Programming Note

Note that the sole purpose of partition-scoped Page Table descriptor when LPID=0 for a radix host is to translate the effective addresses of the Process Table Entries for LPID=0. (If the Process Table Base address for LPID=0 was a real address, the Process Table would have to be in contiguous real storage.) This descriptor will commonly be the same as the descriptor found in the LPID=0, PID=0 Process Table Entry, both pointing to the hypervisor's own page trable, but it may be set up to point to a table used solely to translate the addresses of Process Table Entries.

Partition-scoped Page Table descriptors are found in the Partition Table as follows. The Partition Table Base Address is found in the PTCR. The effective LPID (times 16 bytes per partition) is used to index off the Partition Table Base Address to find the appropriate Partition Table Entry. The first doubleword of the entry contains the base address of the Page Table.

6.7.11.3 Obtaining Host Real Address, Radix on Radix

The following cases exist.

- Guest access to quadrant 0 with translation on: process-scoped translation is performed on LPIDR||PIDR||EA, with the result subject to partition-scoped translation with effective LPID=LPIDR.
- Guest OS access to quadrant 3 with translation on: process-scoped translation is performed on LPIDR||0||EA, with the result subject to partition-scoped translation with effective LPID=LPIDR.
- Hypervisor access to quadrant 1 with translation on: process-scoped translation is performed on LPIDR||PIDR||EA, with the result subject to partition-scoped translation with effective LPID=LPIDR if LPIDR≠0.
- Hypervisor access to quadrant 2 with translation on: process-scoped translation is performed on LPIDR||0||EA, with the result subject to partition-scoped translation with effective LPID=LPIDR if LPIDR≠0.
- Guest OS access with translation off: partition-scoped translation is performed with effective LPID = LPIDR.
- Hypervisor or host application access to quadrant 0 with LPIDR=0 and translation on: process-scoped translation is performed on 0||PIDR||EA.
- Hypervisor access to quadrant 3 with translation on: process-scoped translation is performed with 0||0||EA.
- Hypervisor or ultravisor real mode access: subject to EA₀ and either HRMOR or URMOR, as described in Section 6.7.3.1.




Figure 40. Radix on Radix translation, general case

6.7.11.4 Obtaining Host Real Address, HPT

There are two scenarios for Paravirtualized HPT translation. The first is the legacy scenario with a native HPT hypervisor. The second scenario is for a Radix Tree translation hypervisor providing a Paravirtualized HPT environment for the guest. In this latter scenario, the LPID=0 Partition Table Entry will have HR=1. For both scenarios the LPID value is always taken from LPIDR and the PID value is always taken from PIDR, even when MSR $_{\rm HV}$ =1. In the latter scenario, the hypervisor will explicitly set LPIDR=0 when it wants to use its Radix Tree(s).

When using Paravirtualized HPT translation, the process-scoped Page Tables are replaced by Segment Tables, and the description in Section 6.7.11.2, "Finding the Page Tables" can be read with that substitution in mind. The process-scoped translation is the effective-to-virtual translation described in Section 6.7.8. In-Memory Table walks are processed via the LPID=LPIDR partition-scoped HPT.

As with the previous enumerations, this is done from a hardware point of view. As a result, it does not differentiate the software cases for which Segment translation should only be satisfied by bolted translations

The following cases exist.

 Guest access with translation on: process-scoped translation is performed on LPIDR||PIDR||EA with

- the result subject to partition-scoped translation using parameters from the matching segment descriptor.
- Hypervisor or adjunct access with translation on and LPID≠0: process-scoped translation, limited to an SLB search with no Segment Table walk, is performed on LPIDR||PIDR||EA, with the result subject to partition-scoped translation using parameters from the matching segment descriptor.
- Hypervisor or adjunct access with translation on and LPID=0: process-scoped translation (with Segment Table walk) is performed on LPIDR||PIDR||EA, with the result subject to partition-scoped translation using parameters from the matching segment descriptor.
- Guest OS access with translation off: subject to VPM, as described in Section 6.7.3.3.
- Hypervisor or ultravisor real mode access: subject to EA₀ and either HRMOR or URMOR, as described in Section 6.7.3.1.




Figure 41. Paravirtualized HPT translation

6.7.12 Reference and Change Recording

When operating in Paravirtualized HPT mode, Reference (R) and Change (C) bits are updated in any one of what could be multiple (because of the multiple base size PTEs mapping a virtual page) Page Table Entries that map the virtual page that is being accessed. When operating in Radix on Radix mode, Reference (R) and

Change (C) bits may be updated in multiple Page Table Entries that are accessed as part of the translation process. (For example, each access to a guest's Page Directory or Page Table Entry potentially sets a Reference bit in the partition-scoped table mapping it.) If the storage operand of a *Load* or *Store* instruction crosses a virtual page boundary, the accesses to the components of the operand in each page are treated as separate and independent accesses to each of the pages for the purpose of setting the Reference and Change bits.

For Radix Tree translation, hardware attempts to set the Reference and Change bits atomically, as though the PTE was read to perform the translation using a Load And Reserve instruction, and conditional on the translation being valid and correct (and on the existence of the reservation), the appropriate bit(s) are set as though with a Store Conditional instruction. ("as though" indicates that the reservation(s) held for this purpose are distinct from one another and from the reservation established by a Load And Reserve instruction.) If hardware is unable to set the bit(s) atomically, a [Hypervisor] Data Storage or [Hypervisor] Instruction Storage interrupt will be caused. For HPT translation, hardware sets the Reference and Change bits as though the PTE was read to perform the update using a (simple) Load instruction and the appropriate bit(s) are set as though with a (simple) Store instruction.

For both kinds of translation, setting the bits need not be atomic with respect to performing the access that causes the bits to be updated. For Radix Tree translation, the Reference bit must contain 1 in order to access the corresponding page and the Change bit must contain 1 in order to store to the corresponding page.

Programming Note

The interrupt indicates to software that it must set the appropriate bit(s) itself. Note that an instruction fetch can cause a Change bit to be set, for example in the host Page Table Entry that maps the guest Page Table Entry if the instruction fetch causes the Reference bit to be set in the guest Page Table Entry.

Programming Note -

The atomic setting of the Reference and Change bits enables an optimized sampling of them, for example when determining what pages to reclaim for other uses. To accurately sample the bits under HPT translation, it is necessary to first invalidate the PTE and the corresponding TLB entries. The optimized sequence eliminates the requirement for the relatively expensive invalidation of the TLB entries before sampling the bits. Instead, software may simply load the PTE using a Load And Reserve instruction, and then set the PTE invalid using a Store Conditional instruction. The TLB invalidation may be deferred indefinitely. The Reference and Change bits sampled in this manner are accurate (if the store conditional succeeds) because with the PTE marked invalid, it will be impossible to access a page for which the appropriate bit is not already set.

Programming Note

In nested Radix Tree translation, as many as three Change bits may be set: in the process-scoped and partition-scoped PTEs for the access itself, and in the partition-scoped PTE that maps the process-scoped PTE. Similarly, a large number of Reference bits may be set, including for each partition-scoped PTE that maps a process-scoped PDE or PTE.

Reference and Change bits are set by the hardware as described below. An attempt to access storage may cause one or more of the bits to be set (as described below) even if the access is not performed. The bits are updated in the Page Table Entry if the new value would otherwise be different from the old value for the virtual page, as determined by examining either the Page Table Entry or any lookaside information for the virtual page (e.g., TLB) maintained by the hardware.

Reference Bit

The Reference bit is set to 1 if the corresponding access (load, store, implicit access, or instruction fetch) is required by the sequential execution model and is performed. Otherwise the Reference bit may be set to 1 if the corresponding access is attempted, either in-order or out-of-order, even if the attempt causes an exception, except that the Reference bit is not set to 1 for the access caused by an indexed *Move Assist* instruction for which the XER specifies a length of zero.

Change Bit

The Change bit is set to 1 if a *Store* instruction is executed and the store is performed or if an implicit update is performed. Otherwise in general

the Change bit may be set to 1 if a *Store* instruction is executed and the store is permitted by the storage protection mechanism and, if the *Store* instruction is executed out-of-order, the instruction would be required by the sequential execution model in the absence of the following kinds of interrupts:

- system-caused interrupts (see Section 7.4 on page 1269)
- Floating-Point Enabled Exception type Program interrupts when the thread is in an Imprecise mode.

The only exceptions to the preceding statement are that the Change bit is not set to 1 if the instruction is a *Store String Indexed* instruction for which the XER specifies a length of zero, if the instruction is a *Load Atomic* or *Store Atomic* instruction with a reserved function code, or if the instruction is a *Store Caching Inhibited* instruction executed when MSR_{DR}=1.

Programming Note -

A virtual page in a segment with a smaller base page size may be mapped by multiple PTEs. For each access of a virtual page, hardware may search the Page Table to update the R and C bits. If lookaside buffer information for the virtual page already indicates that all such bits to be set have already been set in a PTE that maps the virtual page, hardware need not make an update. Consider the following sequence of events:

- 1. A virtual page is mapped by 2 PTEs A and B and the R and C bits in both PTEs are 0.
- 2.A Load instruction accesses the virtual page and the R bit is updated in PTE A.
- 3.A Load instruction accesses the virtual page and the R bit is updated in PTE B.
- 4.A Store instruction accesses the virtual page and the C bit is updated in PTE B.
- 5.The virtual page is paged out. Software must examine both PTE A and B to get the state of the R and C bits for the virtual page.

Furthermore, if in event 2, PTE A was not found, a Data Storage interrupt or Hypervisor Data Storage interrupt may occur. Subsequently, if in event 3 or 4, PTE B was not found, a Data Storage interrupt or Hypervisor Data Storage interrupt may occur.

Programming Note

Even though the execution of a *Store* instruction causes the Change bit to be set to 1, the store might not be performed or might be only partially performed in cases such as the following.

- A Store Conditional instruction (stwcx. or stdcx.) or a Load Atomic or Store Atomic instruction (e.g. Fetch and Increment Bounded, Store Twin) is executed, but no store is performed.
- The Store instruction causes a Data Storage exception (all cases except Load Atomic or Store Atomic with a reserved function code, Store Caching Inhibited executed when MSR_{DR}=1, EAO, or storage protection violation, which do not store and are not permitted to set the Change bit).
- The *Store* instruction causes an Alignment exception.
- The Page Table Entry that translates the virtual address of the storage operand is altered such that the new contents of the Page Table Entry preclude performing the store (e.g., the PTE is made invalid, or the PP bits are changed).

For example, when executing a *Store* instruction, the thread may search the Page Table for the purpose of setting the Change bit and then re-execute the instruction. When reexecuting the instruction, the thread may search the Page Table a second time. If the Page Table Entry has meanwhile been altered, by a program executing on another thread, the second search may obtain the new contents, which may preclude the store.

A system-caused interrupt occurs before the store has been performed.

When the hardware updates the Reference and Change bits in a Page Table Entry, the accesses are performed as described in Section 6.7.3.4, "Storage Control Attributes for Implicit Storage Accesses" on page 1195. These Reference and Change bit updates are not necessarily immediately visible to software. Executing a **sync** instruction ensures that all Reference and Change bit updates associated with address translations that were performed, by the thread executing the sync instruction, before the sync instruction is executed will be performed with respect to that thread before the **sync** instruction's memory barrier is created. There are additional requirements for synchronizing Reference and Change bit updates in multi-threaded systems; see Section 6.10, "Translation Table Update Synchronization Requirements" on page 1255.

Programming Note

Because the **sync** instruction is execution synchronizing, the set of Reference and Change bit updates that are performed with respect to the thread executing the **sync** instruction before the memory barrier is created includes all Reference and Change bit updates associated with instructions preceding the **sync** instruction.

If software refers to a Page Table Entry when $MSR_{DR}=1$ or $MSR_{HV}=0$, the Reference and Change bits in the associated Page Table Entry are set as for ordinary loads and stores. See Section 6.10 for the rules software must follow when updating Reference and Change bits.

Figure 42 on page 1220 summarizes the rules for setting the Reference and Change bits. The table applies to each atomic storage reference. It should be read from the top down; the first line matching a given situation applies. For example, if *stwcx*. fails due to both a storage protection violation and the lack of a reservation, the Change bit is not altered. The figure applies to PTE(s) that map instructions or storage operands of instructions. When Radix Tree translation is in use, Reference and Change bits are set in other, partition-scoped, PTEs as described earlier in this section.

In the figure, the "Load-type" instructions are the Load instructions described in Books I, II, and III, and the Cache Management and other instructions that are stated in the instruction descriptions to be treated as a Load, and similarly for "Store-type" instructions. The Load Atomic and Store Atomic instructions are considered to be both loads and stores, and as a result could match "Load-type" and "Store-type" entries in the table. As a result, "Store-type" entries precede "Load-type" entries in the table so that AMOs match "Store-type" entries. The "ordinary" Load and Store instructions are those described in Books I, II, and III. "set" means "set to 1".

Status of Access	R	С
Indexed Move Assist insn w 0 len in XER	No	No
Load or Store Atomic instruction with	No	No
reserved function code, Load or Store		
Caching Inhibited executed when		
MSR _{DR} =1		
Storage protection violation	Acc ¹	No
Out-of-order Store-type inst'n, excluding <i>dcbtst</i>		
Would be required by the sequential		
execution model in the absence of		
system-caused or imprecise		
interrupts ³	Acc	Acc ^{1 2}
All other cases	Acc	No
Out-of-order I-fetch or Load-type Inst'n	Acc	No
(including <i>dcbtst</i>)		
In-order Load-type or Store-type insn,		
access not performed ⁴		
Store-type insn	Acc	Acc ²
Load-type insn	Acc	No
Other in-order access		
Other ordinary Store, dcbz, paste.	Yes	Yes
icbi, icbt, dcbt, dcbtst, dcbst, dcbf	Acc	No
I-fetch or ordinary Load, copy,	Yes	No
hashchk[p]		

"Acc" means that it is acceptable to set the bit.

- 1 It is preferable not to set the bit.
- If C is set, R is also set unless it is already set.
- For Floating-Point Enabled Exception type Program interrupts, "imprecise" refers to the exception mode controlled by MSR_{FF0 FE1}.
- This case does not apply to the *Touch* instructions, because they do not cause a storage access.

Figure 42. Setting the Reference and Change bits

6.7.13 Storage Protection

The storage protection mechanism provides a means for selectively granting instruction fetch access, granting read access, granting write access, and prohibiting access to areas of storage based on a number of control criteria.

The operation of the storage protection mechanism depends on the value of one or more of the following.

- MSR bits HV, S, IR, DR, PR
- the key bits and N bit in the associated SLB entry
- the page protection bits, key bits, N bit, and G attribute in the associated PTE
- the AMR, IAMR, AMOR, and UAMOR
- the Secure Memory property

The storage protection mechanism consists of the Virtual Page Class Key Protection mechanism described in Section 6.7.13.1, the Basic Storage Protection mechanism described in Section 6.7.13.2 and Section 6.7.13.3, the Radix Tree Translation Storage Protection mechanism described in Section 6.7.13.4, and the Secure Memory Protection mechanism described in Section 6.7.13.5.

In order for a storage access to be permitted, it must be permitted by all of the mechanisms that apply to it. If SMFCTRL_E=1, each storage access is subject to Secure Memory Protection independent of the translation mode of the access. In addition, each access is subject to other protection mechanisms depending on its translation mode, as listed below.

- MSR_{HV}=1 and address translation is disabled: Basic Storage Protection mechanism
- HR=0
 - access to instruction or data when address translation is enabled: Virtual Page Class Key Protection mechanism and Basic Storage Protection mechanism
 - all other cases (access to Process Table Entry or Segment Table Entry when address translation is enabled; access to instruction or data when MSR_{HV}=0 and address translation is disabled): Basic Storage Protection mechanism

Programming Note -

Because the assumed $\rm K_s$ and $\rm K_p$ values are either 0 or irrelevant, these accesses are always permitted by the Basic Storage Protection mechanism.

■ HR=1

- access to instruction or data when address translation is enabled and effLPID≠0: Radix Tree Translation Storage Protection mechanisms of both the process-scoped and partition-scoped PTEs, except that the Guarded attribute (which affects storage protection for instruction fetches) is determined solely by the process-scoped PTE
- access to instruction or data when address translation is enabled and effLPID=0: Radix Tree Translation Storage Protection mechanism of the process-scoped PTE
- all other cases (access to Process Table Entry when address translation is enabled; access to process-scoped PDE or process-scoped PTE when address translation is enabled and effLPID≠0; access to instruction or data when MSR_{HV}=0 and address translation is disabled): Radix Tree Translation Storage Protection mechanism of the partition-scoped PTE

If an access associated with an instruction fetch is not permitted, an Instruction Storage exception or a Hypervisor Instruction Storage exception is generated. If an access associated with a data access is not permitted, a Data Storage exception or a Hypervisor Data Storage exception is generated. If HR=1, address translation is enabled, LPID≠0, and the access is not permitted by the process-scoped PTE, the exception is an Instruction Storage exception or Data Storage exception.

A *protection domain* is a maximal range of effective addresses, virtual addresses, or guest real addresses for which variables related to storage protection can be independently specified (including by default, as in virtual real, hypervisor real, and ultravisor real addressing modes), or a maximal range of addresses, effective, virtual, or guest real, for which variables related to storage protection cannot be specified. Examples include: a segment, a virtual page (including for the Virtualized Real Mode Area), the Virtualized Real Mode Area, the effective address range 0:2⁶⁰-1 in hypervisor and ultravisor real addressing modes, and a maximal range of effective, virtual, or guest real addresses that cannot be mapped to real addresses. A *protection boundary* is a boundary between protection domains.

6.7.13.1 Virtual Page Class Key Protection

The Virtual Page Class Key Protection mechanism provides the means to assign virtual pages to one of 32 classes, and to modify data access permissions for each class by modifying the Authority Mask Register (AMR), shown in Figure 43, and to modify instruction access permissions for each class by modifying the Instruction Authority Mask Register (IAMR) shown in Figure 44.

Programming Note -

If address translation is disabled for a given access, the access is not affected by the Virtual Page Class Key Protection mechanism even if the access is made in virtual real addressing mode.

Authority Mask Register

Key0	Key1	Key2		Key29	Key30	Key31
0	2	4	6	58	60	62

Bits	Name	Description
0:1	Key0	Access mask for class number 0
2:3	Key1	Access mask for class number 1
2n:2n+1	Keyn	Access mask for class number n
 62:63	 Key31	Access mask for class number 31

Figure 43. Authority Mask Register (AMR)

The access mask for each class defines the access permissions that apply to loads and stores for which the virtual address is translated using a Page Table Entry that contains a Key field value equal to the class number. The access permissions associated with each class are defined as follows, where AMR_{2n} and AMR_{2n+1} refer to the first and second bits of the access mask corresponding to class number n.

- A store is permitted if AMR_{2n}=0b0; otherwise the store is not permitted.
- A load is permitted if AMR_{2n+1}=0b0; otherwise the load is not permitted.

The AMR can be accessed using either SPR 13 or SPR 29. Access to the AMR using SPR 29 is privileged.

Programming Note -

Because the AMR is part of the program context (if address translation is enabled), and because it is desirable for most application programmers not to have to understand the software synchronization requirements for context alterations (or the nuances of address translation and storage protection), operating systems should provide a system library program that application programs can use to modify the AMR.

Instruction Authority Mask Register

Key0	Key1	Key2		 Key29	Key30	Key31
0	2	4	6	58	60	62

Bits	Name	Description
0:1	Key0	Access mask for class number 0
2:3	Key1	Access mask for class number 1
 2n:2n+1	 Keyn	 Access mask for class number n
 62:63	 Key31	Access mask for class number 31

Figure 44. Instruction Authority Mask Register (IAMR)

The access mask for each class defines the access permissions that apply to instruction fetches for which the virtual address is translated using a Page Table Entry that contains a Key field value equal to the class number. The access permission associated with each class is defined as follows, where IAMR_{2n+1} refers to the bit of the access mask corresponding to class number n.

 An instruction fetch is permitted if IAMR_{2n+1}=0b0; otherwise the instruction fetch is not permitted.

Bit 0 of each key field is reserved

Access to the IAMR is privileged.

The Authority Mask Override Register (AMOR) and the User Authority Mask Override Register (UAMOR), shown in Figure 45 and Figure 46 respectively, can be used to restrict modifications (*mtspr*) of the AMR. Also, the AMOR can be used to restrict modifications of the UAMOR and IAMR. Access to both the AMOR and UAMOR is privileged. The AMOR is a hypervisor resource.




Figure 45. Authority Mask Override Register (AMOR)




Figure 46. User Authority Mask Override Register (UAMOR)

The bits of the AMOR and UAMOR are in 1-1 correspondence with the bits of the AMR (i.e., $[U]AMOR_i$ corresponds to AMR_i). The AMOR affects modifications of the AMR and UAMOR in privileged but non-hypervisor state; the UAMOR affects modifications of the AMR in problem state.

Similarly, the odd bits of the AMOR are in 1-1 correspondence with the odd bits of the IAMR (i.e.,

 AMOR_{2j+1} corresponds to $\mathsf{IAMR}_{2j+1}).$ The AMOR affects modifications of the IAMR in privileged but non-hypervisor state; the IAMR cannot be accessed in problem state.

- When mtspr specifying the AMR (using either SPR 13 or SPR 29) or the IAMR is executed in privileged non-hypervisor state, the AMOR is used as a mask that controls which bits of the resulting AMR or IAMR contents come from register RS and which AMR or IAMR bits are not modified.
- Similarly, when *mtspr* specifying the AMR (using SPR 13) is executed in problem state, the UAMOR is used as a mask that controls which bits of the resulting AMR contents come from register RS and which AMR bits are not modified.
- When *mtspr* specifying the UAMOR is executed in privileged non-hypervisor state, the AMOR is ANDed with the contents of register RS and the result is placed into the UAMOR; the AMOR thereby controls which bits of the resulting UAMOR contents come from register RS and which UAMOR bits are set to zero.

A complete description of these effects can be found in the description of the *mtspr* instruction in Section 5.4.4.

Software must ensure that both bits of each even/odd bit pair of the AMOR contain the same value. — i.e., the contents of register RS for mtspr specifying the AMOR must be such that $(RS)_{2n} = (RS)_{2n+1}$ for every n in the range 0:31 — and likewise for the UAMOR. If this requirement is violated for the UAMOR the results of accessing the UAMOR (including implicitly by the hardware as described in the second item of the preceding list) are boundedly undefined; if the requirement is violated for the AMOR the results of accessing the AMOR (including implicitly by the hardware as described in the first and third items of the list) are undefined.

Programming Note -

The preceding requirement permits designs to implement the AMOR and/or UAMOR as 32-bit registers — specifically, to implement only the even-numbered bits (or only the odd-numbered bits) of the register — in a manner such that the reduction, from the architecturally-required 64 bits to 32 bits, is not visible to (correct) software. This implementation technique saves space in the hardware. (A design that uses this technique does the appropriate "fan in/out" when the register is accessed, to provide the appearance, to (correct) software, of supporting all 64 bits of the register.)

Permitting designs to implement the [U]AMOR as 32-bit registers by virtue of the software requirement specified above, rather than by defining the [U]AMOR as 32-bit registers, permits the architecture to be extended in the future to support controlling modification of the "read access" AMR bits (the odd-numbered bits) independently from the "write access" AMR bits (the even-numbered bits), if that proves desirable. If this independent control does prove desirable, the only architecture change would be to eliminate the software requirement.

Programming Note –

When modifying the AMOR and/or UAMOR, the hypervisor should ensure that the two registers are consistent with one another before giving control to a non-hypervisor program. In particular, the hypervisor should ensure that if $\mathsf{AMOR}_{i}\text{=}0$ then $\mathsf{UAMOR}_{i}\text{=}0$, for all i in the range 0:63. (Having $\mathsf{AMOR}_{i}\text{=}0$ and $\mathsf{UAMOR}_{i}\text{=}1$ would permit problem state programs, but not the operating system, to modify AMR bit i.)

Programming Note

The Virtual Page Class Key Protection mechanism replaces the Data Address Compare mechanism that was defined in versions of the architecture that precede Version 2.04 (e.g., the two facilities use some of the same resources, as described below). However, the Virtual Page Class Key Protection mechanism can be used to emulate the Data Address Compare mechanism. Moreover, programs that use the Data Address Compare mechanism can be modified in a manner such that they will work correctly both on implementations that comply with versions of the architecture that precede Version 2.04 (and hence implement the Data Address Compare mechanism) and on implementations that comply with Version 2.04 of the architecture or with any subsequent version (and hence instead implement the Virtual Page Class Key Protection mechanism). The technique takes advantage of the facts that the SPR number for privileged access to the AMR (29) is the same as the SPR number for the Data Address Compare mechanism's ACCR (Address Compare Control Register), that KEY₄ occupies the same bit in the PTE as the Data Address Compare mechanism's AC (Address Compare) bit, and that the definition of ACCR_{62:63} is very similar to the definition of each even-odd pair of AMR bits. The technique is as follows, where PTE1 refers to doubleword 1 of the PTE.

- Set bits 2:3 and 62:63 of SPR 29 (which is either the ACCR or the AMR) to x, where x is the desired 2-bit value for controlling Data Address Compare matches, and set bits 0:1 to 0s.
- Set PTE1₅₄ (which is either the AC bit or KEY₄) to the same value that the AC bit would be set to, and set PTE1_{2:3} (which are either RPN bits, that correspond to a real address size larger than the size supported by any implementation that supports the Data Address Compare mechanism, or KEY_{0:1}) and PTE1_{52:53} (which are either reserved bits or KEY_{2:3}) to 0s.
- Use PTE_{KEY} values 0 and 1 only for purposes of emulating the Data Address Compare mechanism, except that PTE_{KEY} value 0 may

- also be used for any virtual pages for which it is desired that the Virtual Page Class Key Protection mechanism permit all accesses. Do not use PTE_{KEY} =31.
- When a Hypervisor Data Storage interrupt occurs, if HDSISR₄₂=1 then ignore the interrupt for Cache Management instructions other than dcbz. (These instructions can cause a virtual page class key protection violation but cannot cause a Data Address Compare match.) Otherwise forward the interrupt to the operating system, which will treat the interrupt as if a Data Address Compare match had occurred. (Note: Cases for which it is undefined whether a Data Address Compare match occurs do not necessarily cause a virtual page class key protection violation.)

(Because privileged software can access the AMR using either SPR 13 or SPR 29, it might seem that, when SPR 13 was added to the architecture (in Version 2.06), SPR 29 should have been removed. SPR 29 is retained for two reasons: first, to avoid requiring privileged software to change to use the newer SPR number; and second, to retain the ability to emulate the Data Address Compare mechanism as described above.)

Programming Note -

An example of the use of the AMOR (and UAMOR) is to support adjuncts (see Section 6.7.4, "Definitions"), The hypervisor could use KEY value j for all data virtual pages that only the adjunct must be able to access. Before dispatching the partition for the first time, the hypervisor would initialize the three registers as follows.

AMR: all 0s except bits 2j and 2j+1, which would contain 1s

UAMOR: all 0s

AMOR: all 1s except bits 2j and 2j+1, which would contain 0s

Before dispatching the adjunct, the hypervisor would set UAMOR to all 0s, and would set the AMR to all 1s except bits 2j and 2j+1, which would be set to 0s. (Because the adjunct would run in problem state, there is no need for the hypervisor to modify the AMOR, and the adjunct cannot modify the UAMOR.) In addition, the hypervisor would prevent the partition from modifying or deleting PTEs that contain translations used by the adjunct.

(It may be desirable to avoid using KEY values 0, 1, and 31 for storage that only the adjunct can access, because these KEY values may be needed by the partition to emulate the Data Address Compare mechanism, as described above. Also, old software, that was written for an implementation that complies with a version of the architecture that precedes Version 2.04 (the version in which virtual page class keys were added), effectively uses KEY 0 for all virtual pages.)

Programming Note -

Initialization of the UAMOR to all 0s, by the hypervisor before dispatching a partition for the first time, as described in the preceding Programming Note, permits operating systems (in partitions that run in a compatibility mode corresponding to Version 2.06 of the architecture or a subsequent version) to migrate gradually to supporting problem state access to the AMR — specifically, to avoid having to be changed immediately to modify the UAMOR and to save the AMR contents when an interrupt occurs from problem state. Relatedly, having the UAMOR contain all 0s while an application program is running protects old application programs that are "AMR-unaware". In the absence of programming errors, such application programs would not attempt to read or modify the AMR. However, having the UAMOR contain all 0s protects such programs against modifying the AMR inadvertently.

Permitting an "AMR-unaware" application program to modify the AMR (inadvertently) is potentially harmful for the obvious reasons. (The program might set to 1 an AMR bit corresponding to accesses that are necessary in order for the program to work correctly.) Moreover, even for an operating system that includes support for problem state modification of the AMR, having the UAMOR contain all 0s allows the operating system to avoid saving and restoring the AMR for "AMR-unaware" application programs. Such an operating system would provide a system service program that allows an application program to declare itself to be "AMR-aware" — i.e., potentially to need to modify the AMR. When an application program invokes this service, the operating system would set the UAMOR to the non-zero value appropriate to the access authorities (load and/or store, for one or more key values) that the application program is allowed to modify, and thereafter would save and restore the AMR (and preserve the UAMOR) for this application program. (Having the UAMOR contain all 0s does not prevent an "AMR-unaware" program from reading the AMR, but inadvertent reading of the AMR is likely to be much less harmful than inadvertently modifying it.)

(For partitions that run in a compatibility mode corresponding to a version of the architecture that precedes Version 2.06, the PCR provides sufficient protection to application programs.)

6.7.13.2 Basic Storage Protection, Address Translation Enabled

When address translation is enabled, , the Basic Storage Protection mechanism is controlled by the following.

- MSR_{PR}, which distinguishes between supervisor (privileged) state and problem state
- K_s and K_p, the supervisor (privileged) state and problem state storage key bits in the SLB entry used to translate the effective address
- PP, page protection bits 0:2 in the Page Table Entry used to translate the effective address
- For instruction fetches only:
 - the N (No-execute) value used for the access (see Sections 6.7.8.1 and 6.7.9.2)
 - PTE_G, the G (Guarded) bit in the Page Table Entry used to translate the effective address

Using the above values, the following rules are applied.

- For an instruction fetch, the access is not permitted if the N value is 1 or if PTE_G=1.
- 2. For any access except an instruction fetch that is not permitted by rule 1, a "Key" value is computed using the following formula:

$$Key \leftarrow (K_D \& MSR_{PR}) \mid (K_S \& \neg MSR_{PR})$$

Using the computed Key, Figure 47 is applied. An instruction fetch is permitted for any entry in the figure except "no access". A load is permitted for any entry except "no access". A store is permitted only for entries with "read/write".

Key	PP	Access Authority	
0	000	read/write	
0	001	read/write	
0	010	read/write	
0	011	read only	
0	110	read only	
1	000	no access	
1	001	read only	
1	010	read/write	
1	011	read only	
1	110	no access	

All PP encodings not shown above are reserved. The results of using reserved PP encodings are boundedly undefined.

Figure 47. PP bit protection states, address translation enabled

6.7.13.3 Basic Storage Protection, Address Translation Disabled

When address translation is disabled, the Basic Storage Protection mechanism is controlled by MSR_{HV} , which (when MSR_{PR} =0) distinguishes between hypervisor state and privileged non-hypervisor state (see Chapter 2 and Section 6.7.3, "Ultravisor Real, Hypervisor Real, and Virtual Real Addressing Modes"). The following rules apply.

- If MSR_{HV}=0, access authority is determined as described in Section 6.7.3.3.
- 2. If MSR_{HV}=1, the access is permitted.

6.7.13.4 Radix Tree Translation Storage Protection

For Radix Tree translation, an attempt to fetch instructions from Guarded storage is a storage protection violation. In all other respects, the storage protection mechanism for Radix Tree translation is completely different from what is provided for HPT translation. EAA_{1:3} provide control over read, read/write, and execute access if the process has the appropriate privilege. EAA₀, together with key 0 in the AMR or IAMR, provide three protection configurations for process-scoped translation: (1) a mode that gives equivalent access to privileged and problem state processes, (2) a mode that gives access only to problem state, and (3) a mode that gives access only to privileged processes. (Note that privileged includes hypervisor privi-For partition-scoped translation, including translation of table entry addresses, either value of EAA₀ permits the access. See Figure 38 and Figure 48 for details. The choice of whether to limit access to problem state for process-scoped protection of privileged read and write is determined by key 0 of the AMR. When bit 0 is 0, the Privilege bit in the PTE is ignored for a privileged store. When bit 0 is 1, the Privilege bit must be 1 for a privileged store. Similarly when bit 1 is 0, the Privilege bit in the PTE is ignored for a privileged load. When bit 1 is 1, the Privilege bit must be 1 for a privileged load. The choice of whether to limit access to problem state for process-scoped protection of execute is determined by key 0 of the IAMR. When bit 1 is 0, the Privilege bit in the PTE is ignored for an attempt to execute the instruction in privileged state. When bit 1 is 1, the Privilege bit must be 1 to execute the instruction in privileged state.

Privilege	Read	Read/Write	Execute	Access Authority	Access Authority
(EAA ₀)	(EAA ₁)	(EAA ₂)	(EAA ₃)	problem state (MSR _{PR} =1)	privileged state (MSR _{PR} =0)
0	0	0	0	na	na
0	0	0	1	е	e*
0	0	1	0	rw	rw*
0	0	1	1	rwe	rwe*
0	1	0	0	r	r*
0	1	0	1	re	re*
0	1	1	0	rw	rw*
0	1	1	1	rwe	rwe*
1	0	0	0	na	na
1	0	0	1	na	е
1	0	1	0	na	rw
1	0	1	1	na	rwe
1	1	0	0	na	r
1	1	0	1	na	re
1	1	1	0	na	rw
1	1	1	1	na	rwe

Key:

na: no access
r : read
w : write

* : For partition-scoped translation, including all translation of table entry addresses, all accesses in the entry are permitted.

For process-scoped translation, each access in the entry is permitted if and only if the relevant bit of key 0 of the [I]AMR is 0.

Figure 48. Encoded Access Authority (aka page protection)

6.7.13.5 Secure Memory Protection

When SMFCTRL $_{\rm E}$ =1, Secure Memory Protection is enabled. Each location in main storage has a Secure Memory property mem $_{\rm SM}$. mem $_{\rm SM}$ =1 indicates secure memory. mem $_{\rm SM}$ =0 indicates ordinary memory. Generally, only secure partitions and the ultravisor may access secure memory for explicit and implicit accesses. The one exception is that the Partition Table is commonly located in secure memory, but may be accessed implicitly as part of the translation process for software running with MSR $_{\rm S}$ =0. The granularity and method with which main storage is mapped for the Secure Memory property is implementation specific.

For each kind of access to a host real address that can cause a violation of Basic or Radix Tree Translation Storage Protection, a Secure Memory Protection exception is reported by the same type of interrupt as its Basic or Radix Tree Translation Storage Protection counterpart, except setting [H]DSISR or [H]SRR1 bit 43 instead of 36, as follows. For HPT translation, the exception is reported as an ISI or DSI if the thread is in hypervisor state, or if the thread is in non-hypervisor state when IR or DR is 1 for the appropriate type of access and VPM=0; otherwise as HISI or HDSI. For Radix Tree translation, the exception is reported as an ISI or DSI if effLPID=0; otherwise as HISI or HDSI. For

HPT translation, the reporting approach described above is used for accesses which require translation but for which no Basic Storage Protection exception is possible. This includes accesses to the Segment Table Entry Group and Process Table Entry.

In the preceding cases the host real address for the access is a result of address translation. A Secure Memory Protection exception can also be caused by accesses to a host real address that is not the result of address translation. (Such accesses cannot cause a violation of Basic or Radix Tree Translation Storage Protection.) These additional cases are reported as follows. For a hypervisor real mode access the exception is reported as an ISI or DSI. For a process-scoped radix tree access for effLPID=0 the exception is reported as an ISI or DSI. For a PTEG access the exception is reported as an ISI or DSI if MSR_{HV} PR=0b10; otherwise as HISI or HDSI. For a partition-scoped radix tree access the exception is reported as an HISI or HDSI unless effLPID=0, in which case the exception is reported as an ISI or DSI. These cases also set [H]DSISR or [H]SRR1 bit 43 to 1.

6.8 Storage Control Attributes

This section describes aspects of the storage control attributes that are relevant only to privileged software programmers. The rest of the description of storage

control attributes may be found in Section 1.6 of Book II and subsections.

6.8.1 Guarded Storage

Storage is said to be "well-behaved" if the corresponding real storage exists and is not defective, and if the effects of a single access to it are indistinguishable from the effects of multiple identical accesses to it. Data and instructions can be fetched out-of-order from well-behaved storage without causing undesired side effects.

Storage is said to be Guarded if any of the following conditions is satisfied.

- MSR bit IR or DR is 1 for instruction fetches or data accesses respectively, or MSR_{HV}=0, and either G=1 or ATT=0b010 in the relevant Page Table Entry.
- MSR bit IR or DR is 0 for instruction fetches or data accesses respectively, MSR_{HV}=1, and the storage is specified by the Hypervisor Real Mode Storage Control facility to be treated as Guarded (see Section 6.7.3.2.1).

In general, storage that is not well-behaved should be Guarded. Because such storage may represent a control register on an I/O device or may include locations that do not exist, an out-of-order access to such storage may cause an I/O device to perform unintended operations or may result in a Machine Check.

The following rules apply to in-order execution of *Load* and *Store* instructions for which the first byte of the storage operand is in storage that is both Caching Inhibited and Guarded.

- Load or Store instruction that causes an atomic access
 - If any portion of the storage operand has been accessed and an External, Decrementer, Hypervisor Decrementer, Performance Monitor, or Imprecise mode Floating-Point Enabled exception is pending, the instruction completes before the interrupt occurs.
- Load or Store instruction that causes an Alignment exception, or that causes a [Hypervisor] Data Storage exception for reasons other than Data Address Watchpoint match.

The portion of the storage operand that is in Caching Inhibited and Guarded storage is not accessed.

(The corresponding rules for instructions that cause a Data Address Watchpoint match are given in Section 10.4.)

6.8.1.1 Out-of-Order Accesses to Guarded Storage

In general, Guarded storage is not accessed out-of-order. The only exceptions to this rule are the following.

Load Instruction

If a copy of any byte of the storage operand is in a cache then that byte may be accessed in the cache or in main storage.

Instruction Fetch

If MSR_{HV IR}=0b10 then an instruction may be fetched if any of the following conditions are met.

- The instruction is in a cache. In this case it may be fetched from the cache or from main storage.
- The instruction is in a real page from which an instruction has previously been fetched, except that if that previous fetch was based on condition 1 then the previously fetched instruction must have been in the instruction cache.
- The instruction is in the same real page as an instruction that is required by the sequential execution model, or is in the real page immediately following such a page.

Programming Note -

Software should ensure that only well-behaved storage is copied into a cache, either by accessing as Caching Inhibited (and Guarded) all storage that may not be well-behaved, or by accessing such storage as not Caching Inhibited (but Guarded) and referring only to cache blocks that are well-behaved.

If a real page contains instructions that will be executed when MSR_{IR}=0 and MSR_{HV}=1, software should ensure that this real page and the next real page contain only well-behaved storage (or that the Hypervisor Real Mode Storage Control facility specifies that this real page is not Guarded).

6.8.2 Storage Control Bits

When the thread is not in hypervisor or ultravisor real addressing mode, each storage access is performed under the control of the Page Table Entry used to translate the effective address. Each Page Table Entry contains storage control bits that specify the presence or absence of the corresponding storage control for all accesses translated by the entry as shown in Figure 49 and Figure 50. In the following description, references to individual WIMG bits apply to the corresponding Radix ATT encoding, or to the result of combining the process-scoped and partition-scoped ATT encodings

(see Section 6.7.10.3), except where otherwise stated or obvious from context.

Bit	Storage Control Attribute
W ¹	0 - not Write Through Required 1 - Write Through Required
I	0 - not Caching Inhibited 1 - Caching Inhibited
M ²	0 - not Memory Coherence Required 1 - Memory Coherence Required
G	0 - not Guarded 1 - Guarded

- Support for the 1 value of the W bit is optional. Implementations that do not support the 1 value treat the bit as reserved and assume its value to be 0
- Support for the 0 value of the M bit is optional, implementations that do not support the 0 value assume the value of the bit to be 1, and may either preserve the value of the bit or write it as 1.

Figure 49. Storage control bits, HPT PTE

ATT value	Storage Type				
00	normal memory	(WIMG=0010)			
01	reserved				
10	non-idempotent I/O	(WIMG=0111)			
11	tolerant I/O	(WIMG=0110)			
W=0 always for Radix Tree translation M=1 always for Radix Tree translation					

Figure 50. Storage control bits, Radix PTE

When the thread is not in hypervisor or ultravisor real addressing mode, instructions are not fetched from storage for which the G bit in the Page Table Entry is set to 1; see Section 6.7.13.

When the thread is in hypervisor or ultravisor real addressing mode, the storage control attributes are implicit; see Section 6.7.3.2.

In Sections 6.8.2.1 and 6.8.2.2, "access" includes accesses that are performed out-of-order, and references to W, I, M, and G bits include the values of those bits that are implied when the thread is in hypervisor or ultravisor real addressing mode.

Programming Note

In a system consisting of only a single-threaded processor which has caches, correct coherent execution does not require storage to be accessed as Memory Coherence Required, and accessing storage as not Memory Coherence Required may give better performance.

6.8.2.1 Storage Control Bit Restrictions

Process- and partition-scoped ATT combinations that specify not Caching Inhibited for the process scope and Caching Inhibited for the partition scope are not permitted. See Table 5.

All combinations of W, I, M, and G values are permitted except those for which both W and I are 1.

Programming Note

If an application program requests both the Write Through Required and the Caching Inhibited attributes for a given storage location, the operating system should set the I bit to 1 and the W bit to 0.

At any given time, the value of the W bit must be the same for all accesses to a given real page.

At any given time, the value of the I bit must be the same for all accesses to a given real page.

6.8.2.2 Altering the Storage Control Bits

When changing the value of the W bit for a given real page from 0 to 1, software must ensure that no thread modifies any location in the page until after all copies of locations in the page that are considered to be modified in the data caches have been copied to main storage using *dcbst* or *dcbf[I]* (or *dcbstps* or *dcbfps*).

When changing the value of the I bit for a given real page from 0 to 1, software must set the I bit to 1 and then flush all copies of locations in the page from the caches using *dcbf[I]* (or *dcbfps*) and *icbi* before permitting any other accesses to the page. Note that similar cache management is required before using the Fixed-Point Load and Store Caching Inhibited instructions to access storage that has formerly been cached. (See Section 5.4.1 on page 1173.)

Programming Note -

It is recommended that *dcbf* be used, rather than *dcbfl*, when changing the value of the I or W bit from 0 to 1. (*dcbfl* would have to be executed on all threads for which the contents of the data cache may be inconsistent with the new value of the bit, whereas, if the M bit for the page is 1, *dcbf* need be executed on only one thread in the system.)

When changing the value of the M bit for a given real page, software must ensure that all data caches are consistent with main storage. The actions required to do this are system-dependent.

- Programming Note -

For example, when changing the M bit in some directory-based systems, software may be required to execute *dcbf[I]* on each thread to flush all storage locations accessed with the old M value before permitting the locations to be accessed with the new M value.

Additional requirements for changing the storage control bits in the Page Table are given in Section 6.10.

6.9 Storage Control Instructions

6.9.1 Cache Management Instructions

This section describes aspects of cache management that are relevant only to privileged software programmers.

For a *dcbz* instruction that causes the target block to be newly established in the data cache without being fetched from main storage, the hardware need not verify that the associated real address is valid. The existence of a data cache block that is associated with an invalid real address (see Section 6.6) can cause a

delayed Machine Check interrupt or a delayed Checkstop.

Each implementation provides an efficient means by which software can ensure that all blocks that are considered to be modified in the data cache have been copied to main storage before the thread enters any power conserving mode in which data cache contents are not maintained.

6.9.2 Synchronize Instruction

The *Synchronize* instruction is described in Section 4.6.3 of Book II, but only at the level required by an application programmer. This section describes properties of the instruction that are relevant only to operating system, hypervisor, and ultravisor software programmers.

The *Synchronize* instruction provides an ordering function for stores that are in set A of the memory barrier created by the *Synchronize* instruction, relative to data accesses caused by instructions that are executed on other threads after the occurrence of the interrupt that is caused by a *msgsndp*, *msgsnd*, or *msgsndu* instruction that follows the *Synchronize* instruction. The thread that is the target of the *msgsndp*, *msgsnd*, or *msgsndu* instruction is here called the "target thread".

- For *msgsndp*, and L = 0, 1, or 2 (or 4 or 5) for the *Synchronize* instruction, the stores are performed with respect to the target thread before any data accesses caused by instructions that are executed on the target thread after the corresponding Directed Privileged Doorbell interrupt has occurred.
- For *msgsnd* or *msgsndu*, and L = 0 or 2 (or 4) for the *Synchronize* instruction, the stores are performed with respect to any given other thread before any data accesses caused by instructions that are executed on the given thread after a *msgsync* instruction is executed on that thread after the corresponding Directed Hypervisor or Ultravisor Doorbell interrupt has occurred on the target thread.

Programming Note

Synchronize with L=1 (Iwsync) or L=5 (plwsync) should not be used with msgsnd or msgsndu. (If used, it will not have the desired ordering effect.)

- Programming Note

The *msgsync* instruction, which is needed when msgsnd or msgsndu is used, is not needed when msgsndp is used because msgsndp targets only threads on the same multi-threaded processor as the thread executing the msgsndp, while msgsnd and *msgsndu* can target any thread in the system. (If the target thread for *msgsnd* or *msgsndu* is on the same multi-threaded processor as the thread executing the *msgsnd* or *msgsndu*, in principle the *msgsync* can be omitted. This optimization is practical only when the msgsnd/msgsndu topology is appropriately constrained, however, because the Directed Hypervisor or Ultravisor Doorbell interrupt provides no indication of which thread executed the *msqsnd* or *msqsndu* that caused the interrupt, so there is no easy way for the interrupt handler to determine whether the msgsync can be omitted.) *msqsync* is not needed or defined in V. 2.07 for a similar reason: msgsnd in V. 2.07 can target only threads on the same multi-threaded processor as the thread executing the *msgsnd*.

The ordering done by **sync** (and **phwsync** and **ptesync**) provides the appearance of "causality" across a sequence of **msgsnd** (or **msgsndu**) instructions, as in the following example. "**msgsnd**->T1" means "**msgsnd** instruction targetting thread T1". "<DHDI 0>" means "occurrence of Directed Hypervisor Doorbell interrupt caused by **msgsnd** executed on T0". On T0, register r1 is assumed to contain the value 1.

In this example, T2's load from X must return 1.

Another variant of the *Synchronize* instruction is described below. It is designated the Page Table Entry Synchronize instruction, and is specified by the extended mnemonic *ptesync* (equivalent to *sync* with L=2).

The **ptesync** instruction has all of the properties of **sync** with L=4 and also the following additional properties.

- The memory barrier created by the *ptesync* instruction provides an ordering function for the storage accesses associated with all instructions that are executed by the thread executing the *pte-sync* instruction and, as elements of set A, for all Reference and Change bit updates associated with additional address translations that were performed, by the thread executing the *ptesync* instruction, before the *ptesync* instruction is executed. The applicable pairs are all pairs a_i,b_j in which b_j is a data access and a_i is not an instruction fetch.
- The *ptesync* instruction causes all Reference and Change bit updates associated with address translations that were performed, by the thread executing the *ptesync* instruction, before the *ptesync* instruction is executed, to be performed with respect to that thread before the *ptesync* instruction's memory barrier is created.
- The memory barrier created by the ptesync instruction provides an ordering function for all stores to the Partition Table, Process Tables, Seqment Tables, Page Directories, and Page Tables caused by Store instructions preceding the ptesync instruction with respect to invalidations, of cached copies of information derived from these tables, caused by slbieg, slbiag, and tlbie instuctions following the ptesync instruction. The memory barrier ensures that all searches of these tables by another thread, that are performed after an invalidation caused by such an slbieg, slbiag, or tlbie instruction has been performed with respect to the other thread and that implicitly load from the target location of such a store, will obtain the value stored (or a value stored subsequently).

Programming Note -

The next bullet is sufficient to order the stores with respect to the invalidations on the thread executing the **ptesync** instruction. That bullet is also sufficient to provide the ordering with respect to invalidations caused by **slbie**, **slbia**, and **tlbiel** instructions, which affect only the thread executing them.

The ptesync instruction provides an ordering function for all stores to the Partition Table, Process Tables, Segment Tables, Page Directories, and Page Tables caused by Store instructions preced-

ing the **ptesync** instruction with respect to searches of these tables that are performed, by the thread executing the **ptesync** instruction, after the **ptesync** instruction completes. Executing a **ptesync** instruction ensures that all such searches that implicitly load from the target location of such a store will obtain the value stored (or a value stored subsequently). Also, the memory barrier created by the **ptesync** insruction ensures that all searches of these tables by any other thread, that are performed after a store in set B of the memory barrier has been performed with respect to the other thread and that implicitly load from the target location of such a store, will obtain the value stored (or a value stored subsequently).

In conjunction with the *tlbie* and *tlbsync* instructions, the *ptesync* instruction provides an ordering function for TLB invalidations and related storage accesses on other threads as described in the *tlb-sync* instruction description on page 1254.

Similarly, in conjunction with the *slbieg* or *slbiag* and *slbsync* instructions, the *ptesync* instruction provides an ordering function for SLB invalidations and related storage accesses on other threads as described in the *slbsync* instruction description on page 1243.

Programming Note

For instructions following a *ptesync* instruction, the memory barrier need not order implicit storage accesses for purposes of address translation and reference and change recording.

The functions performed by the *ptesync* instruction may take a significant amount of time to complete, so this form of the instruction should be used only if the functions listed above are needed. Otherwise *sync* with L=0 should be used (or *sync* with L=1 or with SC≠0, or *eieio*, or *sync* with L=4 or L=5 if appropriate).

Section 6.10, "Translation Table Update Synchronization Requirements" on page 1255 gives examples of uses of *ptesync*.

6.9.3 Lookaside Buffer Management

All implementations have a Segment Lookaside Buffer (SLB). Independent of whether the executing partition operates in a mode that uses hardware SLB loading and bolting versus pure software loading (controlled by the value of LPCR_{UPRT}), software is responsible for keeping the SLB current with the segment mapping for the process that is executing. Proper management of the SLB across context switches is described in programming notes.

For performance reasons, most implementations also cache other information that is used in address translation. These caches may include: a Translation Lookaside Buffer (TLB) which is a cache of recently used Page Table Entries (PTEs); a cache of recently used translations of effective addresses to real addresses; a Page Walk Cache for Radix Tree translation; caching of the In-Memory Tables; or any combination of these. Lookaside information, including the SLB, is managed using the instructions described in the subsections of this section unless additional requirements are provided in implementation-specific documentation.

To simplify lookaside buffer management, hardware will only perform speculative translation for the context that is executing, in particular using the current effective values of LPID and PID. Except when LPIDR=0, no translations will be created and cached speculatively when HR=0 and MSR $_{\rm HV}$ =1. Furthermore, no translations will be created and cached speculatively in hypervisor or ultravisor real addressing mode. The limitation of speculative behavior in these situations is to cache a PATE when LPIDR is loaded and a PRTE when PIDR is loaded.

Programming Note

Speculative Segment Table walks are prohibited when MSR_{HV}=1 and LPIDR≠0 because adjunct translations are thread-specific and bolted.

Speculative Segment Table walks are allowed when $MSR_{HV}=1$ and LPIDR=0 to improve performance for "bare metal" operating systems (operating systems that run in hypervisor state). Bare metal operating systems would use LPIDR=0.

Lookaside information derived from PTEs is not necessarily kept consistent with the Page Table. When software alters the contents of a PTE, in general it must also invalidate all corresponding TLB entries and implementation-specific lookaside information; exceptions to this rule are described in Section 6.10.1.2.

The effects of the *slbie*, *slbieg*, *slbiag*, and *TLB Management* instructions on address translations, as specified in Sections 6.9.3.2 for the SLB and 6.9.3.3 for the TLB, Page Walk Cache, and In-Memory Table caches, apply to all implementation-specific lookaside information that is used in address translation. Unless otherwise stated or obvious from context, references to SLB entry invalidation and TLB entry invalidation elsewhere in the Books apply also to invalidation of Page Walk Cache content, In-Memory Table cache content, and all implementation-specific lookaside information that is derived from SLB entries and PTEs, respectively.

All implementations provide a means by which software can invalidate all implementation-specific lookaside information that is derived from PTEs.

Implementation-specific lookaside information that contains translations of effective addresses to real addresses may include "translations" that apply in real addressing mode. Because such "translations" are affected by the contents of the LPCR, HRMOR, and URMOR, when software alters the (relevant) contents of these registers it must also invalidate the corresponding implementation-specific lookaside information. Software can invalidate all such lookaside information by using the *slbia* instruction with IH=0b000. However, performance is likely to be better if other, appropriate, IH values are used to limit the amount of lookaside information that is invalidated.

All implementations that have such lookaside information provide a means by which software can invalidate all such lookaside information.

For simplicity, elsewhere in the Books it is assumed that the TLB exists. Also, unless otherwise stated or obvious from context, in material about TLB invalidations on other threads, "other threads" includes non-processor mechanisms that have synchronously-managed TLBs (e.g., nMMUs), and similarly for SLB invalidations.

Programming Note -

Because the instructions used to manage TLBs, SLBs, Page Walk Caches, caches of Partition and Process Table Entries, and implementation-specific lookaside information may be changed in a future version of the architecture, it is recommended that software "encapsulate" their use into subroutines.

Programming Note -

The function of all the instructions described in Sections 6.9.3.2 - 6.9.3.3 is independent of whether address translation is enabled or disabled.

For a discussion of software synchronization requirements when invalidating SLB and TLB entries, see Chapter 13.

6.9.3.1 Thread-Specific Segment Translations

It is necessary to provide thread-specific temporary ESID to VSID translations. These translations cannot be placed in valid entries in the Segment Table because the Segment Table has a process scope rather than a thread scope. Instead, software will use *slbmte* to install such translations in the SLB. All SLB entries created using *slbmte* are considered to be "software created." Software created entries will only translate accesses from the hardware thread by which they are installed. When LPCR_{UPRT}=1, they are also considered to be "bolted." Each thread has the ability to bolt four entries.

6.9.3.2 SLB Management Instructions

The only functionality described in this section that is relevant to Radix Tree translation is the use of *slbia* to invalidate implementation-specific lookaside information. The results of executing any other instruction in this section when HR=1 are boundedly undefined.

Software establishes translations in the SLB using slbmte. Care must be taken to avoid creating multiple effective-to-virtual translations for any given effective address. Software-created entries will remain in the SLB until invalidated using slbie or slbia (which also invalidate related implementation-specific lookaside information) or overwritten using slbmte. After updating a Segment Table Entry, software must use an slbie or slbieg instruction to remove lookaside information associated with the old contents of the entry. may be used to invalidate software-created entries, but will not invalidate outboard translation caches. slbiea does not invalidate software-created entries, but, together with slbiag, is the only way to invalidate outboard translation caches. When taking a PID or LPID out of service with the intent of reusing it, software should use **slbiag** to remove stale translations from SLBs and ERATs in the "nest." (Nest refers to the platform external to the processor cores. Here the reference is to translations cached for use by accelerators.) slbsync will establish order between slbieg and slbiag instructions and a subsequent ptesync. ptesync must also be used to synchronize the Segment Table update prior to performing the lookaside management. When performing a context switch, software must use an slbia instruction to remove lookaside information associated with the old context. slbmfee and slbmfev may be used by the hypervisor to save software-created entries. slbmte is used to restore software-created entries. slbfee has no function when LPCR_{UPRT}=1 for the partition that is running.

Programming Note

Accesses to a given SLB entry caused by the instructions described in this section obey the sequential execution model with respect to the contents of the entry and with respect to data dependencies on those contents. That is, if an instruction sequence contains two or more of these instructions, when the sequence has completed, the final contents of the SLB entry and of General Purpose Registers is as if the instructions had been executed in program order.

However, software synchronization is required in order to ensure that any alterations of the entry take effect correctly with respect to address translation; see Chapter 13.

SLB Invalidate Entry

X-form


slbie RB

31	///	///	RB	434	/
0	6	11	16	21	31

```
ea<sub>0:35</sub> ← (RB)<sub>0:35</sub>
if, for SLB entry that translates
or most recently translated ea,
entry_class = (RB)<sub>36</sub> and
entry_seg_size = size specified in (RB)<sub>37:38</sub>
then for SLB entry (if any) that translates ea
SLBE<sub>V</sub> ← 0
all other fields of SLBE ← undefined
else
s ← log_base_2(entry_seg_size)
esid ← (RB)<sub>0:63-s</sub>
u ← undefined 1-bit value
if u then
if an SLB entry translates esid
SLBE<sub>V</sub> ← 0
all other fields of SLBE ← undefined
```

The operation performed by this instruction is based on the contents of register RB. The contents of this register shown below.

RB



 $\begin{array}{ll} \text{RS}_{0:31} & \text{PID} \\ \text{RS}_{32:63} & \text{LPID} \\ \text{RB}_{0:35} & \text{ESID} \\ \text{RB}_{36} & \text{Class} \\ \text{RB}_{37:38} & \text{B} \end{array}$

RB_{39:63} must be 0b0 || 0x000000

Let the Effective Address (EA) be any EA for which $EA_{0:35} = (RB)_{0:35}$. Let the class be $(RB)_{36}$. Let the segment size be equal to the segment size specified in $(RB)_{37:38}$; the allowed values of $(RB)_{37:38}$, and the correspondence between the values and the segment size, are the same as for the B field in the SLBE (see Figure 30 on page 1203).

The class value and segment size must be the same as the class value and segment size in the SLB entry that translates the EA, or the values that were in the SLB entry that most recently translated the EA if the translation is no longer in the SLB; if these values are not the same, it is implementation-dependent whether the SLB entry (or implementation-dependent translation information) that translates the EA is invalidated, and the next paragraph need not apply.

If the SLB contains only a single entry that translates the EA, then that is the only SLB entry that is invalidated, except that it is implementation-dependent whether an implementation-specific lookaside entry for

a real mode address "translation" is invalidated. If the SLB contains more than one such entry, then zero or more such entries are invalidated, and similarly for any implementation-specific lookaside information used in address translation; additionally, a machine check may occur.

SLB entries are invalidated by setting the V bit in the entry to 0, and the remaining fields of the entry are set to undefined values.

This instruction terminates any Segment Table walks being performed on behalf of the thread that executes it.

The hardware ignores the contents of RB listed below and software must set them to 0s.

- (RB)₃₇
- (RB)₃₉
- (RB)_{40:63}
- If s = 40, $(RB)_{24:35}$

If this instruction is executed in 32-bit mode, $(RB)_{0:31}$ must be zeros.

This instruction is privileged.

Special Registers Altered:

None

- Programming Note

slbie does not affect SLBs on other threads.

Programming Note -

The reason the class value specified by slbie must be the same as the Class value that is or was in the relevant SLB entry is that the hardware may use these values to optimize invalidation of implementation-specific lookaside information used in address translation. If the value specified by slbie differs from the value that is or was in the relevant SLB entry, these optimizations may produce incorrect results. (An example of implementation-specific address translation lookaside information is the set of recently used translations of effective addresses to real addresses that some implementations maintain in an Effective to Real Address Translation (ERAT) lookaside buffer.) Note that Radix Tree translations have no defined Class value, so frequent translation mode transitions may perform poorly under these optimizations.

When switching tasks in certain cases, it may be advantageous to preserve some implementation-specific lookaside entries while invalidating others. The slbia instruction specifying IH value 0b001 or 0b011 can be used for this purpose if SLB class values are appropriately assigned, i.e., a class value of 0 indicates that the entry should be preserved and a class value of 1 indicates the entry must be invalidated. Also, it is advantageous to assign a class value of 1 to entries that need to be invalidated via an slbie instruction while preserving implementation-specific lookaside entries that are derived from real mode address "translation," SLS address translation, or translations required to access the Segment Table Entry Group, since such entries are assigned a class value of 0.

Programming Note

The B value in register RB may be needed for invalidating ERAT entries corresponding to the translation being invalidated.

Programming Note -

When switching to execute an adjunct, a hypervisor will disable translation and use *slbie* to be sure there is no SLB entry mapping the effective address space that will be used by the incoming adjunct. It will then bolt an entry for the incoming adjunct and transfer control to that adjunct. While the thread is in hypervisor real addressing mode and during adjunct execution, no speculative Segment Table walks will be performed.

SLB Invalidate Entry Global

X-form


slbieg RS,RB

31	RS	///	RB	466	/
0	6	11	16	21	31


```
target_PID = RS_{0:31}
if MSR_{HV}=1 then target_LPID = RS_{32:63}
else target_LPID = LPIDR
ea_{0:35} \leftarrow (RB)_{0:35}
for each thread with LPIDR=target_LPID and
                         PIDR=target PID
  if, for each SLB entry that
  translates or most recently translated ea
    entry_class = (RB)_{36} and
    entry_seg_size = size specified in (RB)37:38
  then for SLB entry (if any)
  that translates ea and is not software-created
    \mathtt{SLBE}_{V} \gets \ \mathtt{0}
    all other fields of SLBE ← undefined
     s ← log_base_2(entry_seg_size)
     esid ← (RB)<sub>0:63-s</sub>
u ← undefined 1-bit value
     if u then
       if an SLB entry translates esid and the entry
              is not software-created
           SLBE_V \leftarrow 0
           all other fields of SLBE ← undefined
```

The operation performed by this instruction is based on the contents of registers RS and RB. The contents of these registers are shown below.

RS



RΒ



RS_{0:31} PID $RS_{32:63}$ LPID RB_{0:35} ESID RB_{36} Class RB_{37:38} B RB_{39:63} must be 0b0 || 0x000000

Let the target PID be RS_{0:31}. If the instruction is executed in hypervisor state, let the target LPID be RS_{32:63}; otherwise let the target LPID be the contents of LPIDR. Let the Effective Address (EA) be any EA for which $EA_{0:35} = (RB)_{0:35}$. Let the class be $(RB)_{36}$. Let the segment size be equal to the segment size specified in (RB)_{37:38}; the allowed values of (RB)_{37:38}, and

the correspondence between the values and the segment size, are the same as for the B field in the SLBE (see Figure 30 on page 1203).

Only SLBs for threads running on behalf of target_LPID and target PID are searched. Software-created entries are not invalidated. The class value and segment size must be the same as the class value and segment size in the SLB entry that translates the EA, or the values that were in the SLB entry that most recently translated the EA if the translation is no longer in the SLB; if these values are not the same, it is implementation-dependent whether the SLB entry (or implementation-dependent translation information) that translates the EA is invalidated, and the next paragraph need not apply.

If the SLB contains only a single entry that translates the EA, then that is the only SLB entry that is invalidated, except that it is implementation-dependent whether an implementation-specific lookaside entry for a real mode address "translation" is invalidated. If the SLB contains more than one such entry, then zero or more such entries are invalidated, and similarly for any implementation-specific lookaside information used in address translation; additionally, a machine check may occur.

SLB entries are invalidated by setting the V bit in the entry to 0, and the remaining fields of the entry are set to undefined values.

The hardware ignores the contents of RB listed below and software must set them to 0s.

- $(RB)_{37}$
- $(RB)_{39}$
- $(RB)_{40:63}$
- If s = 40, $(RB)_{24:35}$

If this instruction is executed in 32-bit mode, (RB)_{0:31} must be zeros.

The operation performed by this instruction is ordered by the eieio (or [p]hwsync or ptesync) instruction with respect to a subsequent slbsync instruction executed by the thread executing the slbieg instruction. The operations caused by slbieg and slbsync are ordered by eieio as a fifth set of operations, which is independent of the other four sets that eieio orders.

This instruction is privileged except when LPCRG-TSF=0, making it hypervisor privileged.

Book III

Special Registers Altered:

None

Programming Note

slbieg does affect SLBs on other threads.

Programming Note

The reason the class value specified by slbieg must be the same as the Class value that is or was in the relevant SLB entry is that the hardware may use these values to optimize invalidation of implementation-specific lookaside information used in address translation. If the value specified by slbieg differs from the value that is or was in the relevant SLB entry, these optimizations may produce incorrect results. (An example of implementation-specific address translation lookaside information is the set of recently used translations of effective addresses to real addresses that some implementations maintain in an Effective to Real Address Translation (ERAT) lookaside buffer.) Note that Radix Tree translations have no defined Class value, so frequent translation mode transitions may perform poorly under these optimizations.

When switching tasks in certain cases, it may be advantageous to preserve some implementation-specific lookaside entries while invalidating others. The slbia instruction specifying IH value 0b001 or 0b011 can be used for this purpose if SLB class values are appropriately assigned, i.e., a class value of 0 indicates that the entry should be preserved and a class value of 1 indicates the entry must be invalidated. Also, it is advantageous to assign a class value of 1 to entries that need to be invalidated via an slbieg instruction while preserving implementation-specific lookaside entries that are derived from real mode address "translation," SLS address translation, or translations required to access the Segment Table Entry Group, since such entries are assigned a class value of 0.

Programming Note

The B value in register RB may be needed for invalidating ERAT entries corresponding to the translation being invalidated.

Programming Note -

Use of *slbieg* to invalidate software-created segment descriptors is a programming error. The architecture requires that bolted entries not be invalidated by the instruction.

SLB Invalidate All

X-form

slbia IH

31	//	IH	///	///	498	/
0	6	8	11	16	21	31

```
switch (IH)
  case (0b000, 0b001, 0b010, 0b110):
```

```
for each SLB entry except SLB entry 0 \text{SLBE}_V \leftarrow 0 all other fields of SLBE \leftarrow undefined case (0b011): for each SLB entry such that \text{SLBE}_{\text{Class}} = 1 \text{SLBE}_V \leftarrow 0 all other fields of SLBE \leftarrow undefined case (0b100): for each SLB entry \text{SLBE}_V \leftarrow 0 all other fields of SLBE \leftarrow undefined case (0b111):
```

slbia invalidates the contents of the SLB, and of implementation-specific lookaside information for effective to real address translations, based on the contents of the IH field as described below. SLB entries are invalidated by setting the V bit in the entry to 0. When an SLB entry is invalidated, the remaining fields of the entry are set to undefined values.

In the description of the IH values, "implementation-specific lookaside information" is shorthand for "implementation-specific lookaside information for effective to real address translations," and "when address translation was enabled" is shorthand for "when MSR $_{\rm IR}$ was equal to 1 or MSR $_{\rm DR}$ was equal to 1, as appropriate for the type of access," and correspondingly for "when address translation was disabled." The descriptions specify which entries must be invalidated; additional entries may be invalidated except where the description states that certain SLB entries are not invalidated.

0b000 All SLB entries except entry 0 are invalidated; SLB entry 0 is not invalidated.

All implementation-specific lookaside information is invalidated.

0b001 All SLB entries except entry 0 are invalidated; SLB entry 0 is not invalidated.

All implementation-specific lookaside information that was created when address translation was enabled and satisfies either of the following conditions is invalidated.

- The information is for an SLB-derived translation and has a Class value of 1.
- The information is for a Radix Tree-derived translation for which effPID≠0.

0b010 All SLB entries except entry 0 are invalidated; SLB entry 0 is not invalidated.

All implementation-specific lookaside information that was created when address translation was enabled is invalidated.

0b011 All SLB entries having a Class value of 1 are invalidated; SLB entry 0 is not invalidated if it has a Class value of 0.

All implementation-specific lookaside information that was created when address translation was enabled and satisfies either of the following conditions is invalidated.

- The information is for an SLB-derived translation and has a Class value of 1.
- The information is for a Radix Tree-derived translation for which effPID≠0.

0b100 All SLB entries are invalidated.

> All implementation-specific lookaside information is invalidated.

0b110 All SLB entries except entry 0 are invalidated; SLB entry 0 is not invalidated.

> All implementation-specific lookaside information that satisfies any of the following conditions is invalidated.

- The information is for an SLB-derived or SLS translation.
- The information is for a Radix Tree-derived translation for which effLPID≠0 or effPID≠0.
- The information was created when address translation was disabled and MSR_{HV PR} was equal to 0b00.

No SLB entries are invalidated. 0b111

> All implementation-specific lookaside information is invalidated.

Programming Note

In the preceding description, "SLB-derived translation" excludes any SLS translation, since SLS translation does not use segmentation.

All other IH values are reserved. If the IH field contains a reserved value, the set of SLB entries and implementation-specific lookaside information that is invalidated by the instruction is undefined.

When IH=0b000, 0b100, or 0b111, execution of this instruction has the side effect of clearing the storage access history associated with the Hypervisor Real Mode Storage Control facility. See Section 6.7.3.2.1, "Hypervisor Real Mode Storage Control" for more details.

This instruction terminates any Segment Table walks being performed on behalf of the thread that executes it, and ensures that any new table walks will be performed using the current PIDR value.

This instruction is privileged.

Special Registers Altered:

None

Programming Note

When performing a context switch between processes, an HPT operating system will use mtPIDR followed by slbia. The synchronization of the PID value and termination of outstanding Segment Table walks ensures that SLB will not contain multiple entries mapping the same EA range (i.e. from the former and new PIDs). Note that if this sequence is performed with translation enabled, care must be taken to avoid an implicit branch. (i.e. the same translation(s) for the locations containing the context switch routine must be valid for both processes.)

For the corresponding situation when changing partitions from or to a partition using HPT translation, hypervisor software should get all the affected threads into real mode, execute mtLPIDR, and then perform the slbia on all the affected threads. (If the affected threads were not in real mode, avoiding implicit branches due to the mtLPIDR would be very difficult.)

Programming Note -

slbia does not affect SLBs on other threads.

Programming Note

If slbia is executed when instruction address translation is enabled, software can ensure that attempting to fetch the instruction following the slbia does not cause an Instruction Segment interrupt by placing the slbia and the subsequent instruction in the effective segment mapped by SLB entry 0. (The preceding assumes that no other interrupts occur between executing the slbia and executing the subsequent instruction. It also assumes that IH values other than 0b011 and 0b100 are used.)

Programming Note

Examples of the intended use of the IH values follow.

0b000 This setting should be used by a bare metal operating system or hypervisor to make extensive translation changes with address translation enabled and using LPCR_{UPRT}=0.

Ob001 This setting should be used by an operating system that uses HPT translation and manages the Class bit but doesn't trust its use to manage the SLB (an extension to the longer-standing base function that could have compatibility implications) when switching tasks. Operating systems that use Radix Tree translation may also use this setting.

Ob010 This setting should be used by an operating system that uses HPT translation and does not manage the Class bit when switching tasks.

Ob011 This setting should be used by an operating system that uses HPT translation, manages the Class bit and trusts its use to manage the SLB when switching tasks.

Operating systems that use Radix Tree translation may also use this setting.

0b100 This setting should be used by a bare metal operating system or hypervisor to make extensive translation changes with address translation disabled or using LPCR_{LIPRT}=1.

0b110 This setting should be used by the hypervisor when switching partitions when LPCR_{UPRT}=0 and address translation is enabled.

Ob111 This setting is provided mainly for use prior to product shipment, but may provide benefit in an environment that uses Radix Tree translation if SLB invalidation is much slower than ERAT invalidation.

Programming Note -

slbia serves as both a basic and an extended mnemonic. The Assembler will recognize an **slbia** mnemonic with one operand as the basic form, and an **slbia** mnemonic with no operand as the extended form. In the extended form the IH operand is omitted and assumed to be 0.

SLB Invalidate All Global

X-form


slbiag RS, L

31	RS	///	L	///	850	/
0	6	11	15	16	21	31

```
if L=0 then target_PID = RS_{0:31} if MSR_{HV}=1 then target_LPID = RS_{32:63} else target_LPID = LPIDR for each nest SLB for each SLBE with LPID=target_LPID and (PID=target_PID | L=1) SLBE_V \leftarrow 0 all other fields of SLBE \leftarrow undefined
```

The operation performed by this instruction is based on the contents of register RS. The contents of this register is shown below.

RS



 $RS_{0:31}$ PID $RS_{32:63}$ LPID

If L=0, let the target PID be RS_{0:31}. If the instruction is executed in hypervisor state, let the target LPID be RS_{32:63}; otherwise let the target LPID be the contents of LPIDR.

All nest SLBs are searched. If L=0, each SLBE for process PID in partition LPID is invalidated. If L=1, each SLBE for partition LPID is invalidated.

SLB entries are invalidated by setting the V bit in the entry to 0, and the remaining fields of the entry are set to undefined values.

All implementation specific lookaside information associated with SLB-derived translations for the target LPID || PID (L=0) or for the target LPID (L=1) is invalidated. Additional implementation specific lookaside information may be invalidated.

The operation performed by this instruction is ordered by the *eieio* (or *[p]hwsync* or *ptesync*) instruction with respect to a subsequent *slbsync* instruction executed by the thread executing the *slbiag* instruction. The operations caused by *slbiag* and *slbsync* are ordered by *eieio* as a fifth set of operations, which is independent of the other four sets that *eieio* orders.

This instruction is privileged except when LPCR_{G-TSF}=0, making it hypervisor privileged.

Special Registers Altered:

None

Programming Note

slbiag does not affect SLBs on processor threads.

"g" (Global) in the name of the instruction reflects the fact that a future version of the architecture may extend the definition of *slbiag* to allow programs to specify additional sets of SLBs that the instruction affects, possibly including SLBs on processor threads.

Programming Note -

slbiag serves as both a basic and an extended mnemonic. The Assembler will recognize an **slbiag** mnemonic with two operands as the basic form, and an **slbiag** mnemonic with one operand as the extended form. In the extended form the L operand is omitted and assumed to be 0.

SLB Move To Entry

X-form


slbmte RS,RB

31	RS	///	RB	402	/
0	6	11	16	21	31


When LPCR_{UPRT}=0, this instruction is the sole means for specifying Segment translations to the hardware. When LPCR_{UPRT}=1, Segment Table walks populate the SLB, and this instruction is used only to bolt thread-specific Segment translations.

The SLB entry specified by bits 52:63 of register RB is loaded from register RS and from the remainder of register RB. The contents of these registers are interpreted as shown in Figure 51.

RS



RB



RS_{0:1} B

RS_{2:51} VSID

RS₅₂ K_s

 RS_{53} K_p

RS₅₄ N

RS₅₅ L

RS₅₆ C

RS₅₇ must be 0b0

RS_{58:59} LP

RS_{60:63} must be 0b0000

RB_{0:35} ESID

RB₃₆ V

RB_{37:51} must be 0b000 || 0x000

RB_{52:63} index, which selects the SLB entry

Figure 51. GPR contents for slbmte

On implementations that support a virtual address size of only n bits, n<78, (RS)_{2:79-n} must be zeros.

When LPCR UPRT=1, the value of index must not exceed 3. (RB) $_{52:61}$ are ignored.

High-order bits of $(RB)_{52:63}$ that correspond to SLB entries beyond the size of the SLB provided by the implementation must be zeros.

The hardware ignores the contents of RS and RB listed below and software must set them to 0s.

- (RS)₅₇
- (RS)_{60:63}
- (RB)_{37:51}

If this instruction is executed in 32-bit mode, $(RB)_{0:31}$ must be zeros (i.e., the ESID must be in the range 0:15).

This instruction must not be used to load a segment descriptor that is in the Segment Table when LPCR_{UPRT}=1, and cannot be used to invalidate the translation contained in an SLB entry.

This instruction is privileged.

Special Registers Altered:

None

Programming Note

The reason *slbmte* must not be used to load segment descriptors that are in the Segment Table is that there could be a race condition with hardware loading the same segment descriptor, resulting in duplicate SLB entries. Software must not allow duplicate SLB entries to be created; see Section 6.7.8.2, "SLB Search".

The reason *slbmte* cannot be used to invalidate an SLB entry is that it does not necessarily affect implementation-specific address translation lookaside information. *slbie* (or *slbia*) must be used for this purpose.

SLB Move From Entry VSID X-form

slbmfev RT,RB


	31	RT	///	L	RB	851	/
0		6	11	15	16	21	31

This instruction is used to read software-loaded SLB entries. When LPCR_{UPRT}=0, the entry is specified by bits 52:63 of register RB. When LPCR_{UPRT}=1, only the first four entries can be read, so bits 52:61 of register RB are ignored. If the specified entry is valid (V=1), the contents of the B, VSID, $K_{\rm s}$, $K_{\rm p}$, N, L, C, and LP fields of the entry are placed into register RT. The contents of these registers are interpreted as shown in Figure 52.

RT

В		VSID	K_sK_pNLC	0	LP	09	3
0	2		52	57	58	60	63

RB



RT_{0:1} В RT_{2:51} **VSID** RT_{52} K_s $\mathbf{K}_{\mathbf{p}}$ RT_{53} N RT_{54} L RT_{55} RT_{56} С RT_{57} set to 0b0 LP RT_{58:59} $RT_{60:63}$ set to 0b0000

 $\begin{array}{ll} {\rm RB_{0:51}} & {\rm must~be~0x0_0000_0000_0000} \\ {\rm RB_{52:63}} & {\rm index,~which~selects~the~SLB~entry} \end{array}$

Figure 52. GPR contents for slbmfev

On implementations that support a virtual address size of only n bits, n<78, RT_{2·79-n} are set to zeros.

If the SLB entry specified by bits 52:63 of register RB is invalid (V=0), the contents of register RT are set to 0.

High-order bits of (RB)_{52:63} that correspond to SLB entries beyond the size of the SLB provided by the implementation must be zeros.

The hardware ignores the contents of $RB_{0:51}$.

This instruction is privileged.

The use of the L field is implementation specific.

Special Registers Altered:

None

SLB Move From Entry ESID

RT,RB


X-form

_							
Г	31	RT	///		RB	915	/
	01	1	,,,,	_	110	0.0	,
0		6	11	15	16	21	31


This instruction is used to read software-loaded SLB entries. When LPCR_{UPRT}=0, the entry is specified by bits 52:63 of register RB. When LPCR_{UPRT}=1, only the first four entries can be read, so bits 52:61 of register RB are ignored. If the specified entry is valid (V=1), the contents of the ESID and V fields of the entry are placed into register RT. If LPCR_{UPRT}=1, the value of the BO field of the entry is also placed into register RT. The contents of these registers are interpreted as shown in Figure 53.

RT

slbmfee



RB



ESID $RT_{0.35}$ RT_{36} V

BO, entry is bolted RT_{37} RT_{38:63} set to 0b000 || 0x00_0000 RB_{0:51} must be 0x0 0000 0000 0000 index, which selects the SLB entry RB_{52:63}

Figure 53. GPR contents for slbmfee

If the SLB entry specified by bits 52:63 of register RB is invalid (V=0), the contents of register RT are set to 0.

High-order bits of (RB)_{52:63} that correspond to SLB entries beyond the size of the SLB provided by the implementation must be zeros.

The hardware ignores the contents of $RB_{0.51}$.

This instruction is privileged.

The use of the L field is implementation specific.

Special Registers Altered:

None

SLB Find Entry ESID

X-form


slbfee. RT,RB

	31	RT	///	RB	979	1
0		6	11	16	21	31


The SLB is searched for an entry that matches the effective address specified by register RB. When LPCR_{UPRT}=1, this instruction is nonfunctional. The search is performed as if it were being performed for purposes of address translation. That is, in order for a given entry to satisfy the search, the entry must be valid (V=1),and $(RB)_{0:63-s}$ must SLBE[ESID_{0:63-s}] (where 2^s is the segment size selected by the B field in the entry).If exactly one matching entry is found, the contents of the B, VSID, K_s, K_p, N, L, C, and LP fields of the entry are placed into register RT. If no matching entry is found, register RT is set to 0. If more than one matching entry is found, either one of the matching entries is used, as if it were the only matching entry, or a Machine Check occurs. If a Machine Check occurs, register RT, and CR Field 0 are set to undefined values, and the description below of how this register and this field is set does not apply.

The contents of registers RT and RB are interpreted as shown in Figure 54.

RT



RB



 $RT_{0:1}$ В RT_{2:51} **VSID**

 RT_{52} K_s

 K_p RT_{53}

 RT_{54} Ν̈́

 RT_{55} L

С

 RT_{56} set to 0b0 RT₅₇

RT_{58:59} LP

RT_{60:63} set to 0b0000

RB_{0:35} ESID

RB_{36:39} must be 0b0000

RB_{40:63} must be 0x000000

Figure 54. GPR contents for slbfee.

If s > 28, $RT_{80-s:51}$ are set to zeros. On implementations that support a virtual address size of only n bits, n < 78, RT_{2:79-n} are set to zeros.

CR Field 0 is set as follows. j is a 1-bit value that is equal to 0b1 if a matching entry was found. Otherwise, j is 0b0. When LPCR_{UPRT}≠0, j=0b0.

CR0_{LT GT EQ SO} = 0b00 || j || XER_{SO}

The hardware ignores the contents of RB_{36:38 40:63}.

If this instruction is executed in 32-bit mode, $(RB)_{0:31}$ must be zeros (i.e., the ESID must be in the range 0-15).

This instruction is privileged.

Special Registers Altered:

CR₀

Programming Note -

When LPCR_{UPRT}=0, the hypervisor can use *slbfee* to save the contents of any SLBE that the partition has created to map an ESID that is needed by an adjunct, and later use the saved contents to restore the partition-created SLBE after the adjunct has completed execution. The hypervisor must also use *slbie*, twice, first to invalidate the partition-created mapping and later to invalidate the adjunct's mapping.

When LPCR_{UPRT}=1, the partition's SLBE will be restored from the Segment Table by hardware, on demand, after the second *slbie* has been executed. There is no need for the hypervisor to save and restore the partition's SLBE and hence no need to use *slbfee*.

When the need for LPCR_{UPRT}=0 has ended, *slb-fee* may be removed from the architecture. Programs that run with LPCR_{UPRT}=1 should not use *slbfee*.

SLB Synchronize

X-form

slbsync

31	///	///	///	338	/
0	6	11	16	21	31

The **slbsync** instruction provides an ordering function for the effects of all **slbieg** and **slbiag** instructions executed by the thread executing the **slbsync** instruction, with respect to the memory barrier created by a subsequent **ptesync** instruction executed by the same thread. Executing a **slbsync** instruction ensures that all of the following will occur.

- All SLB invalidations caused by slbieg and slbiag instructions preceding the slbsync instruction will have completed on any other thread before any data accesses caused by instructions following the ptesync instruction are performed with respect to that thread.
- All storage accesses by other threads for which the address was translated using the translations being invalidated will have been performed with respect to the thread executing the *ptesync* instruction, to the extent required by the associated Memory Coherence Required attributes, before the *ptesync* instruction's memory barrier is created.
- The operation performed by this instruction is ordered by the *eieio* (or *[p]hwsync* or *ptesync*) instruction with respect to preceding *slbieg* and *slbiag* instructions executed by the thread executing the *slbsync* instruction. The operations caused by *slbieg* or *slbiag* and *slbsync* are ordered by *eieio* as a fifth set of operations, which is independent of the other four sets that *eieio* orders.

The **slbsync** instruction may complete before operations caused by **slbieg** or **slbiag** instructions preceding the **slbsync** instruction have been performed.

This instruction is privileged except when $LPCR_{G-TSE}=0$, making it hypervisor privileged.

See Section 6.10 for a description of other requirements associated with the use of this instruction.

Special Registers Altered:

None

Programming Note -

slbsync should not be used to synchronize the completion of **slbie**.

6.9.3.3 TLB Management Instructions

In addition to managing the TLB, *tlbie* and *tlbiel* are also used to manage the Page Walk Cache, In-Memory Table caching, and implementation-specific lookaside information that depends on the values of the PTEs. The parameters described below specify the type of translations to invalidate and the scope of the invalidation to be performed.

Radix Invalidation Control (RIC) specifies whether to invalidate the TLB, the Page Walk Cache, or both together with partition and Process Table caching. The RIC values and functions are as follows.

- 0 Just invalidate TLB.
- Invalidate just Page Walk Cache.
- 2 Invalidate TLB, Page Walk Cache, and any caching of Partition and Process Table Entries.
- 3 Invalidate a group of translations (just in the TLB).

Process Scoped (PRS) specifies whether the translation(s) to be invalidated are partition scoped or process scoped including, for RIC=2, whether Process or Partition Table caching is being invalidated.

- 0 Invalidate partition-scoped translation(s).
- 1 Invalidate process-scoped translation(s).

Radix (R) specifies whether the translation(s) to be invalidated are Radix Tree translations or HPT translations. (R is ignored for invalidates with IS=3 and MSR_{HV}=1 because they have the potential to target translations for multiple partitions.)

- 0 Invalidate HPT translation(s).
- 1 Invalidate Radix Tree translation(s).

When $MSR_{HV}=0$, $LPCR_{HR}$ is used instead of R. To indicate the possibility of this substitution, the shorthand "effR" (effective R) is used in the instruction descriptions. effR=R when $MSR_{HV}=1$, and effR=LPCR_{HR} when $MSR_{HV}=0$. If the effR value is incorrect for the target partition, the results of the operation are boundedly undefined.

Invalidation Selector (IS) (found in RB) specifies the scope of the context to be invalidated.

- 0 Invalidate just the target VA.
- 1 Invalidate matching PID.
- 2 Invalidate matching LPID.
- 3 If $MSR_{HV}=1$, invalidate all entries, otherwise invalidate matching LPID.

- Programming Note

The hypervisor needs to be able to invalidate translations for any partition. The operating system, on the other hand, is restricted to invalidate translations for its own partition. Using effR in the description of *tlbie* permits this difference to be conveyed succinctly. *tlbiel* affects only the partition in which it is executed, so *tlbiel* could be described using LPCR_{HR} instead of effR. effR is used for *tlbiel* for consistency with *tlbie*.

The use of effR in the RTL and verbal descriptions of *tlbie[I]* beginning in Version 3.1B of the architecture is a clarification of earlier architecture, not a functional change.

The IS≠0 RIC=2 variants of *tlbie* and *tlbiel* perform the same TLB invalidations as the corresponding RIC=0 variants, but in addition invalidate Page Walk Cache Entries and Partition or Process Table caching associated with the specified LPID or LPID/PID. When RIC=1 and IS≠0, the Page Walk Cache Entries for the specified LPID or LPID/PID are invalidated while leaving the corresponding TLB entries intact. The ability to target an individual Page Walk Cache Entry or the set of entries associated with a given Page Table Entry (i.e. IS=0 for RIC=1 or RIC=2) is not supported by the Power ISA. When RIC=3 and IS=0, *tlbie* invalidates a series of consecutive translations for HPT translation. For IS=0 invalidations of Radix Tree translations, the use of *tlbie[I]* is limited to translations for quadrant 0.

When reassigning an LPID or PID, after updating the Partition and/or Process Table(s) software must use a *tlbie* instruction to remove lookaside information associated with the old parition or process.

To invalidate TLB entries, software must supply an effective page number for process-scoped Radix Tree translations, a guest real page number for partition-scoped Radix Tree translations, and an abbreviated base virtual page number for HPT translations. The RTL, RB illustration, and verbal description for effR=1 require the reader to make the appropriate mental substitution for partition-scoped invalidation. Note also that where page size is specified to be a function of L and AP, it may also be a function of L and LP. The architecture allows for three independent sets of page sizes, one for effR=1, one for RIC=3 (requires effR=0), and one for all other cases. An implementation may choose to have a single set of encodings work consistenty between any two or all three states.

As described in Section 6.7.7, software must manage the Page Table and TLB so that there are no overlapping translations in the TLB. Failure to do so may result in *tlbie*[*I*] specifying IS=0 not invalidating the appropriate TLB entries.

Programming Note

As shown in the instruction descriptions, the abbreviated virtual address supplied by *tlbie[I]* for HPT translations omits the high-order 14 bits of the virtual address. Translations in the TLB that differ only in these 14 bits are not considered to be overlapping translations, and a *tlbie[I]* instruction with effR=0 and IS=0 that invalidates one of the corresponding TLB entries will invalidate all of them.

TLB Invalidate Entry

X-form

tlbie RB,RS,RIC,PRS,R

31	RS	/	RIC	PRS	R	RB	306	/
0	6	11	12	14	15	16	21	31

```
IS \leftarrow (RB)<sub>52:53</sub>
if MSR_{HV}=1 then search_LPID=RS<sub>32:63</sub>
else search_LPID=LPIDR_{\rm LPID}
switch(IS)
  case (0b00):
    If RIC=0
       if effR=0 then
         L \leftarrow (RB)_{63}
         if L = 0
           then inst_AVA = RB_{0:51}
           else inst_AVA = RB_{0:43} | |RB_{56:62}| | Ob0
         sg\_size \leftarrow segment size specified in (RB)_{54:55}
         for each thread
            for each TLB entry
              entry_scope =
                number of bytes of VA space
                translated by TLB entry
              es ← log_base_2(entry_scope)
              i = 63-es
              if (entry_VA<sub>14:i+14</sub> = inst_AVA<sub>0:i</sub>) &
                  (entry_sg_size = sg_size) &
                  (entry_LPID = search_LPID) &
                  (entry_process_scoped = 0)
              then TLB entry ← invalid
       else
         actual_pg_size =
           page size specified in (RB)<sub>56:58</sub>
         p ← log_base_2(actual_pg_size)
         i = 63-p
         for each thread
            for each TLB entry
              if (entry_EA_{0:i} = (RB)_{0:i}) &
                  (entry_actual_pg_size =
                     actual_pg_size) &
                  (entry_LPID = search_LPID) &
                  (entry_process_scoped = PRS) &
                  ((PRS = 0)
```

 $(entry_PID = (RS)_{0:31}))$


then

```
TLB entry ← invalid
  else if RIC=3 then
    sg_size ← segment size specified in (RB)<sub>54:55</sub>
    pg_size ← f(GS)
    number\_of\_pgs \leftarrow g(GS)
    p ← log_base_2(pg_size)
    n ← log_base_2(number_of_pgs)
    i ← 63-p
    va_{14:14+i} \leftarrow (RB)_{0:i-n} \mid \mid ^{n}0
    do j={}^{n}0 to {}^{n}1 # j=0 to 2^{n}-1, in binary
      for each thread
        for each TLB entry
          entry_scope =
            number of bytes of VA space
            translated by TLB entry
          if (entry_VA_{14:14+i} = (va_{14:14+i}+j) \&
              (entry_sg_size = sg_size) &
              (entry_scope = pg_size) &
             (entry_LPID = search_LPID) &
              (entry_process_scoped = 0)
          then TLB entry ← invalid
case (0b01):
  if RIC=0 | RIC=2 then
    for each TLB entry for each thread
      if (entry_LPID=search_LPID)
         &(entry_PID=RS<sub>0:31</sub>)
         &(entry_PRS=1)
        then TLB entry ← invalid
  if RIC=1 | RIC=2 then
    for each thread
      invalidate process-scoped radix page walk
      caching associated with process RS_{0:31} in
      partition search_LPID
  if (RIC=2)&(PRS=1) then
    for each thread
      invalidate Process Table caching associated
      with process RS<sub>0:31</sub> in partition search_LPID
case (0b10):
  if RIC=0 | RIC=2 then
    if (PRS=0)&((MSR_{HV}=1)|(effR=0)) then
     for each partition-scoped TLB entry for each
      thread
        if entry_LPID=search_LPID
          then TLB entry ← invalid
    if PRS=1 then
      for each process-scoped TLB entry for each
        if entry_LPID=search_LPID
          then TLB entry \leftarrow invalid
  if RIC=1 | RIC=2 then
    for each thread
      if (PRS=0)&(MSR_{HV}=1) then
        for each thread invalidate partition-
        scoped page walk caching associated with
        partition search_LPID
      if PRS=1 then
        for each thread invalidate process-scoped
        page walk caching associated with
        partition search_LPID
  if RIC=2 then
    if (PRS=0)&(MSR_{HV}=1) then
      for each thread invalidate Partition Table
      caching associated with partition
      search LPID
    if PRS=1 then
```

```
for each thread invalidate Process Table
       caching associated with partition
       search_LPID
case (0b11):
  if RIC=0 | RIC=2 then
    if {\rm MSR}_{{\rm HV}} then
       for all threads
         if PRS=0 then
           all partition-scoped TLB entries
                 ←invalid
         else
           all process-scoped TLB entries ←invalid
    if (MSR_{HV}=0)\&(PRS=1) then
       for each process-scoped TLB entry for each
       thread
         \verb| if TLBE_{\texttt{LPID}} = \verb| search_LPID| \\
           then TLB entry ← invalid
    if (MSR_{HV}=0)&(PRS=0)&(effR=0) then
      for each partition-scoped TLB entry for
       each thread
         \verb| if TLBE_{LPID} = \verb| search_LPID| \\
           then TLB entry ← invalid
  if RIC=1 | RIC=2 then
    if {
m MSR}_{{
m HV}} then
       if PRS=0 then
         for all threads
           invalidate all partition-scoped
           page walk caching
       else
         for all threads
           invalidate all process-scoped
           page walk caching
    if (MSR_{\rm HV}=0) & (PRS=1) then
         for each thread invalidate process-scoped
         page walk caching associated with
         partition search_LPID
  if RIC=2 then
    if {\rm MSR}_{{\rm HV}} then
       if PRS=0 then
         for each thread
           invalidate all Partition Table caching
       else
         for each thread
           invalidate all Process Table caching
    if (MSR_{HV}=0) & (PRS=1) then
       for each thread invalidate Process Table
       caching associated with partition
       search_LPID
```

The operation performed by this instruction is based on the contents of registers RS and RB. The contents of these registers are shown below, where IS is $(RB)_{52:53}$ and L is $(RB)_{63}$.

RS:



Programming Note

Note that although there is no PID compare for partition-scoped translation, software must still place the PID in RS when IS=0 or 1. It may be used, for example, in the TLB hash.

RB for effR=1 and IS=0b00:

EPN	IS	0s	ΑP	0	S
0	52	54	56	59	63

RB for effR=0, IS=0b00, RIC \neq 3, and L=0:

AVA	IS	В	ΑP	Os	L
0	52	54	56	59	63

RB for effR=0, IS=0b00, RIC \neq 3, and L=1:

	AVA	LP	IS	В	AVAL	L
()	44	52	54	56	63

RB for effR=0, IS=0b00, and RIC=3:

	AVA	IS	В	GS	S
0		52	54	56	63

RB for IS=0b01, 0b10, or 0b11:

	0s	IS	0s	
0		52	54	63

If this instruction is executed in hypervisor state, $RS_{32:63}$ contains the search_LPID, which is the partition ID (LPID) of the partition for which one or more translations are being invalidated. Otherwise, the value in LPIDR is used as the search_LPID. The supported (RS) $_{32:63}$ values are the same as the LPID values supported in LPIDR. $RS_{0:31}$ contains a PID value. The supported values of $RS_{0:31}$ are the same as the PID values supported in PIDR.

The following forms are treated as if the instruction form were invalid.

- PRS=1, effR=0, and RIC≠2 (The only process-scoped HPT caching is of the Process Table.)
- RIC=1 and effR=0 (There is no Page Walk Cache for HPT translation.)
- RIC=3 and effR=1 (Group invalidation is only supported for HPT translation.)
 - RIC=1 and IS=0 (The architecture does not support shootdown of individual translations in the Page Walk Cache.)

- RIC=2 and IS=0 (RIC is for comprehensive invalidation that is not supported at the level of an individual page.)
- RIC=3 and IS≠0 (Group invalidation is only supported for individual pages.)
- PRS=0 and IS=1 (Partition-scoped translations are not associated with processes.)
- effR=0, IS=1, and RIC≠2 (HPT translations are not associated with processes.)
- effR=0, RIC=2, PRS=0, HV=0, and IS=2 or 3 (The similar cases with RIC=0 allow the HPT OS to invalidate all of its TLB entries. The only incremental function of these cases is to invalidate partition table caching, which the OS is not permitted to do.)

The results of an attempt to invalidate a translation outside of quadrant 0 for Radix Tree translation (effR=1, RIC=0, PRS=1, IS=0, and EA_{0:1}≠0b00) are boundedly undefined.

IS field in RB contains 0b00

If RIC=0, this is a search for a single TLB entry. The following relationships must be true and tests and actions are performed to search for an HPT translation.

Variable i is equal to 63 - log₂ (scope of the TLB entry)

If the base page size specified by the PTE that was used to create the TLB entry to be invalidated is 4 KB, the L field in register RB must contain 0.

If the L field in RB contains 0, the base page size is 4 KB and $RB_{56:58}$ (AP - Actual Page size field) must be set to the $SLBE_{L||LP}$ encoding for the page size corresponding to the actual page size specified by the PTE that was used to create the TLB entry to be invalidated. Thus, b is equal to 12 and p is equal to log_2 (actual page size specified by (RB) $_{56:58}$). The Abbreviated Virtual Address (AVA) field in register RB must contain bits 14:65 of the virtual address translated by the TLB entry to be invalidated. Variable inst_AVA is equal to the AVA field of RB.

If the L field in RB contains 1, the following rules apply.

The base page size and actual page size are specified in the LP field in register RB, where the relationship between (RB)_{44:51} (LP - Large Page size selector field) and the base page size and actual page size is the same as the relationship between PTE_{LP} and the base page size and actual page size (see Section 6.7.9.1 on page 1207 and Figure 35 on page 1208). Thus, b is equal to log₂ (base page size specified by (RB)_{44:51}) and p is equal to log₂ (actual page size specified by (RB)_{44:51}). Specifically, (RB)_{44+c:51} must be equal to the contents of bits c:7 of the LP field

of the PTE that was used to create the TLB entry to be invalidated, where c is the number of "r" bits in the LP field of the PTE that was used to create the TLB entry to be invalidated.

- Variable j is the larger of (63-p) and the value that is the smaller of 43 and (63-b). (RB)_{0:j} must contain bits 14:(j+14) of the virtual address translated by the TLB entry to be invalidated. If b>20, RB_{64-b:43} may contain any value and are ignored by the hardware.
- If b<20, (RB)_{56:75-b} must contain bits 58:77-b of the virtual address translated by the TLB entry to be invalidated, and other bits in (RB)_{56:62} may contain any value and are ignored by the hardware.
- If b≥20, (RB)_{56:62} (AVAL Abbreviated Virtual Address, Lower) may contain any value and are ignored by the hardware.
- Variable inst_AVA is equal to the AVA field of RB concatenated with the AVAL field and 0b0.

Let the segment size be equal to the segment size specified in (RB) $_{54:55}$ (B field). The contents of RB $_{54:55}$ must be the same as the contents of the B field of the PTE that was used to create the TLB entry to be invalidated.

 $RB_{52:53}$ and $RB_{59:62}$ (when $(RB)_{63} = 0$) must contain zeros and are ignored by the hardware.

All TLB entries on all threads that have all of the following properties are made invalid.

- VA_{14:14+i} is equal to inst_AVA_{0:i}.
- The segment size of the entry is the same as the segment size specified in (RB)_{54:55}.
- The entry is partition scoped.
- TLBE_{I PID} = search_LPID.

The following relationships must be true and tests and actions are performed to search for a Radix Tree translation. For a partition-scoped invalidation, references to the effective address are understood to refer to the guest real address.

The page size is encoded in $RB_{56:58}$ (AP - Actual Page size field). Thus p is equal to log_2 (page size specified by $RB_{56:58}$). The Effective Page Number (EPN) field in register RB must contain the bits 0:i of the effective address translated by the TLB entry to be invalidated. Variable i is equal to 63-p.

The fields shown as zeros must be set to zero and are ignored by the hardware.

All TLB entries on all threads that have all of the following properties are made invalid.

■ The entry translates an effective address for which EA_{0:i} is equal to (RB)_{0:i}.

- The page size of the entry matches the page size specified in (RB)_{56:58}.
- The entry has the appropriate scope (partition or process).
- The process ID specified in RS matches the process ID in the TLB entry if not invalidating a partition-scoped translation.
- TLBE_{LPID} = search_LPID.

Additional TLB entries may also be made invalid if those TLB entries contain an LPID that matches search LPID.

If RIC=3, then the TLB entries mapping an aligned sequence of virtual pages are made invalid on all threads. The number of virtual pages in the sequence, and their page size (base page size = actual page size), are provided using an implementation-specific encoding of the GS field of RB. The number of virtual pages is a power of two. The abbreviated virtual address of the beginning of the sequence is provided by the AVA field of RB with the appropriate number of low-order bits treated as zero to cause the affected region of VA space to be aligned at a multiple of its The effect is as if a tlbie instruction with RIC=PRS=effR=0 were executed for each virtual page in the sequence, using the supplied contents of RS and RB except using the AVA value corresponding to the virtual page and using the base and actual page size provided by GS, and with the additional match criterion that the base and actual page sizes match the scope of the TLB entry.

IS field in RB is non-zero

If RIC=0 or RIC=2, all partition-scoped TLB entries when PRS=0 and either MSR $_{HV}$ =1 or effR=0, or all process-scoped TLB entries when PRS=1 on all threads for which any of the following conditions are met for the entry are made invalid.

- The IS field in RB contains 0b10 or MSR_{HV}=0 and the IS field contains 0b11, and TLBE_{LPID} matches the partition ID of the partition for which the translation is to be invalidated.
- The IS field in RB contains 0b01, TLBE_{LPID} matches the partition ID of the partition for which the translation is to be invalidated, and TLBE_{PID}=RS_{0:31}.
- The IS field in RB contains 0b11 and MSR_{HV}=1.

If RIC=1 or RIC=2, if the following conditions are met, the respective partition-scoped contents when PRS=0 and MSR_{HV}=1 or process-scoped contents when PRS=1 of the page walk cache are invalidated.

- If the IS field in RB contains 0b10 or if IS contains 0b11 and MSR_{HV}=0, for all threads, all properly-scoped page walk caching associated with the partition for which the translation is to be invalidated is invalidated.
- If the IS field in RB contains 0b11 and MSR_{HV}=1, the entire properly-scoped page walk caching for each thread is invalidated.

■ If the IS field in RB contains 0b01 (and PRS=1), for all threads, all properly-scoped page walk caching associated with process RS_{0:31} in the partition for which the translation is to be invalidated is invalidated.

If RIC=2, if the following conditions are met, the respective partition and Process Table caching are invalidated for all threads.

- If the IS field in RB contains 0b01 and PRS=1, for all threads, caching of Process Table Entries for process RS_{0:31} in the partition for which the translation is to be invalidated is invalidated.
- If the IS field in RB contains 0b10, MSR_{HV}=1, and PRS=0, for all threads, caching of Partition Tables for the partition for which the translation is to be invalidated is invalidated.
- If the IS field in RB contains 0b10 and PRS=1, for all threads, caching of Process Tables for the partition for which the translation is to be invalidated is invalidated.
- If the IS field in RB contains 0b11, MSR_{HV}=1, and PRS=0, for all threads, all Partition Table caching is invalidated.
- If the IS field in RB contains 0b11, MSR_{HV}=1, and PRS=1, for all theads, all Process Table caching is invalidated
- If the IS field in RB contains 0b11, MSR_{HV}=0, and PRS=1, for all threads, caching of Process Tables for the partition for which the translation is to be invalidated is invalidated.

When i>40, RB_{40:i-1} may contain any value and are ignored by the hardware.

For all IS values

For all threads, any implementation specific lookaside information that is based on any TLB entry that would be invalidated by this instruction will also be invalidated.

Depending on the variant of the instruction, $RB_{0:51}$, $RB_{59:62}$, $RB_{59:63}$, $RB_{54:55}$, and $RB_{54:63}$ are the equivalent of reserved fields, should contain 0s, and are ignored by the hardware. When the thread is in privileged non-hypervisor state, $RS_{32:63}$ is the equivalent of a reserved field, should contain 0s, and is ignored by the hardware.

MSR_{SF} must be 1 when this instruction is executed; otherwise the results are undefined.

If the value specified in RS $_{0:31}$, RS $_{32:63}$, RB $_{54:55}$, RB $_{56:58}$, RB $_{44:51}$, or RB $_{56:63}$, when it is needed to perform the specified operation, is not supported by the implementation, the instruction is treated as if the instruction form were invalid.

The operation performed by this instruction is ordered by the *eieio* (or *[p]hwsync* or *ptesync*) instruction with respect to a subsequent *tlbsync* instruction executed by the thread executing the *tlbie* instruction. The oper-

ations caused by *tlbie* and *tlbsync* are ordered by *eieio* as a fourth set of operations, which is independent of the other four sets that *eieio* orders.

This instruction is privileged except when LPCR_{GTSE}=0 or when PRS=0 and HR=1, making it hypervisor privileged.

See Section 6.10, "Translation Table Update Synchronization Requirements" for a description of other requirements associated with the use of this instruction.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonic for tlbie:

Extended: Equivalent to: tlbie RB,RS,0,0,0

Programming Note -

tlbie serves as both a basic and an extended mnemonic. The Assembler will recognize a **tlbie** mnemonic with five operands as the basic form, and a **tlbie** mnemonic with two operands as the extended form. In the extended form the RIC, PRS, and R operands are omitted and assumed to be 0.

Programming Note

Making the privilege of *tlbie* depend on HR instead of effR is a pragmatic choice to reduce hardware complexity. When the hypervisor executes *tlbie*, the privilege assigned to the instruction will sometimes be wrong, but the error will not prevent the instruction from being executed.

Programming Note

In versions of the architecture that precede Version 3.1B, the actual page size was part of the match criteria for *tlbie*[*I*], and the base page size was part of the match criteria for *tlbie*[*I*] for HPT translations. Inclusion of the actual page size in the match criteria provided a straightforward means for software to recover from TLB multi-hit situations, but consumed extra space and made the match check more complicated, particularly for cases in which the scope of the TLB entry was less than the actual page size (possible only for HPT translations). On processors that comply with Version 3.1B of the architecture or with any subsequent version, software should use tlbie[I] specifying IS=2 for this purpose.

The actual page size continues to be provided in RB, for both HPT and Radix Tree translations, in order that it may be used by hardware to determine the scope of the TLB entries to be searched. For HPT translations the base page size continues to be supplied in RB because the distinction between base page size 4 KB and larger base page sizes is needed in order to interpret the rest of the contents of RB, and because, for base page sizes larger than 4 KB, base page size and actual page size are encoded together, in the LP field of RB.

For HPT translations, if the base page size is greater than 4 KB then, depending on the base and actual page sizes, certain bits of the virtual address may be supplied in high-order bits of the LP field of RB as well as in the AVAL field of RB. In the most extreme example, if the base and actual page sizes are both 8 KB, LP $_{0:6}$ will contain the same bits as AVAL, namely VA bits 58:64. This duplication sometimes permits hardware to obtain all needed VA bits from a contiguous sequence of bits of RB. In particular, on implementations for which the scope of TLB entries is always the actual page size, all needed VA bits can be obtained contiguously, from RB $_{0:(63-p)}$.

Programming Note -

For *tlbie*[*I*] instructions in which (RB)₆₃=0, the AP value in RB is provided to make it easier for the hardware to locate address translations, in lookaside buffers, corresponding to the address translation being invalidated.

For *tlbie*[*I*] instructions the AP specification is not binary compatible with versions of the architecture that precede Version 2.06. As an example, for an actual page size of 64 KB AP=0b101, whereas software written for an implementation that complies with a version of the architecture that precedes V. 2.06 would have AP=100 since AP was a 1 bit value followed by 0s in RB_{57:58}. If binary compatibility is important, for a 64 KB page software can use AP=0b101 on these earlier implementations since these implementations were required to ignore RB_{57:58}.

Programming Note -

For *tlbie*[*I*] instructions the AVA and AVAL fields in RB contain different VA bits from those in PTE_{AVA}.

Programming Note —

An operating system that uses HPT translation should only use *tlbie* to invalidate the translation for a specific page when it knows whether VPM is active, and more specifically, what page size is actually in use for the target translation. The address comparison performed by *tlbie* is not sensitive to whether VPM is active. As a result, the operating system must supply an AVA value that is appropriate for the page size that is in use.

TLB Invalidate Entry Local

X-form

tlbiel RB,RS,RIC,PRS,R

31	RS	/	RIC	PRS	R	RB		274	/
0	6	11	12	14	15	16	21		31


```
\begin{split} & \text{IS} \leftarrow (\text{RB})_{52:53} \\ & \text{search\_LPID=LPIDR}_{\text{LPID}} \\ & \text{switch(IS)} \\ & \text{case (0b00):} \\ & \text{If RIC=0} \\ & \text{If effR=0} \\ & \text{L} \leftarrow (\text{RB})_{63} \\ & \text{if L = 0 then inst\_AVA = RB}_{0:51} \end{split}
```

```
else inst_AVA = RB_{0:43} | |RB_{56:62}| | Ob0
      sg_size←segment size specified in (RB)<sub>54:55</sub>
      for each TLB entry
        entry_scope =
           number of bytes of VA space
           translated by TLB entry
        es ← log_base_2(entry_scope)
        i = 63-es
        if (entry_VA<sub>14:i+14</sub> = inst_AVA<sub>0:i</sub>) &
            (entry_sg_size = sg_size) &
            (\,{\tt TLBE}_{\tt LPID} \texttt{=} \texttt{search\_LPID}) \ \& \\
            (entry_process_scoped = 0)
        then TLB entry ← invalid
      pg_size = page size specified in (RB)<sub>56:58</sub>
      p \leftarrow log\_base\_2(pg\_size)
      i = 63-p
      for each TLB entry
        if (entry_EA_{0:i} = (RB)_{0:i}) \&
            (entry_pg_size = pg_size) &
            (entry_LPID = search_LPID) &
            (entry_process_scoped = PRS) &
            ((PRS = 0))
            (entry_PID = (RS)_{0:31}))
           TLB entry ← invalid
case (0b01):
  if SET=0 then
    if RIC=0 | RIC=2 then
      for each TLB entry
         if (entry_LPID=search_LPID)
            &(entry_PID=RS_{0:31})
            &(entry_PRS=1)
           then TLB entry ← invalid
    if RIC=1 | RIC=2 then
      invalidate process-scoped radix page walk
      caching associated with process RS_{0:31} in
      partition search_LPID
    if (RIC=2)&(PRS=1) then
      invalidate Process Table caching associated
      with process RS_{0:31} in partition search_LPID
case (0b10):
  if SET=0 then
    if RIC=0 | RIC=2 then
      if (PRS=0)&((MSR_{HV}=1)|(effR=0)) then
        for each partition-scoped TLB entry
           if entry_LPID=search_LPID
             then TLB entry ← invalid
      if PRS=1 then
        for each process-scoped TLB entry
           if entry_LPID=search_LPID
             then TLB entry ← invalid
    if RIC=1 | RIC=2 then
      if (PRS=0)&(MSR_{HV}=1) then
        invalidate partition-scoped page walk
         caching associated with partition
        search_LPID
      if PRS=1 then
         invalidate process-scoped page walk
        caching associated with partition
        search_LPID
    if RIC=2 then
      if (PRS=0)&(MSR_{\rm HV}=1) then
```

```
invalidate Partition Table caching
        associated with partition search_LPID
      if PRS=1 then
        invalidate Process Table caching
        associated with partition search_LPID
case (0b11):
  if SET=0 then
    if RIC=0 | RIC=2 then
      if {\rm MSR}_{\rm HV} then
        if PRS=0 then
          all partition-scoped TLB entries
                                           ←invalid
          all process-scoped TLB entries ←invalid
      if (MSR_{HV}=0)&(PRS=1) then
        for each process-scoped TLB entry
          if entry_LPID=search_LPID
            then TLB entry \leftarrow invalid
      if (MSR_{HV}=0)\&(PRS=0)\&(effR=0) then
        for each partition-scoped TLB entry
          if entry_LPID=search_LPID
            then TLB entry ← invalid
    if RIC=1 | RIC=2 then
      if {\rm MSR}_{\rm HV} then
        if PRS=0 then
          invalidate all partition-scoped
          page walk caching
          invalidate all process-scoped
          page walk caching
      if (MSR_{HV}=0) & (PRS=1) then
          invalidate process-scoped page walk
          caching associated with partition
          search_LPID
    if RIC=2 then
      if MSR_{HV} then
        if PRS=0 then
          invalidate all Partition Table caching
          invalidate all Process Table caching
      if (MSR_{HV}=0) & (PRS=1) then
        invalidate Process Table caching
        associated with partition search_LPID
```

The operation performed by this instruction is based on the contents of registers RS and RB. The contents of these registers are shown below, where IS is $(RB)_{52:53}$ and L is $(RB)_{63}$.

RS:



Programming Note

Note that although there is no PID compare for partition-scoped translation, software must still place the PID in RS when IS=0 or 1. It may be used, for example, in the TLB hash.

RB for effR=1 and IS=0b00:

	EPN	IS	0s	ΑP	0	0s	
0		52	54	56	59	63	

RB for effR=0, IS=0b00, and L=0:

	AVA	IS	В	AP	0s	L
0		52	54	56	59	63

RB for effR=0, IS=0b00, and L=1:

	AVA	LP	IS	В	AVAL	L
0		44	52	54	56	63

RB for IS=0b01, 0b10, or 0b11:

0s	SET	IS	0s
0	40	52 54	63

Programming Note -

In versions of the architecture that precede Version 3.1, *tlbiel* with IS= 1, 2, or 3 invalidated appropriate entries only in a specific congruence class of the TLB, specified by SET in register RB. As a result, software was required to use a *tlbiel* loop to iterate through all congruence classes in order to invalidate the TLB. Software that will not be run on hardware complying with those versions should specify SET=0 in register RB. The description for *tlbiel* specifies SET instead of 0 in register RB to illustrate compatibility with software written to run on hardware complying with those versions.

LPIDR contains the search_LPID, which is the partition ID (LPID) of the partition for which the translation is being invalidated. $RS_{0:31}$ contains a PID value. The supported values of $RS_{0:31}$ are the same as the PID values supported in PIDR.

The following forms are invalid.

 RIC=3 (Group invalidation is not supported for tlbiel.)

The following forms are treated as though the instruction form was invalid.

- PRS=1, effR=0, and RIC≠2 (The only process-scoped HPT caching is of the Process Table.)
- RIC=1 and effR=0 (There is no Page Walk Cache for HPT translation.)
- RIC=1 and IS=0 (The architecture does not support shootdown of individual translations in the Page Walk Cache.)

- RIC=1 and SET≠0 (PWC invalidation never required a loop to iterate across congruence classes.)
- RIC=2 and IS=0 (RIC is for comprehensive invalidation that is not supported at the level of an individual page.)
- PRS=0 and IS=1 (Partition-scoped translations are not associated with processes.)
- effR=0, IS=1, and RIC≠2 (HPT translations are not associated with processes.)
- effR=0, RIC=2, PRS=0, HV=0, and IS=2 or 3 (The similar cases with RIC=0 allow the HPT OS to invalidate all of its TLB entries. The only incremental function of these cases is to invalidate partition table caching, which the OS is not permitted to do.)

The results of an attempt to invalidate a translation outside of quadrant 0 for Radix Tree translation (effR=1, RIC=0, PRS=1, IS=0, and $EA_{0:1}\neq0b00$) are boundedly undefined.

IS field in RB contains 0b00

If RIC=0, this is a search for a single TLB entry. The following relationships must be true and tests and actions are performed to search for an HPT translation.

Variable i is equal to 63 - log₂ (scope of the TLB entry).

If the base page size specified by the PTE that was used to create the TLB entry to be invalidated is 4 KB, the L field in register RB must contain 0.

If the L field in RB contains 0, the base page size is 4 KB and $RB_{56:58}$ (AP - Actual Page size field) must be set to the $SLBE_{L||LP}$ encoding for the page size corresponding to the actual page size specified by the PTE that was used to create the TLB entry to be invalidated. Thus, b is equal to 12 and p is equal to log_2 (actual page size specified by (RB)_{56:58}). The Abbreviated Virtual Address (AVA) field in register RB must contain bits 14:65 of the virtual address translated by the TLB entry to be invalidated. Variable inst_AVA is equal to the AVA field of RB.

If the L field in RB contains 1, the following rules apply.

■ The base page size and actual page size are specified in the LP field in register RB, where the relationship between (RB)_{44:51} (LP - Large Page size selector field) and the base page size and actual page size is the same as the relationship between PTE_{LP} and the base page size and actual page size (see Section 6.7.9.1 on page 1207 and Figure 35 on page 1208). Thus, b is equal to log₂ (base page size specified by (RB)_{44:51}) and p is equal to log₂ (actual page size specified by (RB)_{44:51}). Specifically, (RB)_{44+c:51} must be equal to the contents of bits c:7 of the LP field

of the PTE that was used to create the TLB entry to be invalidated, where c is the number of "r" bits in the LP field of the PTE that was used to create the TLB entry to be invalidated.

- Variable j is the larger of (63-p) and the value that is the smaller of 43 and (63-b). (RB)_{0:j} must contain bits 14:(j+14) of the virtual address translated by the TLB entry to be invalidated. If b>20, RB_{64-b:43} may contain any value and are ignored by the hardware.
- If b<20, (RB)_{56:75-b} must contain bits 58:77-b of the virtual address translated by the TLB entry to be invalidated, and other bits in (RB)_{56:62} may contain any value and are ignored by the hardware.
- If b≥20, (RB)_{56:62} (AVAL Abbreviated Virtual Address, Lower) may contain any value and are ignored by the hardware.
- Variable inst_AVA is equal to the AVA field of RB concatenated with the AVAL field and 0b0.

Let the segment size be equal to the segment size specified in (RB)_{54:55} (B field). The contents of RB_{54:55} must be the same as the contents of the B field of the PTE that was used to create the TLB entry to be invalidated.

All TLB entries that have all of the following properties are made invalid on the thread executing the *tlbiel* instruction.

- VA_{14:14+i} is equal to inst_AVA_{0:i}.
- The segment size of the entry is the same as the segment size specified in (RB)_{54:55}.
- The entry is partition scoped.
- TLBE_{I PID} = search_LPID.

The following relationships must be true and tests and actions are performed to search for a Radix Tree translation. For a partition-scoped invalidation, references to the effective address are understood to refer to the guest real address.

The page size is encoded in $RB_{56:58}$ (AP - Actual Page size field). Thus p is equal to log_2 (page size specified by $RB_{56:58}$). The Effective Page Number (EPN) field in register RB must contain the bits 0:i of the effective address translated by the TLB entry to be invalidated. Variable i is equal to 63-p.

The fields shown as zeros must be set to zero and are ignored by the hardware.

All TLB entries that have all of the following properties are made invalid on the thread executing the *tlbiel* instruction..

- The entry translates an effective address for which EA_{0:i} is equal to (RB)_{0:i}.
- The page size of the entry matches the page size specified in (RB)_{56:58}.
- The entry has the appropriate scope (partition or process).

- The process ID specified in RS matches the process ID in the TLB entry if not invalidating a partition-scoped translation.
- TLBE_{LPID} = search_LPID.

Additional TLB entries may also be made invalid if those TLB entries contain an LPID that matches search LPID.

IS field in RB is non-zero

When SET=0 is specified and either RIC=0 or RIC=2, each partition-scoped entry when PRS=0 and either MSR_{HV} =1 or effR=0, or each process-scoped entry when PRS=1 is invalidated if any of the following conditions are met for the entry.

- The IS field in RB contains 0b10, or MSR_{HV}=0 and the IS field contains 0b11, and TLBE_{LPID} = LPIDR_{LPID}.
- The IS field in RB contains 0b01, TLBE_{I PID}=LPIDR_{I PID}, and TLBE_{PID}=RS_{0:31}.
- The IS field in RB contains 0b11 and MSR_{HV}=1.

When SET=0 is specified and either RIC=1 or RIC=2, if the following conditions are met, the respective partition-scoped contents when PRS=0 and MSR_{HV}=1 or process-scoped contents when PRS=1 of the page walk cache are invalidated.

- If the IS field in RB contains 0b10 or if IS contains 0b11 and MSR_{HV}=0, all properly-scoped page walk caching associated with partition LPDIR_{LPID} is invalidated.
- If the IS field in RB contains 0b11 and MSR_{HV}=1, the entire properly-scoped page walk caching is invalidated.
- If the IS field in RB contains 0b01 (and PRS=1), all properly-scoped page walk caching associated with process RS_{0:31} in partition LPIDR_{LPID} is invalidated.

When SET=0 is specified and RIC=2, if the following conditions are met, the respective partition and Process Table caching are invalidated.

- If the IS field in RB contains 0b01 and PRS=1, caching of Process Table Entries for process RS_{0:31} in partition LPIDR_{LPID} is invalidated.
- If the IS field in RB contains 0b10, MSR_{HV}=1, and PRS=0, caching of Partition Tables for partition LPIDR_{LPID} is invalidated.
- If the IS field in RB contains 0b10 and PRS=1, caching of Process Tables for partition LPIDR_{LPID} is invalidated.
- if the IS field in RB contains 0b11, MSR_{HV}=1, and PRS=0, all Partition Table caching is invalidated.
- if the IS field in RB contains 0b11, MSR_{HV}=1, and PRS=1, all Process Table caching is invalidated.
- If the IS field in RB contains 0b11, MSR_{HV}=0, and PRS=1, caching of Process Tables for partition LIDR_{LPID} is invalidated.

For all IS values

Any implementation specific lookaside information that is based on any TLB entry that would be invalidated by this instruction will also be invalidated.

Depending on the variant of the instruction, $RB_{0:39}$, $RB_{59:62}$, $RB_{59:63}$, $RB_{54:55}$, and $RB_{54:63}$ are the equivalent of reserved fields, should contain 0s, and are ignored by the hardware. $RS_{32:63}$ is always the equivalent of a reserved field, should contain 0s, and is ignored by the hardware.

Only TLB entries, page walk caching, and Process and Partition Table caching on the thread executing the *tlbiel* instruction are affected.

MSR_{SF} must be 1 when this instruction is executed; otherwise the results are boundedly undefined.

If the value specified in RS $_{0:31}$, RB $_{54:55}$, RB $_{56:58}$, or RB $_{44:51}$, when it is needed to perform the specified operation, is not supported by the implementation, the instruction is treated as if the instruction form were invalid.

This instruction is privileged except when PRS=0 and HR=1, making it hypervisor privileged.

See Section 6.10, "Translation Table Update Synchronization Requirements" on page 1255 for a description of other requirements associated with the use of this instruction.

Special Registers Altered:

None

Extended Mnemonics:

Extended mnemonic for tlbiel:

Extended: Equivalent to: tlbiel RB, r0,0,0,0

Programming Note

tlbiel serves as both a basic and an extended mnemonic. The Assembler will recognize a *tlbiel* mnemonic with five operands as the basic form, and a *tlbiel* mnemonic with one operand as the extended form. In the extended form the RS, RIC, PRS, and R operands are omitted and assumed to be 0.

Programming Note

Making the privilege of *tlbiel* depend on HR instead of effR is a pragmatic choice to reduce hardware complexity. When the hypervisor executes *tlbiel*, the privilege assigned to the instruction will sometimes be wrong, but the error will not prevent the instruction from being executed.

OpenPOWER Foundation 1253 Book III

Programming Note -

An operating system that uses HPT translation should only use *tlbiel* to invalidate the translation for a specific page when it knows whether VPM is active, and more specifically, what page size is actually in use for the target translation. The address comparison performed by *tlbiel* is not sensitive to whether VPM is active. As a result, the operating system must supply an AVA value that is appropriate for the page size that is in use.

Programming Note

See also the Programming Notes with the description of the *tlbie* instruction.

TLB Synchronize

X-form

tlbsync

31	///	///	///	566	/
0	6	11	16	21	31

The *tlbsync* instruction provides an ordering function for the effects of all *tlbie* instructions executed by the thread executing the *tlbsync* instruction, with respect to the memory barrier created by a subsequent *pte-sync* instruction executed by the same thread. Executing a *tlbsync* instruction ensures that all of the following will occur.

- All TLB invalidations caused by tlbie instructions preceding the tlbsync instruction will have completed on any other thread before any data accesses caused by instructions following the ptesync instruction are performed with respect to that thread.
- All storage accesses by other threads for which the address was translated using the translations being invalidated, and all Reference and Change bit updates associated with address translations that were performed by other threads using the translations being invalidated, will have been performed with respect to the thread executing the *ptesync* instruction, to the extent required by the associated Memory Coherence Required attributes, before the *ptesync* instruction's memory barrier is created.

The operation performed by this instruction is ordered by the *eieio* (or *[p]hwsync* or *ptesync*) instruction with respect to preceding *tlbie* instructions executed by the thread executing the *tlbsync* instruction. The operations caused by *tlbie* and *tlbsync* are ordered by *eieio* as a fourth set of operations, which is independent of the other three sets that *eieio* orders.

The *tlbsync* instruction may complete before operations caused by *tlbie* instructions preceding the *tlb-sync* instruction have been performed.

This instruction is privileged except when $LPCR_{G-TSE}=0$, making it hypervisor privileged.

See Section 6.10 for a description of other requirements associated with the use of this instruction.

Special Registers Altered:

None

Programming Note -

tlbsync should not be used to synchronize the completion of **tlbiel**.

6.10 Translation Table Update Synchronization Requirements

This section describes rules that software must follow when updating the Translation Tables, and includes suggested sequences of operations for some representative cases. The sequences required for other cases may be deduced from the sequences that are provided and from this accompanying description.

In the sequences of operations shown in the following subsections, the Page Table Entry is assumed to be for a virtual page for which the base page size is equal to the actual page size. If these page sizes are different, multiple *tlbie* instructions are needed, one for each PTE corresponding to the virtual page.

In the sequences of operations shown in the following subsections, any alteration of a translation table entry that corresponds to a single line in the sequence is assumed to be done using a *Store* instruction for which the access is atomic. Appropriate modifications must be made to these sequences if this assumption is not satisfied (e.g., if a store doubleword operation is done using two *Store Word* instructions).

Two correctness-related considerations when choosing translation table update sequences are to be safe for multiple asynchronous sources of update (potentially both hardware and software), and to avoid paradoxes that in some cases could show up as multi-hits in the various translation caches. These considerations lead to the simple, contiguous sequences for general case updates that appear later in this section. Good performance is a third consideration that motivates deferring and/or batching invalidations or even omitting synchronization or invalidation from the general case. The viability of these techniques is determined by whether the lack of a single clear state across the system has problematic repercussions. The discussion of atomic Reference and Change bit updates alludes to one such example. (See Section 6.7.12.) Simpler optimizations are illustrated below.

The following are guidelines for safety when multiple sources of asynchronous updates are possible. To interact correctly with hardware that atomically updates Reference and Change bits (as well as with updates from other software threads), software should use atomic updates to modify valid PTEs. Academically speaking, if hardware uses simple loads and stores, software may either use locking and first invalidate the PTE and cached translations, or may attempt to optimize using atomic updates that don't change the values of the bytes containing the Reference and Change bits with the exception of potentially setting those specific bits to 1 or the Reference bit to 0. When modifying only bytes not subject to hardware modification, software may use either locking or atomic updates, subject to the limitations and optimizations described below. The realities of Reference and Change bit placement may severely limit what optimizations are possible

when hardware uses normal loads and stores to update those bits.

simplify verification and avoid paradoxes. non-impactful limitations are placed on translation table update sequence optimizations. One limitation is that software must not have two or more valid overlapping translations at any level of the translation process with different page or segment sizes. This means that one translation must be marked invalid in the translation table and invalidated from any caches prior to instating the second. The other limitation is that software must not have two or more valid translations with different attributes (i.e. WIMG, ATT). The example of I=1 and I=0 is obvious, but in general there is not enough to be gained to attempt to avoid invalidating one attribute setting before establishing another. In both of these cases, the translation cache invalidation may lag indefinitely behind the table entry invalidations and the cache invalidations may be batched, but must precede enabling the new attributes.

To protect software's ability to have reasonable performance, optimizations that hardware must support are also identified. (These optimizations are understood to be limited by the techniques used for hardware and software updates as described above, and by the properties of the table structure itself. A convention for atomic updates will yield more opportunity than locking. Hardware that does not use atomic updates may limit or eliminate the opportunity for software to optimize. The table structure for Radix Tree translation will yield more opportunity than the dual PTEG structure of HPT translation.) Access authority downgrades and setting Change bits to zero may be done without first marking the PTE invalid and invalidating the translation caches. The translation cache invalidation may lag the PTE change indefinitely and be done in bulk. Access authority upgrades and setting Reference and Change bits to 1 may be done without any PTE or translation cache invalidation. Software bits may be changed without any PTE or translation cache invalidation. Finally, any complete change to the RPN (non-overlapping with the original value) does not of itself require synchronization (though other changes to the PTE made at the same time might).

In the following examples, when the same type of sequence works for both types of translation, the HPT PTE is shown because it is more complex. In this description, and in references in subsequent subsections to "safe for multithreaded software," the safety is with respect to the risk of one thread overwriting another's update. There may also be concern for the creation of multiple matching translations, e.g. within a PTEG or pair of PTEGs. When the reservation granule is equal to or larger in size than the structure on which mutual exclusion must be ensured (e.g. PTE for Radix

Tree translation but PTEG for HPT translation), multiple entries will also be prevented. (Secondary hash groups will generally not be covered by the same reservation granule as primary hash groups.)

Updates (by software) to the tables are performed only when they are known to be required by the sequential execution model (see Section 6.5). Because address translation for instructions preceding a given *Store* instruction might cause an interrupt, and thereby prevent the corresponding store from being required by the sequential execution model, address translations for instructions preceding the *Store* instruction must be performed before the corresponding store is performed. As a result, an update to a translation table need not be preceded by a context synchronizing instruction.

All of the sequences require a context synchronizing operation after the sequence if the new contents of the translation table are to be used for address translations associated with subsequent instructions.

As noted in the description of the *Synchronize* instruction in Section 4.6.3 of Book II, address translation associated with instructions which occur in program order subsequent to the *Synchronize* (and this includes the *ptesync* variant) may be performed prior to the completion of the *Synchronize*. To ensure that these instructions and data which may have been speculatively fetched are discarded, a context synchronizing operation is required.

- Programming Note

In many cases this context synchronization will occur naturally; for example, if the sequence is executed within an interrupt handler the *rfid*, *rfscv*, *hrfid*, or *urfid* instruction that returns from the interrupt handler may provide the required context synchronization.

Translation table entries must not be changed in a manner that causes an implicit branch.

6.10.1 Translation Table Updates

TLBs are non-coherent caches of the HTABs and Radix Trees. TLB entries must be invalidated explicitly with one of the *TLB Invalidate* instructions. SLBs are non-coherent caches of the Segment Tables, SLB entries must be invalidated explicitly with one of the *SLB Invalidate* instructions. Page Walk Caches are non-coherent caches of the intermediate steps in Radix Tree translation. Non-coherent caching of the Partition and Process Tables is permitted. Provision has been made for the use of the *TLB Invalidate* instructions to manage the types of caching described in the preceding two sentences at a PID or LPID granularity.

Unsynchronized lookups in the Page, Segment, and when HR=0, Process Tables continue even while they

are being modified. (For Partition Table Entries, and for Process Table Entries when HR=1, the process or partition affected must be inactive because the entries do not have valid bits.) With the exceptions previously identified for Segment Table walks (see Section 6.9.3, "Lookaside Buffer Management"), any thread, including a thread on which software is modifying any of the set of tables described in the first sentence, may look in those tables at any time in an attempt to translate an address. When modifying an entry in any of the former set of tables, software must ensure that the table entry's V bit is 0 if the table entry does not correctly specify its portion of the translation (e.g., if the RPN field is not correct for the current AVA field).

For HPT translation, updates of Reference and Change bits by the hardware are not synchronized with the accesses that cause the updates. When modifying doubleword 1 of a PTE, software must take care to avoid overwriting a hardware update of these bits and to avoid having the value written by a *Store* instruction overwritten by a hardware update.

The most basic sequence that will achieve proper system synchronization for PTE updates is the following.

tlbie instruction(s) specifying the same LPID operand value

eieio tlbsync ptesync

Other instructions may be interleaved among these instructions. Operating system and hypervisor software that updates Page Table Entries should use this sequence.

Operating systems and nested hypervisors are exposed to being interrupted during this sequence. The interrupting hypervisor is responsible for completing the sequence above. In general this will require the hypervisor to include the following sequence in an interrupt handler.

eieio tlbsync ptesync

This sequence itself may be interrupted by a higher level hypervisor. When returning to the interrupted software, the original sequence will be completed. Hardware must tolerate the result of nested interleaving of these sequences. *tlbie* and *tlbsync* instructions should only be used as part of these sequences.

The corresponding sequence for Segment Table updates uses *slbieg* in place of *tlbie* and *slbsync* in place of *tlbsync*. Similarly *slbieg* and *slbsync* should only be used as part of these sequences. In circumstances where a hypervisor may be interrupting either a PTE update or a Segment Table update, it must include both *tlbsync* and *slbsync* in its completing sequence, in either order. Hardware must tolerate the result of nested interleaving of these additional sequences.

The PTE sequence is also used when *tlbie* is used for purposes other than synchronizing PTE updates, such as invalidating cached copies of Partition Table Entries or Process Table Entries (RIC=2). Mutual exclusion must be added if the update processes are multi-threaded.

On systems consisting of only a single-threaded processor, the *eieio* and *tlbsync* or *slbsync* instructions can be omitted.

The following subsections illustrate sequences that must be used for translation table updates to tables that are subject to concurrent use by hardware (i.e. that have valid bits in their entries). For Partition Table Entries and for Process Table Entries that do not have valid bits, simpler sequences consisting of just the preceding sequences, perhaps with mutual exclusion if the update processes are multithreaded, is sufficient.

Programming Note -

The *eieio* instruction prevents the reordering of the preceding *tlbie*, *slbieg*, or *slbiag* instructions with respect to the subsequent tlbsync or slbsync instruction. The *tlbsync* or *slbsync* instruction and the subsequent *ptesync* instruction together ensure that all storage accesses for which the address was translated using the translations being invalidated (by the tlbie, slbieg, or slbiag instructions), and all Reference and Change bit updates associated with address translations that were performed using the translations being invalidated, will be performed with respect to any thread or mechanism, to the extent required by the associated Memory Coherence Required attributes, before any data accesses caused by instructions following the *ptesync* instruction are performed with respect to that thread or mechanism.

For Page Table update sequences that mark the PTE invalid (see Section 6.10.1.2, "Modifying a Translation Table Entry"), Reference and Change bit updates cease when the sequence is complete. When the PTE is marked invalid using an atomic update and the *Store Conditional* setting the entry invalid is successful, the Reference and Change bits obtained by the corresponding *Load And Reserve* instruction are stable/final values.

The sequences of operations shown in the following subsections assume a multi-threaded environment. In an environment consisting of only a single-threaded processor, the *tlbsync* or *slbsync* and the *eieio* that separates the *tlbie* or *slbieg* from the *tlbsync* or *slb-sync* can be omitted. In a multi-threaded environment, when *tlbiel* or *slbie* is used instead of *tlbie* or *slbieg* in a Page or Segment Table update, the synchronization requirements are the same as when *tlbie* or *slbieg* is used in an environment consisting of only a single-threaded processor. If there is no Segment Table (LPCR_{UPRT}=0), the synchronization requirements for

using *slbie* apply when there is need to order SLB invalidations and/or to order storage accesses for which the address was translated using the translations being invalidated. The synchronization requirements for using *slbia* are the same as the synchronization requirements for using *slbie*.

Programming Note

For all of the sequences shown in the following subsections, if it is necessary to communicate completion of the sequence to software running on another thread, the ptesync instruction at the end of the sequence should be followed by a Store instruction that stores a chosen value to some chosen storage location X. The memory barrier created by the ptesync instruction ensures that if a Load instruction executed by another thread returns the chosen value from location X, all subsequent searches of the Page or Segment Table by the other thread, that implicitly load from the PTE or STE specified by the sequence's stores, will obtain the values stored (or values stored subsequently). The Load instruction that returns the chosen value should be followed by a context synchronizing instruction in order to ensure that all instructions following the context synchronizing instruction will be fetched and executed using the values stored by the sequence (or values stored subsequently). (These instructions may have been fetched or executed out-of-order using the old contents of the PTE or STE.)

This Note assumes that the Page or Segment Table and location X are in storage that is Memory Coherence Required.

6.10.1.1 Adding a Page Table Entry

This is the simplest Page Table case. The V bit of the old entry is assumed to be 0. The following sequence can be used to create a PTE, maintain a consistent state, and ensure that a subsequent reference to the virtual address translated by the new entry will use the correct real address and associated attributes. A single quadword store would avoid the need for the *eieio*. A similar sequence may be used to add a new Segment Table Entry. Mutual exclusion with respect to other software threads may be required, but there is no concern for interaction with hardware updates because the entry is invalid until the last store in the sequence.

6.10.1.2 Modifying a Translation Table Entry

General Case (PTE)

If a valid entry is to be modified and the translation instantiated by the entry being modified is to be invalidated, the sequences below can be used to modify the PTE, maintain a consistent state (subject to the limitations described in the introduction to Section 6.10 such as avoiding overlapping translations), ensure that the translation instantiated by the old entry is no longer available, and ensure that a subsequent reference to the virtual address translated by the new entry will use the correct real address and associated attributes.

The following sequence is to interact correctly with atomic hardware updates. It can be used to return stable Reference and Change bit values for the old translation (e.g., by setting PTE_V to 0), and is safe for multi-threaded software. If the purpose of the sequence is mainly to collect Reference and Change bit values, the part of the sequence beginning with tlbie may be deferred and performed as a bulk invalidation (e.g. for a range of storage or an entire process) after collecting values for a plurality of pages. A similar segence (i.e. using Load And Reserve and Store Conditional instructions) can be used to update a Segment Table Entry but will not interact correctly with non-atomic hardware Reference and Change bit updates.

```
r6←PTE<sub>V L SW RPN R C ATT EAA</sub>
r4←addr(pte)
loop:
  ldarx r2,0,r4
  if V=0 abort, else /* to interact with locking */
  stdcx r6,0,r4
  bne- loop
ptesync /* order update before tlbie and
              before next Page Table search */
tlbie(old_EA<sub>0:63-b</sub>,old_AP,old_PID, old_LPID)
           /* order tlbie before tlbsync
           /* order tlbie before ptesync
                                                * /
tlbsync
           /* complete the sequence, update ordered
ptesync
              by first ptesync */
```

The corresponding sequence for non-atomic hardware updates is the following. (The sequence is equivalent to deleting the PTE and then adding a new one.) Mutual exclusion with respect to other software threads may be required. The Reference and Change bit values will not be stable until the entire sequence is completed.

```
PTE<sub>ARPN,LP,AC,R,C,WIMG,N,PP</sub> ← new values eieio /* order 2nd update before 3rd */
PTE<sub>B,AVA,SW,L,H,V</sub> ← new values (V=1)
ptesync /* order 2nd and 3rd updates before next Page Table search and before next data access */
```

General Case(STE)

If a valid entry is to be modified and the translation instantiated by the entry being modified is to be invalidated, the following sequence can be used to modify the STE, maintain a consistent state, ensure that the translation instantiated by the old entry is no longer available, and ensure that a subsequent reference to the effective address translated by the new entry will use the correct virtual address and associated attributes. (The sequence is much like the general case for a change to a PTE that is subject to non-atomic hardware updates, and is equivalent to deleting the STE and then adding a new one.) Mutual exclusion with respect to other software threads may be required. A similar sequence (except using tibie with RIC=2 and tlbsync) may be used to modify HR=0 Process Table Entries.

```
STE_V \leftarrow 0 /* (other fields don't matter)*/
         /* order update before slbieg and
ptesync
            before next Segment Table search */
slbieg(old_B,old_ESID,old_TA,old_PID,old_LPID)
         /* invalidate old translation */
         /* order slbieg before slbsync
eieio
slbsync
         /* order slbieg before ptesync
ptesync
         /* order slbieg, slbsync and 1st
            update before 2nd update
   /* deletion sequence ends here */
STE_{ESID,V} \leftarrow new values (V=1)
ptesync
         /* order 2nd and 3rd updates before
            next Segment Table search and
            before next data access
```

Resetting the Reference Bit (PTE)

If the only change being made to a valid entry is to set the Reference bit to 0, a simpler sequence suffices because the Reference bit need not be maintained exactly. The byte store is exposed to overwriting another change being performed by multithreaded software, so mutual exclusion may be required.

Setting a Reference or Change Bit or Upgrading Access Authority (PTE Subject to Atomic Hardware Updates)

If the only change being made to a valid PTE that is subject to atomic hardware updates is to set the Reference or Change bit to 1 or to upgrade access authority, a simpler sequence suffices because the translation hardware will refetch the PTE if an access is attempted for which the only problems were reference and/or change bits needing to be set or insufficient access authority. The store is exposed to overwriting another change being performed by multithreaded software, so mutual exclusion may be required. (Note that changing EAA₀ can be both an upgrade and a downgrade, depending on the value of Key0 of the [I]AMR. If it is not solely an upgrade, the simpler sequence must not be used.)

```
PTE<sub>V L SW RPN R C ATT EAA</sub> ← new values (V=1)
ptesync /* order update before next Page Table
search and before next data access */
```

Modifying the SW field (PTE)

If the only change being made to a valid entry is to modify the SW field, the following sequence suffices, because the SW field is not used by the hardware (i.e. is not cached in the TLB and has no effect on hardware behavior).

A *Ibarx/stbcx.*, *Iharx/sthcx.*, or *Iwarx/stwcx.* pair (specifying the low-order byte, halfword, or word respectively of doubleword 0 of the PTE) can be used instead of the *Idarx/stdcx.* pair shown above for HPT translation. The split SW field in the radix PTE cannot be updated with a single smaller atomic update. This sequence interacts correctly with hardware updates and is safe for multithreaded software. A similar sequence (including the possibility of using a smaller atomic update) can be used to update a Segment Table Entry.

Modifying the Effective Address (STE)

If the effective address translated by a valid STE is to be modified and the new effective address hashes to the same STEG as does the old effective address, the following sequence can be used to modify the STE, maintain a consistent state, ensure that the translation instantiated by the old entry is no longer available, and ensure that a subsequent reference to the effective address translated by the new entry will use the correct virtual address and associated attributes. Mutual

exclusion with respect to other software threads may be required. The corresponding change of the virtual address in the PTE for HPT translation can be performed using a similar sequence, interacting correctly with non-atomic hardware table updates, as long as the second doubleword of the PTE is not stored.

```
STE_ESID,V ← new values (V=1)
ptesync /* order update before slbieg and
before next Segment Table search */
slbieg(old_B,old_ESID,old_TA,old_PID,old_LPID)
/* invalidate old translation */
eieio /* order slbieg before slbsync */
slbsync /* order slbieg before ptesync */
ptesync /* order slbieg, slbsync, and update
before next data access */
```

Chapter 7. Interrupts

7.1 Overview

The Power ISA provides an interrupt mechanism to allow the thread to change state as a result of external signals, errors, or unusual conditions arising in the execution of instructions.

System Reset and Machine Check interrupts are not ordered. All other interrupts are ordered such that only one interrupt is reported, and when it is processed (taken) no program state is lost. Since Save/Restore Registers SRR0 and SRR1 are serially reusable resources used by most interrupts, program state may be lost when an unordered interrupt is taken.

7.2 Interrupt Registers

7.2.1 Machine Status Save/ Restore Registers

When various interrupts occur, the state of the machine is saved in the Machine Status Save/Restore registers (SRR0 and SRR1). Section 7.5 describes which registers are altered by each interrupt.




Figure 55. Save/Restore Registers

SRR1 bits may be treated as reserved in a given implementation if they correspond to MSR bits that are reserved or are treated as reserved in that implementation and, for SRR1 bits in the range 33:36, 42:43, and 45:47, they are specified as being set either to 0 or to an undefined value for all interrupts that set SRR1 (including implementation-dependent setting, e.g. by the Machine Check interrupt or by implementation-specific interrupts). SRR1₄₄ cannot be treated as reserved, regardless of how it is set by interrupts, because it is used by software, as described in a Programming Note

near the end of Section 7.5.9, "Program Interrupt" on page 1287.

7.2.2 Hypervisor Machine Status Save/Restore Registers

When various interrupts occur, the state of the machine is saved in the Hypervisor Machine Status Save/Restore registers (HSRR0 and HSRR1). Section 7.5 describes which registers are altered by each interrupt.




Figure 56. Hypervisor Save/Restore Registers

HSRR1 bits may be treated as reserved in a given implementation if they correspond to MSR bits that are reserved or are treated as reserved in that implementation and, for HSRR1 bits in the range 33:36 and 42:47, they are specified as being set either to 0 or to an undefined value for all interrupts that set HSRR1 (including implementation-dependent setting, e.g. by implementation-specific interrupts).

The HSRR0 and HSRR1 are hypervisor resources; see Chapter 2.

Programming Note

Execution of some instructions, and fetching instructions when MSR_{IR} =1 or MSR_{HV} =0, may have the side effect of modifying HSRR0 and HSRR1: see Section 7.4.4.

7.2.3 Ultravisor Machine Status Save/Restore Registers

When a Directed Ultravisor Doorbell interrupt occurs, the state of the machine is saved in the Ultravisor Machine Status Save/Restore Registers (USRR0 and USRR1).






Figure 57. Ultravisor Save/Restore Registers

USRR1 bits may be treated as reserved in a given implementation if they correspond to MSR bits that are reserved or are treated as reserved in that implementation and, for USRR1 bits in the range 33:36 and 42:47, they are specified as being set either to 0 or to an undefined value by the Directed Ultravisor Doorbell interrupt.

The USRR0 and USRR1 are ultravisor resources; see Chapter 3.

7.2.4 Access Segment Descriptor Register

The DAR, HDAR, SRR0, and HSRR0 generally provide the EA for storage exceptions. For hypervisor storage interrupts, additional information is often necessary to enable the hypervisor to handle the interrupt. This information is provided in a 64b SPR called the Access Segment Descriptor Register (ASDR). When nested Radix Tree translation is taking place, the ASDR will generally provide the guest real address down to bit 51. (The smallest supported page size is 4k.) When using paravirtualized HPT translation, information from the segment descriptor that was used to perform the effective to virtual translation is provided in the ASDR. For a big segment the values of the bits of the VSID field that are not part of the VSID are undefined. For exceptions that take place when translating the address of the process table entry or segment table entry group, only the VSID will be provided, because those addresses are specified as virtual addresses and the rest of the segment descriptor is implied. Some instances of the Machine Check interrupt may require the ASDR to be set similarly to how it is set for the hypervisor storage interrupts. The ASDR is set independent of the value of UPRT for the partition that is running.




Figure 58. Access Segment Descriptor Register format for a Segment Descriptor




Figure 59. Access Segment Descriptor Register format for a Guest Real Address

7.2.5 Data Address Register

The Data Address Register (DAR) is a 64-bit register that is set by the Machine Check, Data Storage, Data Segment, and Alignment interrupts; see Sections 7.5.2, 7.5.3, 7.5.4, and 7.5.8. In general, when one of these interrupts occurs the DAR is set to an effective address associated with the storage access that caused the interrupt, with the high-order 32 bits of the DAR set to 0 if the interrupt occurs in 32-bit mode.




Figure 60. Data Address Register

7.2.6 Hypervisor Data Address Register

The Hypervisor Data Address Register (HDAR) is a 64-bit register that is set by the Hypervisor Data Storage Interrupt; see Section 7.5.16. In general, when this interrupt occurs, the HDAR is set to an effective address associated with the storage access that caused the interrupt, with the high-order 32 bits of the HDAR set to 0 if the interrupt occurs in 32-bit mode.




Figure 61. Hypervisor Data Address Register

7.2.7 Data Storage Interrupt Status Register

The Data Storage Interrupt Status Register (DSISR) is a 32-bit register that is set by the Machine Check, Data Storage, and Data Segment interrupts; see Sections 7.5.2, 7.5.3, and 7.5.4.




Figure 62. Data Storage Interrupt Status Register

DSISR bits may be treated as reserved in a given implementation if they are specified as being set either to 0 or to an undefined value for all interrupts that set the DSISR.

7.2.8 Hypervisor Data Storage Interrupt Status Register

The Hypervisor Data Storage Interrupt Status Register (HDSISR) is a 32-bit register that is set by the Hypervisor Data Storage interrupt. In general, when one of these interrupts occurs the HDSISR is set to indicate the cause of the interrupt.




Figure 63. Hypervisor Data Storage Interrupt Status Register

7.2.9 Hypervisor Emulation Instruction Register

The Hypervisor Emulation Instruction Register (HEIR) is a 64-bit register that is set by the Hypervisor Emulation Assistance interrupt; see Section 7.5.18. When a word instruction causes the interrupt, the image of the instruction that caused the interrupt is loaded into bits 32:63 of the register, and bits 0:31 are set to 0s. When a prefixed instruction causes the interrupt, the image of the instruction that caused the interrupt is loaded into bits 0:63 of the register.

There may be circumstances in which the suffix cannot be loaded, such as when the instruction is located in storage that is Caching Inhibited, or when the value of the suffix corresponds to a *Branch* instruction, *rfebb*, a context synchronizing instruction other than *isync*, or a "Service Processor Attention" instruction.

In such circumstances, bits 32:63 are set to 0s.



Figure 64. Hypervisor Emulation Instruction Register

Programming Note

When all prefixed instructions are made unavailable by the PCR setting, the prefix will be recognized as an illegal word instruction and placed in $HEIR_{32:63}$.

7.2.10 Hypervisor Maintenance Exception Register

Each bit in the Hypervisor Maintenance Exception Register (HMER) is associated with one or more causes of the Hypervisor Maintenance exception, and is set when the associated exception(s) occur. If the corresponding bit in the Hypervisor Maintenance Exception Enable Register (HMEER) is set, a Hypervisor Maintenance Interrupt (HMI) may occur. If the thread is in a power-saving mode when the interrupt would have occurred, the thread will exit the power-saving mode; see Section 7.5.19 and Section 4.3.2.




Figure 65. Hypervisor Maintenance Exception Register

The contents of the HMER are as follows:

- **0** Set to 1 for a Malfunction Alert.
- Set to 1 when performance is degraded for thermal reasons.
- 2 Set to 1 when thread recovery is invoked.

Others Implementation-specific.

When the *mtspr* instruction is executed with the HMER as the encoded Special Purpose Register, the contents of register RS are ANDed with the contents of the HMER and the result is placed into the HMER.

The exception bits in the HMER are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an *mthmer* instruction.

Programming Note –

An access to the HMER is likely to be very slow. Software should access it sparingly.

7.2.11 Hypervisor Maintenance Exception Enable Register

The Hypervisor Maintenance Exception Enable Register (HMEER) is a 64-bit register in which each bit enables the corresponding exception in the HMER to cause the Hypervisor Maintenance interrupt, potentially causing exit from power-saving mode; see Section 7.5.19 and Section 4.3.2.



Figure 66. Hypervisor Maintenance Exception Enable Register

7.2.12 Facility Status and Control Register

The Facility Status and Control Register (FSCR) controls the availability of various facilities in problem state and indicates the cause of a Facility Unavailable interrupt.

When the FSCR makes a facility unavailable, attempted usage of the facility in problem state is treated as follows:

- Execution of an instruction causes a Facility Unavailable exception.
- Access of an SPR using mfspr/mtspr causes a Facility Unavailable exception.
- rfebb, rfid, rfscv, hrfid, urfid, and mtmsr[d] instructions have the same effect on bits in system registers as they would if the bits were available. The same is true for mtspr and mfspr unless the preceding item applies.
- MMCR0 can also make various components of the Performance Monitor unavailable when accessed in problem state. An access to one of these components when it is unavailable causes a Facility Unavailable exception.

When the PCR makes a facility unavailable in problem state, the facility is treated as not defined in problem state; any Facility Unavailable interrupt that would occur if the facility were not made unavailable by the PCR does not occur.

When a Facility Unavailable interrupt occurs, the unavailable facility that was accessed is indicated in the most-significant byte of the FSCR.




Figure 67. Facility Status and Control Register

The contents of the FSCR are specified below.

Value Meaning

0:7 Interruption Cause (IC)

When a Facility Unavailable interrupt occurs, the IC field contains a binary number indicating the facility for which access was attempted. The values and their meanings are specified below.

- 02 Access to the DSCR at SPR 3
- 03 Access to a Performance Monitor SPR in group A or B when MMCR0_{PMCC} is set to a value for which the access results in a Facility Unavailable interrupt. (See the definition of MMCR0_{PMCC} in Section 11.4.4.)
- 04 Execution of a BHRB Instruction

- 07 Access to an Event-Based Branch SPR or execution of an Event-Based Branch instruction
- 08 Access to the Target Address Register
- 0C Execution of scv
- 0D Execution of a prefixed instruction

All other values are reserved.

8:63 Facility Enable (FE)

The FE field controls the availability of various facilities in problem state as specified below.

8:49 Reserved

50 Prefixed Instruction

- Prefixed instructions are not available in problem state.
- Prefixed instructions are available in problem state unless made unavailable by another register.

51 scv instruction

- 0 The **scv** instruction is not available.
- 1 The **scv** instruction is available.

52:54 Reserved

55 Target Address Register (TAR)

- The TAR and bctar instruction are not available in problem state.
- 1 The TAR and bctar instruction are available in problem state unless made unavailable by another register.

56 Event-Based Branch Facility (EBB)

- The Event-Based Branch facility SPRs and instructions are not available in problem state, and event-based exceptions and branches do not occur.
- 1 The Event-Based Branch facility SPRs and instructions (see Chapter 6 of Book II) are available in problem state unless made unavailable by another register, and event-based exceptions and branches are allowed to occur if enabled by other registers.

57:60 Reserved

Programming Note -

HFSCR $_{59:60}$ are used to control the availability of the Performance Monitor and the BHRB in problem and privileged non-hypervisor states. FSCR $_{59:60}$ are reserved since the availability of the Performance Monitor and BHRB is controlled by MMCR0.

61 Data Stream Control Register at SPR 3 (DSCR)

0 SPR 3 is not available in problem state.

 SPR 3 is available in problem state unless made unavailable by another register.

62:63 Reserved

Programming Note —

When an OS has set the FSCR such that a facility is unavailable, the OS should either emulate the facility when it is accessed or provide an application interface that requires the application to request use of the facility before it accesses the facility.

7.2.13 Hypervisor Facility Status and Control Register

The Hypervisor Facility Status and Control Register (HFSCR) controls the availability of various facilities in problem and privileged non-hypervisor states, and indicates the cause of a Hypervisor Facility Unavailable interrupt.

When the HFSCR makes a facility unavailable, attempted usage of the facility in problem or privileged non-hypervisor states is treated as follows:

- Execution of an instruction causes a Hypervisor Facility Unavailable exception.
- Access of an SPR using mfspr/mtspr causes a Hypervisor Facility Unavailable exception
- rfebb, rfid, rfscv, hrfid, urfid, and mtmsr[d] instructions have the same effect on bits in system registers as they would if the bits were available. The same is true for mtspr and mfspr unless the preceding item applies.

When the PCR makes a facility unavailable in problem state, the facility is treated as not defined in problem state; any Hypervisor Facility Unavailable interrupt that would occur if the facility were not made unavailable by the PCR does not occur as a result of problem state access. See Section 2.5 for additional information.

When a Hypervisor Facility Unavailable interrupt occurs, the facility that was accessed is indicated in the most-significant byte of the HFSCR.




Figure 68. Hypervisor Facility Status and Control Register

The contents of the HFSCR are specified below.

Value Meaning

0:7 Interruption Cause (IC)

When a Hypervisor Facility Unavailable interrupt occurs, the IC field contains a binary number indicating the access that was attempted. The values and their meanings are specified below.

- 00 Access to a Floating Point register or execution of a Floating Point instruction
- 01 Access to a Vector or VSX register or execution of a Vector or VSX instruction
- 02 Access to the DSCR at SPRs 3 or 17
- 03 Read or write access of a Performance Monitor SPR in group A, or read access of a Performance Monitor SPR in group B. (See Section 11.4.1 for a definition of groups A and B.)
- 04 Execution of a BHRB Instruction
- 07 Access to an Event-Based Branch SPR or execution of an Event-Based Branch instruction
- 08 Access to the Target Address Register
- 09 Access to the **stop** instruction in privileged non-hypervisor state when one or more of the following conditions exist.

 $\begin{aligned} & \mathsf{PSSCR}_{\mathsf{EC}} \!\!=\! 1 \\ & \mathsf{PSSCR}_{\mathsf{ESL}} \!\!=\! 1 \\ & \mathsf{PSSCR}_{\mathsf{MTL}} \!\!>\! \! \! \! \mathsf{PSSCR}_{\mathsf{PSLL}} \\ & \mathsf{PSSCR}_{\mathsf{RL}} \!\!>\! \! \! \mathsf{PSSCR}_{\mathsf{PSLL}} \end{aligned}$

- 0A Access to the *msgsndp* or *msgclrp* instructions, the TIR or the DPDES Register
- 0D Execution of a prefixed instruction

All other values are reserved.

8:63 Facility Enable (FE)

The FE field controls the availability of various facilities in problem and privileged non-hypervisor states as specified below.

8:49 Reserved

50 Prefixed Instruction

- Prefixed instructions are not available in problem and privileged non-hypervisor states.
- Prefixed instructions are available in problem and privileged non-hypervisor states unless made unavailable by another register.

51:52 Reserved

- Programming Note

There is no bit in this register controlling the availability of the **stop** instruction because the availability of **stop** in privileged non-hypervisor state is controlled by the PSSCR. See Section 4.2.2.

msgsndp instructions and SPRs (MSGP)

53

- The msgsndp and msgclrp instructions and the TIR and DPDES registers are not available in privileged non-hypervisor state.
- The msgsndp and msgclrp instructions and the TIR and DPDES registers are available in privileged non-hypervisor state unless made unavailable by another register.

54 Reserved

55 Target Address Register (TAR)

- The TAR and bctar instruction are not available in problem and privileged non-hypervisor state.
- 1 The TAR and bctar instruction are available in problem and privileged states unless made unavailable by another register.

56 Event-Based Branch Facility (EBB)

- The Event-Based Branch facility SPRs and instructions are not available in problem and privileged non-hypervisor states, and event-based exceptions and branches do not occur.
- 1 The Event-Based Branch facility SPRs and instructions are available in problem and privileged states unless made unavailable by another register, and event-based exceptions and branches are allowed to occur if enabled by other bits.
- 57 Reserved
- 58 Reserved

59 **BHRB Instructions** (BHRB)

- 0 The BHRB instructions (*clrbhrb*, *mfbhrbe*) are not available in problem and privileged non-hypervisor states.
- 1 The BHRB instructions (*clrbhrb*, *mfbhrbe*) are available in problem and privileged states unless made unavailable by another register.

60 Performance Monitor Facility SPRs (PM)

Read and write operations of Performance Monitor SPRs in group A and read operations of Performance Monitor SPRs in group B are not available in problem and privileged non-hypervisor states; read and write operations to privileged Performance Monitor registers (SPRs 752-754, 784-792, 795-798) are not available in privileged non-hypervisor state. (See Section 11.4.1 for a definition of groups A and B.) Performance Monitor exceptions do not cause Performance Monitor interrupts

- to occur when the thread is in problem or privileged states.
- 1 Read and write operations of Performance Monitor SPRs in group A and read operations of Performance Monitor SPRs in group B are available in problem and privileged states unless made unavailable by another register; read and write operations to privileged Performance Monitor registers (SPRs 752-754, 784-792, 795-798) are available in privileged state; Performance Monitor interrupts to occur if MSR_{EE}=1 and MMCR0_{EBE}=0. See Section 11.2 for additional information

61 Data Stream Control Register (DSCR)

- O SPR 3 is not available in problem or privileged non-hypervisor states and SPR 17 is not available in privileged non-hypervisor state.
- SPR 3 is available in problem and privileged states and SPR 17 is available in privileged state unless made unavailable by another register.

62 Vector and VSX Facilities (VECVSX)

- The facilities whose availability is controlled by either MSR_{VEC} or MSR_{VSX} are not available in problem and privileged non-hypervisor states.
- The facilities whose availability is controled by either MSR_{VEC} or MSR_{VSX} are available in problem and privileged states unless made unavailable by another register.

63 Floating Point Facility (FP)

- The facilities whose availability is controlled by MSR_{FP} are not available in problem and privileged non-hypervisor states.
- The facilities whose availability is controlled by MSR_{FP} are available in problem and privileged states unless made unavailable by another register.

Programming Note -

The FSCR can be used to determine whether a particular facility is being used by an application, and the HFSCR can be used to determine whether a particular facility is being used by either an application or by an operating system. This is done by disabling the facility initially, and enabling it in the interrupt handler upon first usage. The information about the usage of a particular facility can be used to determine whether that facility's state must be saved and restored when changing program context.

Programming Note

The following tables summarize the interrupts that occur as a result of accessing the non-privileged Performance Monitor registers in problem state when MMCR0_{PMCC}, PCR, and HFSCR are set to various values. (Accesses to privileged Performance Monitor SPRs (SPRs 784-792, 795-798) in problem state result in Privileged Instruction type Program interrupts.)

				mf	spr			mt	spr		
				PM	CC		PMCC				
	SPR	#	00	01	10	11	00	01	10	11	
	MMCR2 ³	769	HU^4	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU^4	
	MMCRA	770	HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	
	PMC1	771	HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	
٨	PMC2	772	HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	
Group	PMC3	773	HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	
Gr	PMC4	774	HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	
	PMC5	775	HU ⁴	FU, HU ⁴	HU ⁴	FU, HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	FU, HU ⁴	
	PMC6	776	HU ⁴	FU, HU ⁴	HU ⁴	FU, HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	FU, HU ⁴	
	MMCR0	779	HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	HE,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	
	SIER2 ⁶	736	FU ⁵ ,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	See 2.	See 2.	See 2.	See 2.	
	SIER3 ⁶	737	FU ⁵ ,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	See 2.	See 2.	See 2.	See 2.	
	MMCR3 ⁶	738	FU ⁵ ,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	See 2.	See 2.	See 2.	See 2.	
	SIER ³	768	FU ⁵ ,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	See 2.	See 2.	See 2.	See 2.	
Group B	SIAR	780	FU ⁵ ,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	See 2.	See 2.	See 2.	See 2.	
oup	SDAR	781	FU ⁵ ,HU ⁴	FU, HU ⁴	HU ⁴	HU ⁴	See 2.	See 2.	See 2.	See 2.	
อ	MMCR1	782	FU ⁵ ,HU ⁴	FU, HU ⁴	FU, HU ⁴	FU, HU ⁴	See 2.	See 2.	See 2.	See 2.	

Notes:

- 1. Terminology:
 - FU: Facility Unavailable interrupt
 - HE: Hypervisor Emulation Assistance interrupt
 - HU: Hypervisor Facility Unavailable interrupt
- 2.This SPR is read-only, and cannot be written in any privilege state. (See the *mtspr* instruction description in Section 5.4.4 for additional information.) FU or HU interrupts do not occur regardless of the value of MMCR0_{PMCC} or HFSCR_{PM}.
- 3. When the PCR indicates a version of the architecture prior to V 2.07, this SPR is treated as undefined in problem state; no FU or HU interrupts occur regardless of the value of MMCR0_{PMCC} or HFSCR_{PM}.
- 4.An HU interrupt occurs if HFSCR $_{PM}$ =0 when this SPR is accessed in either problem state or privileged non-hypervisor state.
- 5.An FU interrupt occurs only if PCR indicates a version of the architecture subsequent to V 3.0. and MMCR0_{PMCCEXT} is set.
- 6. When the PCR indicates a version of the architecture prior to V 3.1, this SPR is treated as undefined in problem state; no FU or HU interrupts occur regardless of the value of MMCR0_{PMCC} or HFSCR_{PM}.

Programming Note -

When an MSR bit makes a facility unavailable, the facility is made unavailable in all privilege states. Examples of this include the Floating Point, Vector, and VSX facilities. The FSCR and HFSCR affect the availability of facilities only in privilege states that are lower than the privilege of the register (FSCR or HFSCR).

7.3 Interrupt Synchronization

When an interrupt occurs, SRR0, HSRR0, or USRR0 is set to point to an instruction such that all preceding instructions have completed execution, no subsequent instruction has begun execution, and the instruction addressed by SRR0, HSRR0, or USRR0 may or may not have completed execution, depending on the interrupt type.

With the exception of System Reset and Machine Check interrupts, all interrupts are context synchronizing as defined in Section 1.5.1. System Reset and Machine Check interrupts are context synchronizing if they are recoverable (i.e., if bit 62 of SRR1 is set to 1 by the interrupt). If a System Reset or Machine Check interrupt is not recoverable (i.e., if bit 62 of SRR1 is set to 0 by the interrupt), it acts like a context synchronizing operation with respect to subsequent instructions. That is, a non-recoverable System Reset or Machine Check interrupt need not satisfy items 1 through 3 of Section 1.5.1, but does satisfy items 4 and 5.

7.4 Interrupt Classes

Interrupts are classified by whether they are directly caused by the execution of an instruction or are caused by some other system exception. Those that are "system-caused" are:

- System Reset
- Machine Check
- External
- Decrementer
- Directed Privileged Doorbell
- Hypervisor Decrementer
- Hypervisor Maintenance
- Hypervisor Virtualization
- Directed Hypervisor Doorbell
- Directed Ultravisor Doorbell
- Performance Monitor

External, Decrementer, Hypervisor Decrementer, Directed Privileged Doorbell, Directed Hypervisor Doorbell, Directed Ultravisor Doorbell, Hypervisor Maintenance, and Hypervisor Virtualization interrupts are maskable interrupts. Therefore, software may delay the generation of these interrupts. System Reset and Machine Check interrupts are not maskable.

"Instruction-caused" interrupts are further divided into two classes, *precise* and *imprecise*.

7.4.1 Precise Interrupt

Except for the Imprecise Mode Floating-Point Enabled Exception type Program interrupt, all instruction-caused interrupts are precise.

When the fetching or execution of an instruction causes a precise interrupt, the following conditions exist at the interrupt point.

- SRR0, HSRR0, and USRR0 addresses either the instruction causing the exception or the immediately following instruction. Which instruction is addressed can be determined from the interrupt type and status bits.
- An interrupt is generated such that all instructions preceding the instruction causing the exception appear to have completed with respect to the executing thread.
- The instruction causing the exception may appear not to have begun execution (except for causing the exception), may have been partially executed, or may have completed, depending on the interrupt type.
- 4. Architecturally, no subsequent instruction has begun execution.

7.4.2 Imprecise Interrupt

This architecture defines one imprecise interrupt, the Imprecise Mode Floating-Point Enabled Exception type Program interrupt.

When an Imprecise Mode Floating-Point Enabled Exception type Program interrupt occurs, the following conditions exist at the interrupt point.

- SRR0 addresses either the instruction causing the exception or some instruction following that instruction; see Section 7.5.9, "Program Interrupt" on page 1287.
- An interrupt is generated such that all instructions preceding the instruction addressed by SRR0 appear to have completed with respect to the executing thread.
- The instruction addressed by SRR0 may appear not to have begun execution (except, in some cases, for causing the interrupt to occur), may have been partially executed, or may have completed; see Section 7.5.9.
- 4. No instruction following the instruction addressed by SRR0 appears to have begun execution.

All Floating-Point Enabled Exception type Program interrupts are maskable using the MSR bits FE0 and FE1. Although these interrupts are maskable, they differ significantly from the other maskable interrupts in that the masking of these interrupts is usually controlled by the application program, whereas the masking of all other maskable interrupts is controlled by either the operating system or the hypervisor.

7.4.3 Interrupt Processing

Associated with each kind of interrupt is an *interrupt vector*, which contains the initial sequence of instructions that is executed when the corresponding interrupt occurs.

Interrupt processing consists of saving a small part of the thread's state in certain registers, identifying the cause of the interrupt in other registers, and continuing execution at the corresponding interrupt vector location. When an exception exists that will cause an interrupt to be generated and it has been determined that the interrupt will occur, the following actions are performed. The handling of Machine Check interrupts (see Section 7.5.2) and System Call Vectored interrupts (see Section 7.5.27) differs from the description given below in several respects.

- SRR0, HSRR0, or USRR0 is loaded with an instruction address that depends on the type of interrupt; see the specific interrupt description for details.
- Bits 33:36 and 42:47 of SRR1, HSRR1, or USRR1 are loaded with information specific to the interrupt type.
- 3. Bits 0:32, 37:41, and 48:63 of SRR1, HSRR1, or USRR1 are loaded with a copy of the corresponding bits of the MSR.
- 4. The MSR is set as shown in Figure 69 on page 1275. In particular, MSR bits IR and DR are set as specified by LPCR_{AIL} or LPCR_{HAIL} as appropriate (see Section 2.2), and MSR bit SF is set to 1, selecting 64-bit mode. The new values take effect beginning with the first instruction executed following the interrupt.
- Instruction fetch and execution resumes, using the new MSR value, at the effective address specific to the interrupt type. These effective addresses are shown in Figure 70 on page 1276. An offset may be applied to get the effective addresses, as specified by LPCR_{AIL} or LPCR_{HAIL} as appropriate (see Section 2.2).

Interrupts do not clear reservations obtained with *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, or *Iqarx*.

Programming Note

In general, when an interrupt occurs, the following instructions should be executed by the interrupt handler before dispatching a "new" program on the thread.

- stbcx., sthcx., stwcx., stdcx., or stqcx. to clear the reservation if one is outstanding, to ensure that a *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, or *Iqarx* in the interrupted program is not paired with a stbcx., sthcx., stwcx., stdcx., stqcx., or waitrsv on the "new" program.
- "eieio, tlbsync, slbsync, ptesync," to complete any outstanding translation table modification sequence and ensure that all storage accesses caused by the interrupted program will be performed with respect to another thread before the program is resumed on that other thread. (If software conventions are such that there is no possibility of a translation table modification sequence being in progress on the thread, a phwsync instruction suffices. If software conventions are also such that there is no possibility of a dcbstps or dcbfps instruction having been executed on the thread since the preceding execution of phwsync or ptesync on the thread, an hwsync suffices.)

If dispatching the "new" program includes changing the contents of LPIDR and/or PIDR, the *ptesync* or *[p]hwsync* just described can, if placed properly, also serve as the *ptesync* or *hwsync* that is part of the software synchronization requirements for *mtlpidr* and *mtpidr*, see note 20 in Chapter 13. If advantage is taken of this commonality, the stronger of the two required sync variants must be used. E.g., if the current Programming Note requires *phwsync* and note 20 requires *hwsync*, *phwsync* must be used.

- isync or rfid, to ensure that the instructions in the "new" program execute in the "new" context.
- *cpabort*, to clear state from any previous use of the Copy-Paste Facility.

Programming Note

For instruction-caused interrupts, in some cases it may be desirable for the operating system to emulate the instruction that caused the interrupt, while in other cases it may be desirable for the operating system not to emulate the instruction. The following list, while not complete, illustrates criteria by which decisions regarding emulation should be made. The list applies to general execution environments; it does not necessarily apply to special environments such as program debugging, bring-up, etc.

In general, the instruction should be emulated if:

- The interrupt is caused by a condition for which the instruction description (including related material such as the introduction to the section describing the instruction) implies that the instruction works correctly. Example: Alignment interrupt caused by *Imw* for which the storage operand is not aligned, or by *dcbz* for which the storage operand is in storage that is Write Through Required or Caching Inhibited.
- The instruction is an illegal instruction that should appear, to the program executing it, as if it were supported by the implementation. Example: A Hypervisor Emulation Assistance interrupt is caused by an instruction that has been phased out of the architecture but is still used by some programs that the operating system supports.

If the instruction is a *Storage Access* instruction, the emulation must satisfy the atomicity requirements described in Section 1.4 of Book II.

In general, the instruction should not be emulated if:

- The purpose of the instruction is to cause an interrupt. Example: System Call interrupt caused by sc.
- The interrupt is caused by a condition that is stated, in the instruction description, potentially to cause the interrupt. Example: Alignment interrupt caused by *Iwarx* for which the storage operand is not aligned.
- The program is attempting to perform a function that it should not be permitted to perform. Example: Data Storage interrupt caused by Iwz for which the storage operand is in storage that the program should not be permitted to access. (If the function is one that the program should be permitted to perform, the conditions that caused the interrupt should be corrected and the program re-dispatched such that the instruction will be re-executed. Example: Data Storage interrupt caused by Iwz for which the storage operand is in storage that the program should be permitted to access but for which there currently is no PTE that satisfies the Page Table search.)

Programming Note -

If a program modifies an instruction that it or another program will subsequently execute and the execution of the instruction causes an interrupt, the state of storage and the content of some registers may appear to be inconsistent to the interrupt handler program. For example, this could be the result of one program executing an instruction that causes a Hypervisor Emulation Assistance interrupt just before another instance of the same program stores an *Add Immediate* instruction in that storage location. To the interrupt handler code, it would appear that a hardware generated the interrupt as the result of executing a valid instruction.

Programming Note

Hardware reports system integrity problems via Machine Check and System Reset interrupts that set $SRR1_{62}$ to 0. All other interrupts that set the SRRs, including Machine Check and System Reset interrupts that do not themselves report integrity problems, copy MSR_{RI} to $SRR1_{62}$. (All interrupts that set the SRRs set MSR_{RI} to 0.) To interact correctly with this behavior, interrupt handlers for interrupts that set the SRRs should do as follows.

- In each such interrupt handler, interpret SRR1₆₂ as:
 - 0: interrupt is not recoverable
 - 1: interrupt is recoverable
- In each such interrupt handler, when enough state has been saved that another interrupt that sets the SRRs can be recovered from, set MSR_{RI} to 1.
- In each such interrupt handler, do the following (in order) just before returning.
 - 1. Set MSR_{RI} to 0.
 - Set SRR0 and SRR1 to the values to be used by *rfid*. The new value of SRR1 should have bit 62 set to 1 (which will happen naturally if SRR1 is restored to the value saved there by the interrupt, because the interrupt handler will not be executing this sequence unless the interrupt is recoverable).
 - Execute rfid.

Programming Note

Because interrupts that set the HSRRs preserve MSR_{RI} instead of setting it to 0 as is done by interrupts that set the SRRs, handlers for interrupts that set the HSRRs must prevent additional such interrupts from occurring until enough state has been saved that another such interrupt can be recovered from, and also when the HSRRs have been restored prior to executing *hrfid*. Required behavior during those intervals includes the following.

- Keep MSR_{HV PR EE}=0b100. (This state prevents many such interrupts from occurring.)
- Execute only defined instructions that are not in invalid form.
- Pin the first page of the hypervisor's Process Table
- Ensure that the PTE mapping the first page of the hypervisor's Process Table has the Reference bit set and has no other reason to cause an exception.

Similarly, because the Directed Ultravisor Doorbell interrupt preserves MSR_{RI} instead of setting it to 0, the Directed Ultravisor Doorbell interrupt handler must prevent additional such interrupts from occurring until enough state has been saved that another such interrupt can be recovered from, and also when the USRRs have been restored prior to executing *urfid*. This can be accomplished by keeping MSR_{S HV PR EE=0b1100 during those intervals.}

7.4.4 Implicit alteration of HSRR0 and HSRR1

Executing some of the more complex instructions may have the side effect of altering the contents of HSRR0 and HSRR1. The instructions listed below are guaranteed not to have this side effect. Any omission of instruction suffixes is significant; e.g., **add** is listed but **add**. is excluded.

1. Branch instructions

b[I[a], bc[I[a], bcIr[I], bcctr[I]

2. Fixed-Point Load and Store Instructions

Ibz, Ibzx, Ihz, Ihzx, Iwz, Iwzx, Id, Idx, stb, stbx, sth, sthx, stw, stwx, std, stdx

Execution of these instructions is guaranteed not to have the side effect of altering HSRR0 and HSRR1 only if the storage operand is aligned and $MSR_{HV\ DR}$ =0b10.

3. Arithmetic instructions

addi, addis, add, subf, neg

4. Compare instructions

cmpi, cmp, cmpli, cmpl

5. Logical and Extend Sign instructions

ori, oris, xori, xoris, and, or, xor, nand, nor, eqv, andc, orc, extsb, extsh, extsw

6. Rotate and Shift instructions

rldicl, rldicr, rldic, rlwinm, rldcl, rldcr, rlwnm, rldimi, rlwimi, sld, slw, srd, srw

7. Other instructions

isync

rfid, urfid

hrfid in hypervisor state

mtspr, mfspr, mtmsrd, mfmsr

Programming Note

Instructions excluded from the list include the following.

- instructions that set or use XER_{CA}
- instructions that set XER_{OV} or XER_{SO}
- andi., andis., and fixed-point instructions with Rc=1 (Fixed-point instructions with Rc=1 can be replaced by the corresponding instruction with Rc=0 followed by a Compare instruction.)
- all floating-point instructions
- mftb

These instructions, and the other excluded instructions, may be implemented with the assistance of the Hypervisor Emulation Assistance interrupt, or of implementation-specific interrupts that modify HSRR0 and HSRR1. The included instructions are guaranteed not to be implemented thus. (The included instructions are sufficiently simple as to be unlikely to need such assistance. Moreover, they are likely to be needed in interrupt handlers before HSRR0 and HSRR1 have been saved or after HSRR0 and HSRR1 have been restored.)

Similarly, fetching instructions may have the side effect of altering the contents of HSRR0 and HSRR1 unless $MSR_{HV IR} = 0b10.$

7.5 Interrupt Definitions

Figure 69 shows all the types of interrupts and the values assigned to the MSR for each. Figure 70 shows the effective address of the interrupt vector for each interrupt type. (Section 6.7.5 on page 1196 summarizes all architecturally defined uses of effective addresses, including those implied by Figure 70.)

Interrupt Type	t Type MSR Bit								
	IR	R DR	FEC	FE1	ΕE	RI	ME	HV	S
System Reset	0	0	0	0	0	0	р	1	t
Machine Check	0	0	0	0	0	0	0	1	-
Data Storage	r	r	. 0	0	0	0	-	-	-
Data Segment	r	r	. 0	0	0	0	-	-	-
Instruction Storage	r	r	. 0	0	0	0	-	-	-
Instruction Segment	r	r	. 0	0	0	0	-	-	-
External	r	r	. 0	0	0	h	-	е	-
Alignment	r	r	. 0	0	0	0	-	-	-
Program	r	r	. 0	0	0	0	-	-	-
Floating-Point Unavailable	r	r	. 0	0	0	0	-	-	-
Decrementer	r	r	. 0	0	0	0	-	-	-
Hypervisor Decrementer	r	r	. 0	0	0	-	-	1	-
Directed Privileged Doorbell	r	r	. 0	0	0	0	-	-	-
System Call	r	r	. 0	0	0	0	-	s	u
Trace	r	r	. 0	0	0	0	-	-	-
Hypervisor Data Storage	r	r	. 0	0	0	-	-	1	-
Hypervisor Instruction Storage	r	r	. 0	0	0	-	-	1	-
Hypervisor Emulation Assistance	r	r	. 0	0	0	-	-	1	-
Hypervisor Maintenance	0	0	0	0	0	-	-	1	-
Directed Hypervisor Doorbell	r	r	. 0	0	0	-	-	1	-
Hypervisor Virtualization	r	r	. 0	0	0	-	-	1	-
Performance Monitor	r	r	. 0	0	0	0	-	-	-
Vector Unavailable	r	r	. 0	0	0	0	-	-	-
VSX Unavailable	r	r	. 0	0	0	0	-	-	-
Facility Unavailable	r	r	. 0	0	0	0	-	-	-
Hypervisor Facility Unavailable	r	r	. 0	0	0	-	-	1	-
Directed Ultravisor Doorbell	0	0	0	0	0	-	-	1	1
System Call Vectored	r	r	. 0	0	-	-	-	-	-

Interrupt Type		MSR Bit			
		IR DR FE0 FE1 EE RI ME HV S			
0	bit is set to 0				
1	bit is set to 1				
-	bit is not altered				
r	for interrupts for which LPCR _{AIL} applies, if LPCR _A LPCR _{HAIL} applies, if LPCR _{HAIL} =1, set to 1; otherwis				
p	if the interrupt occurred while the thread was in po not altered	wer-saving mode, set to 1; otherwise			
е	if LPES=0, set to 1; otherwise not altered				
h	if LPES=1, set to 0; otherwise not altered				
s	if LEV=1 or LEV=2, set to 1; otherwise not altered				
t	if the interrupt caused exit from a state-losing power to 1; if the interrupt caused exit from a state-los TRL _E =0, set to 0; otherwise not altered				
u	if SMFCTRL _E =1 and LEV=2, set to 1; otherwise no	t altered			
Set	Settings for Other Bits				
D:+~	to DD and DMM are act to 0				

Bits PR and PMM are set to 0.

The TE field is set to 0b00.

FP, VEC, VSX, and bits 5 and 31 are set to 0.

If the interrupt results in $MSR_{S\;HV}$ being equal to 0b11, the LE bit is copied from the UILE bit; otherwise, if the interrupt results in $MSR_{S\;HV}$ being equal to 0b01, the LE bit is copied from the HILE bit; otherwise the LE bit is copied from the LPCR_{ILE} bit.

The SF bit is set to 1.

Reserved bits are set as if written as 0.

Figure 69. MSR setting due to interrupt

Ecc	
Effective Address ¹	Interwent Type
	Interrupt Type
000000_0100	System Reset
000000_0200	Machine Check
000000_0300	Data Storage
000000_0380	Data Segment
000000_0400	Instruction Storage
000000_0480	Instruction Segment
000000_0500	External
000000_0600	Alignment
000000_0700	Program
000000_0800	Floating-Point Unavailable
000000_0900	Decrementer
000000_0980	Hypervisor Decrementer
00000_0A00	Directed Privileged Doorbell
000000_0B00	Reserved
000000_0C00	System Call
000000_0D00	Trace
000000_0E00	Hypervisor Data Storage
000000_0E20	Hypervisor Instruction Storage
000000_0E40	Hypervisor Emulation Assistance
000000_0E60	Hypervisor Maintenance
000000_0E80	Directed Hypervisor Doorbell
000000_0EA0	Hypervisor Virtualization
000000_0EC0	Reserved
000000_0EE0	Reserved for implementa-
	tion-dependent interrupt for per-
	formance monitoring
000000_0F00	Performance Monitor
000000_0F20	Vector Unavailable
000000_0F40	VSX Unavailable
000000_0F60	Facility Unavailable
000000_0F80	Hypervisor Facility Unavailable
000000_0FA0	Directed Ultravisor Doorbell
000000_0FC0	Reserved
000000_0FFF	Reserved
000001_7000	System Call Vectored
000001_7020	System Call Vectored
000001_7FE0	System Call Vectored
000001_7FFF	(end of scv interrupt vectors)

Effective Address¹ Interrupt Type

The values in the Effective Address column are interpreted as follows.

- 00...0000_0nnn means 0x0000_0000_0000_0nnn unless the values of MSR_S HV IR DR and of LPCR_{AIL} or LPCR_{HAIL} as appropriate cause the application of an effective address offset. See the description of LPCR_{AIL} and LPCR_{HAIL} in Section 2.2 for more details.
- 0...00_0001_7nnn means 0x0000_0000_0001_7nnn unless the values of MSR_{S HV IR DR} and of LPCR_{AIL} or LPCR_{HAIL} as appropriate cause the usage of an alternate effective address. See the description of LPCR_{AIL} and LPCR_{HAIL} in Section 2.2 for details.
- Effective addresses 0x0000_0000_0000_0000 through 0x0000_0000_0000_00FF are used by software and will not be assigned as interrupt vectors.

Effective addresses 0x0000_0000_0000_0000 through 0x0000_0000_0000_00FF are used by software and will not be assigned as interrupt vectors.

Figure 70. Effective address of interrupt vector by interrupt type

Programming Note -

When address translation is disabled, use of any of the effective addresses that are shown as reserved in Figure 70 risks incompatibility with future implementations.

7.5.1 System Reset Interrupt

If a System Reset exception causes an interrupt that is not context synchronizing or causes the loss of a Machine Check exception or a Direct External exception, or if the state of the thread has been corrupted, the interrupt is not recoverable.

When the thread is in any power-saving level, a System Reset interrupt occurs when a System Reset exception exists. When the thread is in a power-saving level that was entered when PSSCR_{EC}=1, a System Reset interrupt also occurs when any of the following events occurs provided that the event is enabled to cause exit from power-saving mode (see Section 2.2). When the thread is in a power-saving level that allows the state of the LPCR to be lost, it is implementation-specific

whether the following events, when enabled, cause exit, or whether only a system-reset exception causes exit.

- External
- Decrementer
- Directed Privileged Doorbell
- Directed Hypervisor Doorbell
- Directed Ultravisor Doorbell
- Hypervisor Maintenance
- Hypervisor Virtualization exception
- Implementation-specific

SRR1 indicates the exception that caused exit from power-saving mode as specified below.

The following registers are set:

SRR0

If the interrupt did not occur when the thread was in power-saving mode, set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present; if the interrupt occurred when the thread was in a power-saving mode that was entered with PSSCR bit ESL=0, and fields RL, MTL, and PSLL set to values that do not allow state loss, set to the effective address of the instruction following the stop instruction; otherwise, set to an undefined value.

If the interrupt occurred while the thread was in power-saving mode, set to the effective address of the instruction following the **stop** instruction when **stop** is executed with PSSCR bit ESL=0 and fields RL, MTL, and PSLL set to values that do not allow state loss; otherwise, set to an undefined value.

Programming Note-

Whenever **stop** is executed in privileged non-hypervisor state, the hypervisor typically sets both PSSCR_{ESL} and PSSCR_{EC} to 0, and sets RL and MTL to values that do not cause state loss. If an interrupt causes exit to power-saving mode (either because the interrupt was a System Reset or Machine Check interrupt or MSR_{EE}=1), then SRR0 for that interrupt contains the effective address of the instruction immediately following **stop**.

33 Implementation-dependent.

34:36 Set to 0.

42:45

If the interrupt did not occur when the thread was in power-saving mode, set to an implementation-specific value. If the interrupt occurred when the thread was in power-saving mode, set to indicate the exception that caused exit from power-saving mode as shown below:

SRR1 _{42:45}	Exception
0000	Reserved
0001	Directed Ultravisor Doorbell
0010	Implementation specific
0011	Directed Hypervisor Doorbell
0100	System Reset
0101	Directed Privlgd Doorbell
0110	Decrementer
0111	Reserved
1000	External
1001	Hypervisor Virtualization
1010	Hypervisor Maintenance
1011	Reserved
1100	Implementation specific
1101	Reserved
1110	Implementation specific
1111	Reserved

If multiple events that cause exit from power-saving mode exist, the event reported is the exception corresponding to the interrupt that would have occurred if the same conditions existed and the thread was not in power-saving mode.

- 46:47 Set to indicate whether the interrupt occurred when the thread was in power-saving mode and, if so, the extent to which resource state was maintained while the thread was in power-saving mode, as follows:
 - On The interrupt did not occur when the thread was in power-saving mode.
 - O1 The interrupt occurred when the thread was in power-saving mode. The state of all resources was maintained as if the thread was not in power-saving mode.

SRR1

The interrupt occurred when the thread was in power-saving mode. The state of some resources was not maintained, but the state of all hypervisor resources, including the DEC, HDEC, TB, PURR, SPURR, and VTB, was maintained as if the thread was not in power-saving mode and the state of all other resources is such that the hypervisor can resume execution. (See Section 2.6 for the list of hypervisor resources.)

11 The interrupt occurred when the thread was in power-saving mode. The state of some resources was not maintained, and the state of some hypervisor resources was not maintained or the state of some resources is such that the hypervisor cannot resume execution.

Programming Note -

Although the resources that are maintained in power-saving levels that allow of state are implementation-dependent, the hypervisor can avoid implementation-dependence in the portion of the System Reset and Machine Check interrupt handlers that recover from having been in power-saving mode by using the contents of SRR146:47, to determine what state to restore. (To avoid implementation-dependence, the hypervisor must assume that only the resources indicated in SRR146:47 have been preserved.

If the interrupt did not occur while the thread was in a power-saving level that was entered when PSSCR_{EC}=1, loaded from bit 62 of the MSR if the thread is in a recoverable state; otherwise set to 0. If the interrupt occurred while the thread was in a power-saving level that was entered when PSSCR_{EC}=1, set to 1 if the thread is in a recoverable state; otherwise set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

In addition, if the interrupt occurs when the thread is in a power-saving level that was entered when PSS-CR_{EC}=1 and is caused by an exception other than a System Reset exception, all other registers, except HSRR0 and HSRR1, that would be set by the corresponding interrupt if the exception occurred when the

thread was not in power-saving mode are set by the System Reset interrupt, and are set to the values to which they would be set if the exception occurred when the thread was not in power-saving mode.

Execution resumes at effective address 0x0000 0000 0000 0100.

The means for software to distinguish between power-on Reset and other types of System Reset are implementation-dependent.

7.5.2 Machine Check Interrupt

The causes of Machine Check interrupts are implementation-dependent. For example, a Machine Check interrupt may be caused by a reference to a storage location that contains an uncorrectable error or does not exist (see Section 6.6), or by an error in the storage subsystem. In some cases, processor designers may choose to present what would normally be considered a storage exception, and reported as an [H]DSI or [H]ISI, as a Machine Check interrupt instead, often because of the perceived severity of the programming error or the difficulty of the verification and testing associated with reporting the error as an [H]DSI or [H]ISI. If the decision to report the exception as a Machine Check interrupt is made when the scenario is first added to the architecture, the exception may never be documented in a storage interrupt description. One such case is an attempt to access control memory as anything other than an operand of copy or paste.

When the thread is not in power-saving mode, Machine Check interrupts are enabled when $MSR_{ME}=1$; if $MSR_{ME}=0$ and a Machine Check exception occurs, the thread enters the Checkstop state. When the thread is in a power-saving level that does not allow loss of hypervisor state, Machine Check interrupts are treated as enabled when $LPCR_{51}=1$ and cannot occur when $LPCR_{51}=0$. When the thread is in a power-saving level that allows loss of hypervisor state, it is implementation-specific whether Machine Check interrupts are treated as enabled $LPCR_{51}=1$ or if they cannot occur. If a Machine Check exception occurs while the thread is in power-saving mode and the Machine Check exception is not enabled to cause exit from power-saving mode, the result is implementation specific.

The Checkstop state may also be entered if an access is attempted to a storage location that does not exist (see Section 6.6), or if an implementation-dependent hardware error occurs that prevents continued operation.

Disabled Machine Check (Checkstop State)

When a thread is in Checkstop state, instruction processing is suspended and generally cannot be restarted without resetting the thread. Some implementations may preserve some or all of the internal state of the thread when entering Checkstop state, so that the

state can be analyzed as an aid in problem determination.

Enabled Machine Check

If a Machine Check exception causes an interrupt that is not context synchronizing or causes the loss of a Direct External exception, or if the state of the thread has been corrupted, the interrupt is not recoverable.

The following registers are set:

SRR0

If the interrupt occurred when the thread was not in a power-saving mode, or was in a power-saving mode that was entered with PSSCR bit ESL=0, and fields RL, MTL, and PSLL set to values that do not allow state loss, set on a "best effort" basis to the effective address of some instruction that was executing or was about to be executed when the Machine Check exception occurred; otherwise set to an undefined value.

SRR1

If SRR0 is set to the effective address of an instruction for which the instruction length can easily be reported, set to 0 if the instruction is a word instruction and to 1 if the instruction is a prefixed instruction; oth-

46:47 Set to indicate whether the interrupt occurred when the thread was in power-saving mode and, if so, the extent to which resource state was maintained while the thread was in power-saving mode, as follows.

erwise set to an undefined value.

- 00 The interrupt did not occur when the thread was in power-saving mode.
- O1 The interrupt occurred when the thread was in power-saving mode. The state of all resources was maintained as if the thread was not in power-saving mode.
- The interrupt occurred when the thread was in power-saving mode. The state of some resources was not maintained, but the state of all hypervisor resources, including the DEC, HDEC, TB, PURR, SPURR, and VTB, was maintained as if the thread was not in power-saving mode and the state of all other resources is such that the hypervisor can resume execution. (See Section 2.6 for the list of hypervisor resources.)

11 The interrupt occurred when the thread was in power-saving mode. The state of some resources was not maintained, and the state of some hypervisor resources was not maintained or the state of some resources is such that the hypervisor cannot resume execution.

Programming Note -

Although the resources that are maintained in power-saving mode (except when all resources are maintained) are implementation-dependent, the hypervisor can avoid implementation-dependence in the portion of the System Reset and Machine Check interrupt handlers that recover from having been in power-saving mode by using the contents of SRR146:47, to determine what state to restore. (To avoid implementation-dependence in the portion of the hypervisor that enters power-saving mode, the hypervisor must use the specification of the four instructions to determine what state to save.)

If the interrupt did not occur while the thread was in a power-saving level that was entered when PSSCR_{EC}=1, loaded from bit 62 of the MSR if the thread is in a recoverable state; otherwise set to 0. If the interrupt occurred while the thread was in a power-saving level that was entered when PSSCR_{EC}=1, set to 1 if the thread is in a recoverable state; otherwise set to 0.

Others Set to an implementation-dependent value.

MSR See Figure 69.

DSISR Set to an implementation-dependent value.

DAR Set to an implementation-dependent value.

ASDR Set to an implementation-dependent value.

Execution resumes at effective address 0x0000 0000 0000 0200.

A Machine Check interrupt caused by the existence of multiple SLB entries or TLB entries (or similar entries in implementation-specific translation caches) which translate a given effective or virtual address (see Sections 6.7.8.2 and 6.7.9.2.) must occur while still in the context of the partition that caused it. The interrupt must be presented in a way that permits continuing execution, with damage limited to the causing partition. Treating the exception as instruction-caused will achieve these requirements.

- Programming Note

If a Machine Check interrupt is caused by an error in the storage subsystem, the storage subsystem may return incorrect data, which may be placed into registers. This corruption of register contents may occur even if the interrupt is recoverable.

7.5.3 Data Storage Interrupt (DSI)

A Data Storage interrupt occurs when no higher priority exception exists and a data access cannot be performed for any of the reasons listed below, under the conditions described immediately below.

In general, a Data Storage interrupt can occur only under the following conditions.

- The value of the expression (MSR_{HV PR}=0b10) & (MSR_{DR}=0) is 1.
- HR=0, MSR_{DR}=1, and the value of the expression (MSR_{HV PR}=0b10) | ¬VPM is 1.
- HR=1, MSR_{DR}=1, and either of the following prevents the data access from being performed.
 - process-scoped translation
 - partition-scoped translation for the Process Table Entry when effLPID=0

The exceptions to the preceding general statement are as follows.

- If HR=0 and MSR_{HV PR}≠0b10, a security violation in accessing the PTEG during address translation causes a Hypervisor Data Storage interrupt regardless of the rest of the translation state.
- If HR=0, MSR_{DR}=1, and an invalid Process Table Entry stops the translation process, a Data Storage interrupt occurs regardless of the rest of the translation state. (This can happen only when UPRT=1, the needed translation is not found in the SLB, and either MSR_{HV}=0 or LPID=0.)
- If HR=0, MSR_{HV PR}≠0b10, MSR_{DR}=1, VPM=0, and LPCR_{KBV}=1, a Virtual Page Class Key Storage Protection exception causes a Hypervisor Data Storage interrupt instead of a Data Storage interrupt, as described in more detail below.
- If HR=1, MSR_{HV PR}=0b10, and MSR_{DR}=1, an attempt to execute a Fixed-Point Load or Store Caching Inhibited instruction causes a Data Storage interrupt regardless of the rest of the translation state.
- If HR=1, MSR_{DR}=1, effLPID=0, and either (a) an unsupported radix tree configuration is found in the Partition Table Entry, or (b) the effective address of the Process Table Entry cannot be translated to a host real address because no valid PTE is found that translates the effective address, a Hypervisor Data Storage interrupt occurs regardless of the rest of the translation state.

- If HR=1 and either MSR_{HV PR}≠0b10 or MSR_{DR}=1, any of the following causes a Data Storage interrupt regardless of the rest of the translation state.
 - a Data Address Watchpoint match
 - an attempt to execute an AMO with a reserved function code
 - an attempt to copy from control memory, or to paste to control memory that is not properly configured

Under the conditions described above, a Data Storage interrupt may occur for any of the following reasons.

- The effective or virtual address of any byte of the storage location specified by a Load or Store instruction, or by an instruction that is treated as a Load or Store other than a Cache Block Touch instruction, cannot be translated to a host real address (HR=0; or HR=1 and effLPID=0) or to a guest real address (HR=1 and effLPID≠0) because no valid PTE was found that translates the effective or virtual address.
- HR=0 and either (a) the virtual address of the Process Table Entry or Segment Table Entry Group cannot be translated because no valid PTE was found that translates the virtual address, or (b) the Process Table Entry is invalid.
- HR=1 and a Reference or Change bit update cannot be performed atomically in the process-scoped PTE, or in the partition-scoped PTE if effLPID=0.
- The effective address specified by a Iq, stq, Iwat, Idat, Ibarx, Iharx, Iwarx, Idarx, Iqarx, stwat, stdat, stbcx., sthcx., stwcx., stdcx., or stqcx. instruction refers to storage that is Write Through Required or Caching Inhibited; or the effective address specified by a copy or paste. instruction refers to storage that is Caching Inhibited; or the effective address specified by a Iwat, Idat, stwat, or stdat instruction refers to storage that is Guarded.

Programming Note

When nested Radix Tree translation is used to translate the effective address, these combinations of instruction and storage control attribute never cause a Hypervisor Data Storage interrupt (see Section 6.7.10.3).

- Control memory is specified as the source of a copy instruction or an attempt is made to paste to control memory that is not properly configured.
- The access violates Basic Storage Protection.
- The access violates Virtual Page Class Key Storage Protection.
- The access violates Radix Tree Translation Storage Protection.
- The access violates Secure Memory Protection.

Programming Note

A storage protection violation may be for the data access or for an associated implicit access to a table entry, other than the PATE, during address translation or when updating Reference and Change bits. ("Table entry" here includes STEGs, PTEGs, and PDEs. For data and table entries for which the host real address is not the result of address translation, the only possible storage protection violation is a Secure Memory Protection violation.) Note that when nested Radix Tree Translation is being performed, a violation of Radix Tree Translation Storage Protection causes a DSI when the process-scoped access authority does not permit the access, regardless of whether the partition-scoped access authority

 The process- and partition-scoped page attributes (ATT values) conflict.

Programming Note

The only case of such conflict is the attribute mismatch in which the process-scoped PTE specifies I=0 and the partition-scoped PTE specifies I=1.

- An unsupported radix tree configuration is found in the Process Table Entry, in the process-scoped tables, or, if effLPID=0, in the partition-scoped tables. (Note that this condition may not be detected until the associated values are about to cause a functional problem for the processor.)
- A Data Address Watchpoint match occurs.
- An attempt is made to execute a Load Atomic or Store Atomic instruction with a reserved function code.
- An attempt is made to execute a Fixed-Point Load or Store Caching Inhibited instruction with MSR_{DR}=1 or specifying a storage location that is specified by the Hypervisor Real Mode Storage Control facility to be treated as non-Guarded.

Programming Note

A Load Atomic or Store Atomic instruction containing a reserved function code (see Figures 3 and 4 in Book II) is an invalid form of the instruction. Attempting to execute such a Load Atomic or Store Atomic instruction causes a DSI (or HDSI), rather than causing a Hypervisor Emulation Assistance interrupt or vielding boundedly undefined results, to permit the function code to be handled entirely by the memory agent, thereby facilitating the definition of additional function codes in the future if that proves desirable. Consistent with the usual handling of invalid instruction forms, this instance of [H]DSI occurs very early in the execution of the instruction, with the result that [hypervisor] data storage exceptions associated with computing and translating the EA do not occur and Reference and Change bits are not updated.

If a *stbcx.*, *sthcx.*, *stwcx.*, *stdcx.*, or *stqcx.* would not perform its store in the absence of a Data Storage interrupt, and either (a) the specified effective address refers to storage that is Write Through Required or Caching Inhibited, or (b) a non-conditional *Store* to the specified effective address would cause a Data Storage interrupt, it is implementation-dependent whether a Data Storage interrupt occurs.

If the XER specifies a length of zero for an indexed *Move Assist* instruction, a Data Storage interrupt does not occur.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt.

SRR1

- 33 Set to 0.
- 34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.
- **35:36** Set to 0.
- 42:47 Set to 0.
- Others Loaded from the MSR.

MSR See Figure 69.

DSISR

- **32** Set to 0.
- 33 Set to 1 if the translation for an attempted access is not found in the Page Table; otherwise set to 0..
- 34 Set to 1 if the process- and partition-scoped page attributes conflict; otherwise set to 0.
- **35** Set to 0.
- 36 Set to 1 if the access is not permitted by Figure 47 or the Privilege, Read, or Read/ Write bits in Figure 48 as appropriate; otherwise set to 0.

- 37 Set to 1 if the access is due to a *Iq*, *stq*, *Iwat*, *Idat*, *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, *Iqarx*, *stwat*, *stdat*, *stbcx.*, *sthcx.*, *stwcx.*, *stdcx.*, or *stqcx.* instruction that addresses storage that is Write Through Required or Caching Inhibited; or if the access is due to a *copy* or *paste.* instruction that addresses storage that is Caching Inhibited; or if the access is due to a *Iwat*, *Idat*, *stwat*, or *stdat* instruction that addresses storage that is Guarded; otherwise set to 0.
- 38 Set to 1 for an explicit access for a *Store*, *dcbz*, or *Load/Store Atomic* instruction; set to 1 when an implicit update of the Change bit in the process-scoped PTE fails; otherwise set to 0.
- **39:40** Set to 0.
- 41 Set to 1 if a Data Address Watchpoint match occurs; otherwise set to 0.
- Set to 1 if the access is not permitted by Virtual Page Class Key Protection; otherwise set to 0.
- Set to 1 if the access is not permitted by Secure Memory Protection; otherwise set to 0.
- Set to 1 if an unsupported radix tree configuration is found during the translation process; otherwise set to 0.
- 45 Set to 1 if an attempt to atomically set a Reference or Change bit fails; otherwise set to 0.

Programming Note

The number of attempts hardware makes to atomically set Reference and Change bits before triggering this exception is implementation dependent. For example, the POWER9 processor makes no attempt. Software may still support the atomic update programming model to get performance benefits such as those described in Section 6.7.12.

- Set to 1 if the address of the appropriate Process Table Entry or Segment Table Entry Group cannot be translated, or the Process Table Entry is invalid.
- **47:59** Set to 0.
- 60 Set to 1 if control memory is specified as the source of a *copy* instruction or an attempt is made to paste to control memory that is not properly configured; otherwise set to 0. These exceptions are presented differently from most instruction-caused exceptions. See Section 4.4, "Copy-Paste Facility", in Book II for details. Additional information may be retained by the platform

- if the control memory is not properly configured.
- 61 Set to 1 if an attempt is made to execute a Load Atomic or Store Atomic instruction specifying a reserved function code; otherwise set to 0.
- Set to 1 if an attempt is made to execute a Fixed-Point Load or Store Caching Inhibited instruction with MSR_{DR}=1 or specifying a storage location that is specified by the Hypervisor Real Mode Storage Control facility to be treated as non-Guarded.
- 63 Set to 0.

DAR

- Set to the effective address of a storage element, or undefined, as described in the following list. The list should be read from the top down; the DAR is set as described by the first item that corresponds to an exception that is reported in the DSISR. For example, if a *Load Word* instruction causes a storage protection violation and a Data Address Watchpoint match (and both are reported in the DSISR), the DAR is set to the effective address of a byte in the first aligned doubleword for which access was attempted in the page that caused the exception.
 - undefined, for Load Atomic or Store Atomic instruction specifying a reserved function code
 - undefined, when DSISR₆₀=1
 - a Data Storage exception occurs for reasons other than a Data Address Watchpoint match
 - a byte in the block that caused the exception, for a Cache Management instruction
 - a byte in the first aligned doubleword for which access was attempted in the page that caused the exception, for a *Load* or *Store* instruction or an instruction that is treated as a *Load* or *Store* ("first" refers to address order: see Section 7.7).
 - the first byte of overlap between the operand and the matching watched range, for a Data Address Watchpoint match

For the cases in which the DAR is specified above to be set to a defined value, if the interrupt occurs in 32-bit mode the high-order 32 bits of the DAR are set to 0.

If a Data Storage exception occurs due to an attempt to execute a *Fixed-Point Load or Store Caching Inhibited instruction* when MSR_{DR}=1 or a *Load Atomic* or *Store Atomic* instruction with a reserved function code, the

only exception bit that is set in the DSISR is bit 62 or 61 respectively and the remainder of this paragraph does not apply. Otherwise, if multiple Data Storage exceptions occur for a given effective address, any one or more of the bits corresponding to these exceptions may be set to 1 in the DSISR. However, if one or more Data Storage exceptions are to be reported together with a VirtualPage Class Key Storage Protection exception that occurs when the thread is not in hypervisor state (MSR_{HV PR}≠0b10), LPCR_{KBV}=1, and Virtualized Partition Memory is disabled by VPM=0, an HDSI results, and all of the exceptions are reported in the HDSISR.

Execution resumes at effective address 0x0000_0000_0000_0300, possibly offset as specified in Figure 70.

7.5.4 Data Segment Interrupt

For Paravirtualized HPT Translation, a Data Segment interrupt occurs when no higher priority exception exists and a data access cannot be performed because data address translation is enabled and the effective address of any byte of the storage location specified by a Load or Store instruction, or by an instruction that is treated as a Load or Store other than a Cache Block Touch instruction, cannot be translated to a virtual address because the SLB search fails and, if UPRT=1, the Segment Table search fails after the STEG has been accessed.

For Radix Tree Translation, a Data Segment interrupt occurs when no higher priority exception exists and a data access cannot be performed because for the effective address specified by a *Load* or *Store* instruction, or by an instruction that is treated as a *Load* or *Store* other than a *Cache Block Touch* instruction, one of the following conditions is satisfied.

- Data address translation is enabled and EA_{0:1}=0b01 or 0b10 when MSR_{HV PR} ≠ 0b10.
- Data address translation is enabled and EA_{0:1}=0b11 when MSR_{PR}=1.
- Data address translation is enabled and EA_{0:1}=0b00 when MSR_{HV PR}=0b10 and LPIDR≠0.
- EA_{2:63} is outside the range translated by the appropriate Radix Tree.

If a **stbcx.**, **sthcx.**, **stwcx.**, **stdcx.**, or **stqcx.** would not perform its store in the absence of a Data Segment interrupt and a non-conditional *Store* to the specified effective address would cause a Data Segment interrupt, it is implementation-dependent whether a Data Segment interrupt occurs.

If the XER specifies a length of zero for an indexed *Move Assist* instruction, a Data Segment interrupt does not occur.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt. SRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69.

DSISR Set to an undefined value.

DAR Set to the effective address of a storage element as described in the following list.

- a byte in the block that caused the exception, for a Cache Management instruction
- a byte in the first aligned doubleword for which access was attempted in the segment that caused the exception, for a Load or Store instruction, or for an instruction that is treated as a Load or Store other than a Cache Management instruction ("first" refers to address order: see Section 7.7).

If the interrupt occurs in 32-bit mode the high-order 32 bits of the DAR are set to 0.

Execution resumes at effective address 0x0000_0000_0000_0380, possibly offset as specified in Figure 70.

Programming Note

A Data Segment interrupt occurs if MSR_{DR}=1 and the translation of the effective address of any byte of the specified storage location is not found in the SLB (or in any implementation-specific address translation lookaside information).

7.5.5 Instruction Storage Interrupt (ISI)

An Instruction Storage interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot be fetched for any of the reasons listed below, under the conditions described immediately below.

In general, an Instruction Storage interrupt can occur only under the following conditions.

- The value of the expression (MSR_{HV PR}=0b10) & (MSR_{IR}=0) is 1.
- HR=0, MSR_{IR}=1, and the value of the expression (MSR_{HV PR}=0b10) | ¬VPM

- HR=1, MSR_{IR}=1, and either of the following prevents the next instruction to be executed from being fetched.
 - process-scoped translation
 - partition-scoped translation for the Process Table Entry when effLPID=0

The exceptions to the preceding general statement are as follows.

- If HR=0 and MSR_{HV PR}≠0b10, a security violation in accessing the PTEG during address translation causes a Hypervisor Instruction Storage interrupt regardless of the rest of the translation state.
- If HR=0, MSR_{IR}=1, and an invalid Process Table Entry stops the translation process, an Instruction Storage interrupt occurs regardless of the rest of the translation state. (This can happen only when UPRT=1, the needed translation is not found in the SLB, and either MSR_{HV}=0 or LPID=0.)
- If HR=1, MSR_{IR}=1, effLPID=0, and either (a) an unsupported radix tree configuration is found in the Partition Table Entry, or (b) the effective address of the Process Table Entry cannot be translated to a host real address because no valid PTE is found that translates the effective address, a Hypervisor Instruction Storage interrupt occurs regardless of the rest of the translation state.
- If the instruction is a prefixed instruction and is in storage that is Caching Inhibited, attempting to fetch it causes an Instruction Storage interrupt regardless of the rest of the translation state.

Under the conditions described above, an Instruction Storage interrupt may occur for any of the following reasons.

- The effective or virtual address of the next instruction to be executed cannot be translated to a host real address (HR=0; or HR=1 and effLPID=0) or to a guest real address (HR=1 and effLPID≠0) because no valid PTE was found that translates the effective or virtual address.
- HR=0 and either (a) the virtual address of the Process Table Entry or Segment Table Entry Group cannot be translated because no valid PTE was found that translates the virtual address, or (b) the Process Table Entry is invalid.
- HR=1 and a Reference bit update cannot be performed atomically in the process-scoped PTE, or in the partition-scoped PTE if effLPID=0.
- The instruction is a prefixed instruction and is in storage that is Caching Inhibited.
- The access violates Basic Storage Protection.
- The access violates Virtual Page Class Key Storage Protection.
- The access violates Radix Tree Translation Storage Protection.
- The access violates Secure Memory Protection.

- Programming Note

A storage protection violation may be for the instruction fetch or for an associated implicit access to a table entry, other than the PATE, during address translation or when updating Reference bits. ("Table entry" here includes STEGs, PTEGs, and PDEs. For instructions and table entries for which the host real address is not the result of address translation, the only possible storage protection violation is a Secure Memory Protection violation.) Note that when nested Radix Tree Translation is being performed, a violation of Radix Tree Translation Storage Protection causes an ISI when the process-scoped access authority does not permit the access, regardless of whether the partition-scoped access authority

 The process- and partition-scoped page attributes (ATT values) conflict.

Programming Note

The only case of such conflict is the attribute mismatch in which the process-scoped PTE specifies I=0 and the partition-scoped PTE specifies I=1.

■ An unsupported radix tree configuration is found in the Process Table Entry, in the process-scoped tables, or, if effLPID=0, in the partition-scoped tables. (Note that this condition may not be detected until the associated values are about to cause a functional problem for the processor.)

The following registers are set:

SRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, SRR0 is set to the branch target address).

SRR1

- Set to 1 if the translation for an attempted access is not found in the Page Table; otherwise set to 0.
- 34 Set to 1 if the process- and partition-scoped page attributes conflict; otherwise set to 0.
- 35 Set to 1 if the access is to No-execute (as indicated by the N bit in the Segment Table Entry or the N bit in the HPT PTE or the Execute and Privilege bits in the EAA field of the Radix PTE and IAMR key 0) or Guarded storage, or is to Caching Inhibited storage and is for a prefixed instruction; otherwise set to 0.
- 36 Set to 1 if the access is not permitted by Figure 47 or the Privilege or Execute bits in

Figure 48 as appropriate; otherwise set to 0

- Set to 1 if the access is not permitted by Virtual Page Class Key Protection; otherwise set to 0.
- Set to 1 if the access is not permitted by Secure Memory Protection; otherwise set to 0.
- 44 Set to 1 if an unsupported radix tree configuration is found during the translation process; otherwise set to 0.
- 45 Set to 1 if an attempt to atomically set a Reference bit fails; otherwise set to 0.

Programming Note

The number of attempts hardware makes to atomically set Reference and Change bits before triggering this exception is implementation dependent. For example, the POWER9 processor makes no attempt. Software may still support the atomic update programming model to get performance benefits such as those described in Section 6.7.12.

46 Set to 1 if the address of the appropriate Process Table Entry or Segment Table Entry Group cannot be translated, or the Process Table Entry is invalid.

47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69.

If multiple Instruction Storage exceptions occur due to attempting to fetch a single instruction, any one or more of the bits corresponding to these exceptions may be set to 1 in SRR1.

Execution resumes at effective address 0x0000_0000_0000_0400, possibly offset as specified in Figure 70.

7.5.6 Instruction Segment Interrupt

For Paravirtualized HPT Translation, an Instruction Segment interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot be fetched because instruction address translation is enabled and the effective address cannot be translated to a virtual address because the SLB search fails and, if UPRT=1, the Segment Table search fails after the STEG has been accessed.

For Radix Tree Translation, an Instruction Segment interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot

be fetched because one of the following conditions is satisfied.

- Instruction address translation is enabled and $EA_{0.1}$ =0b01 or 0b10 when MSR_{HV PR} ≠ 0b10.
- Instruction address translation is enabled and EA_{0:1}=0b11 when MSR_{PR}=1.
- Instruction address translation is enabled and EA_{0:1}=0b00 when MSR_{HV PR}=0b10 and LPIDR≠0.
- EA_{2:63} is outside the range translated by the appropriate Radix Tree.

The following registers are set:

SRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, SRR0 is set to the branch target address).

SRR1

33:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0480, possibly offset as specified in Figure 70.

Programming Note -

An Instruction Segment interrupt occurs if $MSR_{IR}=1$ and the translation of the effective address of the next instruction to be executed is not found in the SLB (or in any implementation-specific address translation lookaside information).

7.5.7 External Interrupt

An External interrupt is classified as being either a Direct External interrupt or a Mediated External interrupt. Throughout this Book, usage of the phrase "External interrupt', without further classification, refers to both a Direct External interrupt and a Mediated External interrupt.

7.5.7.1 Direct External Interrupt

A Direct External interrupt occurs when no higher priority exception exists, a Direct External exception exists, and the value of the expression

 $MSR_{EE} \& \neg (MSR_{HV} \& \neg MSR_{PR} \& LPCR_{HEIC}) | (\neg (LPES) \& (\neg (MSR_{HV}) | MSR_{PR}))$

is one. The occurrence of the interrupt does not cause the exception to cease to exist.

Programming Note

When HEIC=1, Direct External exceptions will not result in external interrupts when the processor is in hypervisor state even if MSR_{FF}=1. This enables the Hypervisor Virtualization interrupt handler to prevent External interrupts from occurring during the Hypervisor Virtualization interrupt handler.

When LPES=0, the following registers are set:

HSRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were pres-

HSRR1

33:36 Set to 0. 42:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

When LPES=1, the following registers are set:

SRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were pres-

SRR1

33:36 Set to 0. 42:47 Set to 0.

Loaded from the MSR. Others

MSR See Figure 69 on page 1275.

Execution effective address resumes at 0x0000_0000_0000_0500, possibly offset as specified in Figure 70.

Programming Note —

Because the value of MSR_{EE} is always 1 when the thread is in problem state, the simpler expression

MSR_{EE} & ¬(MSR_{HV} & ¬MSR_{PR} & LPCR_{HEIC}) | ¬(LPES | MSR_{HV})

is equivalent to the expression given above.

Programming Note

The Direct External exception has the same meaning as the External exception in versions of the architecture prior to Version 2.05.

7.5.7.2 Mediated External Interrupt

A Mediated External interrupt occurs when no higher priority exception exists, a Mediated External exception exists (see the definition of LPCR_{MER} in Section 2.2), and the value of the expression

 $MSR_{EE} \& (\neg (MSR_{HV}) | MSR_{PR})$

is one. The occurrence of the interrupt does not cause the exception to cease to exist.

When LPES=0, the following registers are set:

HSRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present.

HSRR1

33:36 Set to 0. 42 Set to 1. 43:47

Set to 0. Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

When LPES=1, the following registers are set:

SRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were pres-

SRR1

33:36 Set to 0. 42:47 Set to 0.

Loaded from the MSR. Others

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0500, possibly offset as specified in Figure 70.

7.5.8 Alignment Interrupt

Most causes of Alignment interrupt involve storage operands, and many of those causes involve the alignment thereof. Storage operand alignment is defined in Section 1.10.1 of Book I. Another cause of Alignment interrupt is attempt to execute a prefixed instruction that crosses a 64-byte address boundary.

An Alignment interrupt occurs when no higher priority exception exists and an attempt is made to execute an instruction in a manner that is required, by the instruction description, to cause an Alignment interrupt, or to execute a prefixed instruction that crosses a 64-byte boundary. These cases are as follows.

- A Load/Store Multiple instruction that is executed in Little-Endian mode
- A Move Assist instruction that is executed in Little-Endian mode, unless the string length is zero
- A copy, paste., Iwat, Idat, Iharx, Iwarx, Idarx, Igarx, stwat, stdat, sthcx., stwcx., stdcx., or stgcx., hashst, hashchk, hashstp or hashchkp instruction that has an unaligned storage operand, unless execution of the instruction yields boundedly undefined results

- The operand(s) of a *Load Atomic* or *Store Atomic* instruction cross(es) a 32-byte boundary.
- A prefixed instruction that is at an effective address equal to 60 modulo 64.

An Alignment interrupt may occur when no higher priority exception exists and a data access cannot be performed for any of the following reasons.

- The storage operand of Ifdp, Ifdpx, stfdp, stfdpx, Ixsihzx, or stxsihx is unaligned.
- The storage operand of *Iq* or *stq* is unaligned.
- The storage operand of a Floating-Point Storage Access or VSX Storage Access instruction other than Ifdp, Ifdpx, stfdp, stfdpx, Ixsihzx, Ixsibzx, stxsihx, or stxsibx is not word-aligned.
- The storage operand of a *Load/Store Multiple* instruction is not aligned and the thread is in Big-Endian mode.
- The storage operand of a Load/Store Multiple, Ifdp, Ifdpx, IxvI, IxvII, stfdp, stfdpx, stxvI, stxvII, or dcbz instruction is in storage that is Write Through Required or Caching Inhibited. The storage operand of a Move Assist instruction is in storage that is Write Through Required or Caching Inhibited and has length greater than zero.
- The storage operand of a Load or Store instruction is unaligned and is in storage that is Write Through Required or Caching Inhibited.
- The storage operand of a *Storage Access* instruction crosses a segment boundary, or crosses a boundary between virtual pages that have different storage control attributes.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt.

SRR1

DAR

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35 Set to 1 if the instruction that caused the interrupt is a prefixed instruction that is at an effective address equal to 60 modulo 64; otherwise set to 0.

36 Set to 0. 42:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69.

Set to the effective address computed by the instruction, unless the instruction is a prefixed instruction at an effective address equal to 60 modulo 64, in which case set to an undefined value except as described in the next sentence. If the interrupt occurs in 32-bit mode the high-order 32 bits of the DAR are set to 0.

Execution resumes at effective address 0x0000_0000_0000_0600, possibly offset as specified in Figure 70.

Programming Note-

If an Alignment interrupt occurs for a case in the second bulleted list above, the Alignment interrupt handler should emulate the instruction. The emulation must satisfy the atomicity requirements described in Section 1.4 of Book II.

If an Alignment interrupt occurs for a case in the first bulleted list above, the Alignment interrupt handler must not attempt to emulate the instruction, but instead should treat the instruction as a programming error.

7.5.9 Program Interrupt

A Program interrupt occurs when no higher priority exception exists and one of the following exceptions arises during execution of an instruction:

Floating-Point Enabled Exception

A Floating-Point Enabled Exception type Program interrupt is generated when the value of the expression

is 1. FPSCR_{FEX} is set to 1 by the execution of a floating-point instruction that causes an enabled exception, including the case of a *Move To FPSCR* instruction that causes an exception bit and the corresponding enable bit both to be 1.

Privileged Instruction

The following applies if the instruction is executed when $MSR_{PR} = 1$.

A Privileged Instruction type Program interrupt is generated when execution is attempted of a privileged instruction, or of an mtspr or mfspr instruction with an SPR field that contains a value having spr_0 =1.

The following applies if the instruction is executed when $MSR_{HV\ PR} = 0b00$ and $LPCR_{EVIRT} = 0$.

A Privileged Instruction type Program interrupt is generated when execution is attempted of a hypervisor privileged instruction, or of an *mtspr* or *mfspr* instruction that specifies an SPR that is hypervisor privileged for the operation or that specifies PTCR, DAWRN, DAWRXN, or CIABR when those SPRs are ultravisor privileged for the operation.

The following applies if the instruction is executed when $MSR_{HV\ PR}$ = 0b00 or when $MSR_{S\ HV\ PR}$ = 0b010.

A Privileged Instruction type Program interrupt is generated when execution is attempted of an ultravisor privileged instruction, or of an *mtspr* or *mfspr* instruction that specifies an SPR, other than PTCR, DAWRN, DAWRXN, and CIABR, that is ultravisor privileged for the operation.

Programming Note –

These are the only cases in which a Privileged Instruction type Program interrupt can be generated when MSR_{PR}=0. They can be distinguished from other causes of Privileged Instruction type Program interrupts by examining SRR1₄₉ (the bit in which MSR_{PR} was saved by the interrupt).

Trap

A Trap type Program interrupt is generated when any of the conditions specified in a *Trap* instruction is met, or when the two values compared by a *hashchk* or *hashchkp* instruction are unequal.

The following registers are set:

SRR0 For all Program interrupts except a Floating-Point Enabled Exception type Program interrupt, set to the effective address of the instruction that caused the corresponding exception.

For a Floating-Point Enabled Exception type Program interrupt, set as described in the following list.

 If MSR_{FE0} FE1 = 0b00, FPSCR_{FEX} = 1, and an instruction is executed that changes MSR_{FE0} FE1 to a nonzero value, set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present.

Programming Note -

Recall that all instructions that can alter MSR_{FE0 FE1} are context synchronizing, and therefore are not initiated until all preceding instructions have reported all exceptions they will cause.

- If MSR_{FE0 FE1} = 0b11, set to the effective address of the instruction that caused the Floating-Point Enabled Exception.
- If MSR_{FE0 FE1} = 0b01 or 0b10, set to the effective address of the first instruction that caused a Floating-Point Enabled Exception since the most recent time

FPSCR_{FEX} was changed from 1 to 0 or of some subsequent instruction.

Programming Note -

If SRR0 is set to the effective address of a subsequent instruction, that instruction will not be beyond the first such instruction at which synchronization of floating-point instructions occurs. (Recall that such synchronization is caused by *Floating-Point Status and Control Register* instructions, as well as by execution synchronizing instructions and events.)

SRR1

34

33 Set to 0.

Except for the cases in which SRR0 is not necessarily set to the effective address of the instruction that caused the exception (first and third bullets in the description of how SRR0 is set), set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction; for the cases in which SRR0 is not necessarily set to the effective address of the instruction that caused the exception, set to an undefined value.

35:36 Set to 0.

42 Set to 0.

Set to 1 for a Floating-Point Enabled Exception type Program interrupt; otherwise set to 0.

44 Set to 0.

Programming Note -

Bit 44 will not be assigned a meaning. In versions of the architecture that precede Version 2.05 this bit was set to 1 (and bits 42:43 and 45:46 were set to 0) to indicate that an "Illegal Instruction type Program interrupt" had occurred. Hypervisors may set this bit to 1 as part of simulating an Illegal Instruction type Program interrupt to the operating system, as described in a subsequent Programming Note.

- Set to 1 for a Privileged Instruction type Program interrupt; otherwise set to 0.
- 46 Set to 1 for a Trap type Program interrupt; otherwise set to 0.
- 47 Set to 0 if SRR0 contains the address of the instruction causing the exception and there is only one such instruction; otherwise set to 1.

Programming Note

SRR1₄₇ can be set to 1 only if the exception is a Floating-Point Enabled Exception and either $MSR_{FE0\ FE1} = 0b01$ or 0b10 or $MSR_{FE0\ FE1}$ has just been changed from 0b00 to a nonzero value. (SRR1₄₇ is always set to 1 in the last case.)

Others Loaded from the MSR.

Exactly one of bits 43, 45, and 46 is set to 1.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0700, possibly offset as specified in Figure 70.

Programming Note

In versions of the architecture that precede V. 2.05, the conditions that now cause a Hypervisor Emulation Assistance interrupt with HSRR145=0 instead caused an "Illegal Instruction type Program interrupt". This was a Program interrupt for which registers (SRR0, SRR1, and the MSR) were set as described above for the Privileged Instruction type Program interrupt, except that SRR144 was set to 1 and SRR145 was set to 0. Thus older operating systems have code to handle these conditions, at the Program interrupt vector location. For this reason, if a Hypervisor Emulation Assistance interrupt occurs with HSRR145=0 when the thread is not in hypervisor state, for an instruction that the hypervisor determines should be handled by the operating system, the hypervisor is expected to pass control to the operating system at the operating system's Program interrupt vector location, with all registers (SRR0, SRR1, MSR, GPRs, etc.) set as if the instruction had caused a Privileged Instruction type Program interrupt, except with SRR144:45 set to 0b10. (The Hypervisor Emulation Assistance interrupt was added to the architecture in V. 2.05, and the Illegal Instruction type Program interrupt was removed from the architecture in V. 2.06. In V. 2.05 the Hypervisor Emulation Assistance interrupt was optional: implementations that supported it generated it as described in V. 2.06, and never generated an Illegal Instruction type Program interrupt; implementations that did not support it generated an Illegal Instruction type Program interrupt as described above.)

Programming Note -

When LPCR_{EVIRT}=1, some of the conditions that cause a Privileged Instruction type Program interrupt when LPCR_{EVIRT}=0 (attempted execution, in privileged but non-hypervisor state, of a hypervisor privileged instruction or of an mtspr or mfspr instruction specifying an SPR that is hypervisor privileged for the operation or PTCR, DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation) instead cause a Hypervisor Emulation Assistance interrupt with HSRR145=1. Having these conditions cause a Hypervisor Emulation Assistance interrupt permits support of nested hypervisors through virtualization of hypervisor resources, and simplifies creation of a common kernel for the OS and the hypervisor. In versions of the architecture that precede V. 3.0, LPCR_{EVIRT} did not exist and these conditions always caused a Privileged Instruction type Program interrupt. Thus older operating systems have code to handle these conditions, at the Program interrupt vector location. For this reason, if a Hypervisor Emulation Assistance interrupt occurs with HSRR1₄₅=1 for an instruction that the hypervisor determines should be handled by the operating system, the hypervisor is expected to pass control to the operating system at the operating system's Program interrupt vector location, with all registers (SRR0, SRR1, MSR, GPRs, etc.) set as if the instruction had caused a Privileged Instruction type Program interrupt.

7.5.10 Floating-Point Unavailable Interrupt

A Floating-Point Unavailable interrupt occurs when no higher priority exception exists, an attempt is made to execute a floating-point instruction (including floating-point loads, stores, and moves), and MSR_{FP}=0.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt.

SRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35:36 Set to 0.

42:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0800, possibly offset as specified in Figure 70.

7.5.11 **Decrementer Interrupt**

A Decrementer interrupt occurs when no higher priority exception exists, a Decrementer exception exists, and $MSR_{FF}=1.$

The following registers are set:

SRR₀ Set to the effective address of the instruc-

tion that the thread would have attempted to execute next if no interrupt conditions

were present.

SRR1

33:36 Set to 0. 42:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes effective address at 0x0000_0000_0000_0900, possibly offset as specified in Figure 70.

7.5.12 Hypervisor Decrementer Interrupt

A Hypervisor Decrementer interrupt occurs when no higher priority exception exists, a Hypervisor Decrementer exception exists, and the value of the following expression is 1.

(MSR_{EE} | ¬(MSR_{HV}) | MSR_{PR}) & HDICE

The following registers are set:

HSRR0 Set to the effective address of the instruc-

> tion that the thread would have attempted to execute next if no interrupt conditions

were present.

HSRR1

Set to 0. 33:36 42:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution effective address resumes 0x0000_0000_0000_0980, possibly offset as specified in Figure 70.

Programming Note –

Because the value of MSR_{EE} is always 1 when the thread is in problem state, the simpler expression

(MSR_{EE} | ¬(MSR_{HV})) & HDICE

is equivalent to the expression given above.

7.5.13 Directed Privileged Doorbell Interrupt

A Directed Privileged Doorbell interrupt occurs when no higher priority exception exists, a Directed Privileged Doorbell exception is present, and MSR_{EE}=1. Directed Privileged Doorbell exceptions are generated when Directed Privileged Doorbell messages (see Chapter 12) are received and accepted by the thread.

The following registers are set:

SRR0 Set to the effective address of the instruc-

> tion that the thread would have attempted to execute next if no interrupt conditions

were present.

SRR1

33:36 Set to 0. 42:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0A00, possibly offset as specified in Figure 70.

7.5.14 System Call Interrupt

A System Call interrupt occurs when a System Call instruction is executed.

The following registers are set:

SRR0 Set to the effective address of the instruction following the System Call instruction.

SRR1

33:36 Set to 0.

42:43 Set to indicate the LEV value specified by the System Call instruction that caused the interrupt, as follows.

LEV	SRR1 _{42:43}		
0	00		
1	01		
2	10		
3*	undefined		
* reserved LEV value			

44:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0C00, possibly offset as specified in Figure 70.

- Programming Note

An attempt to execute an **sc** instruction with LEV=1 or LEV=2 in problem state, or an attempt to execute an **sc** instruction with LEV=2 in privileged non-hypervisor state, should be treated as a programming error.

An attempt to execute an **sc** instruction with LEV=2 when SMFCTRL_E=0 should be treated as a programming error.

7.5.15 Trace Interrupt

A Trace interrupt occurs when no higher priority exception exists and any instruction except *rfid*, *hrfid*, *urfid*, *rfscv*, or a *Power-Saving Mode* instruction is successfully completed, provided any of the following is true:

- the instruction is mtmsr[d] and MSR_{TE}=0b10 when the instruction was initiated,
- the instruction is not *mtmsr[d]* and MSR_{TF}=0b10,
- the instruction is a *Branch* instruction and MSR_{TE}=0b01, or
- a CIABR match occurs.

Successful completion for an instruction means that the instruction caused no other interrupt. Thus a Trace interrupt never occurs for a *System Call* or *System Call Vectored* instruction, or for a *Trap* instruction that traps. The instruction that causes a Trace interrupt is called the "traced instruction".

The following registers are set:

SRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present.

SRR1

33 Set to 1.

Set to 0 if the traced instruction is a word instruction and to 1 if the traced instruction is a prefixed instruction.

35 Set to 1 if the the Trace interrupt is not the result of a CIABR match and the traced instruction is a *Load* instruction other than a *Load String* instruction with string length of 0 or is specified to be treated as a *Load* instruction; otherwise set to 0.

Set to 1 if the the Trace interrupt is not the result of a CIABR match and the traced instruction is a *Store* instruction other than a *Store String* instruction with string length of 0 or is specified to be treated as a *Store* instruction; otherwise set to 0.

42 Set to 0.

43 Set to 1 if the Trace interrupt is the result of a CIABR match.

44:47 Set to 0.

Others Loaded from the MSR.

Programming Note -

Bit 33 is set to 1 for historical reasons.

SIAR For all Trace interrupts other than those caused by a CIABR match, set to the effective address of the traced instruction; for Trace interrupts caused by a CIABR match, not modified if MSR_{TE}=0b00; otherwise undefined.

SDAR For all Trace interrupts other than those caused by a CIABR match, set to the effective address of the storage operand (if any) of the traced instruction; for Trace interrupts caused by a CIABR match, not modified if MSR_{TE}=0b00; otherwise undefined.

If the state of the Performance Monitor is such that the Performance Monitor may be altering the SIAR and SDAR (i.e., if MMCR0_{PMAE}=1), the contents of the SIAR and SDAR are undefined for the Trace interrupt and may change even when no Trace interrupt occurs.

MSR See Figure 69 on page 1275.

Execution resumes at effective address $0x0000_0000_0000_0D00$, possibly offset as specified in Figure 70. For a Trace interrupt resulting from execution of an instruction that modifies the value of MSR_{IR}, MSR_{DR}, MSR_{HV}, LPCR_{AIL}, or LPCR_{HAIL}, the Trace interrupt vector location is based on the modified values.

Programming Note

The following instructions are not traced.

- rfid
- hrfid
- urfid
- rfscv
- **sc**, **scv**, and *Trap* instructions that trap
- Power-Saving Mode instructions
- other instructions that cause interrupts (other than Trace interrupts)
- the first instructions of any interrupt handler (applies to Branch and Single Step tracing; CIABR matches may still occur)
- instructions that are emulated by software

In general, interrupt handlers can achieve the effect of tracing these instructions.

Programming Note

If a **wait** instruction is executed when MSR_{TE} =0b10 or when the instruction causes a CIABR match, a Trace interrupt occurs immediately, with no suspension of instruction fetching or execution. (Architecturally, the suspension of instruction fetching and execution begins but is terminated immediately by the Trace interrupt.)

7.5.16 Hypervisor Data Storage Interrupt (HDSI)

A Hypervisor Data Storage interrupt occurs when no higher priority exception exists and a data access cannot be performed for any of the reasons listed below, under the conditions described immediately below.

In general, a Hypervisor Data Storage interrupt can occur only under the following conditions.

■ HR=0, MSR_{HV PR}≠0b10, and the value of the expression

 $(\neg MSR_{DR}) \mid VPM$ is 1.

HR=1 and partition-scoped translation, other than for the Process Table Entry when effLPID=0, prevents the data access from being performed.

The exceptions to the preceding general statement are as follows.

- If HR=0 and MSR_{HV PR}≠0b10, a security violation in accessing the PTEG during address translation causes a Hypervisor Data Storage interrupt regardless of the rest of the translation state.
- If MSR_{HV PR}≠0b10 or MSR_{DR}=1, a translation mode mismatch causes a Hypervisor Data Storage interrupt regardless of the rest of the translation state.
- If HR=0, MSR_{HV PR}≠0b10, MSR_{DR}=1, VPM=0, and LPCR_{KBV}=1, a Virtual Page Class Key Storage Protection exception causes a Hypervisor Data Storage interrupt, with HDSISR set according to the bit definitions for DSISR as set by a Data Storage interrupt, as described in more detail below.
- If HR=1, MSR_{DR}=1, effLPID=0, and either (a) an unsupported radix tree configuration is found in the Partition Table Entry, or (b) the effective address of the Process Table Entry cannot be translated to a host real address because no valid PTE is found that translates the effective address, a Hypervisor Data Storage interrupt occurs regardless of the rest of the translation state.
- If HR=1 and either MSR_{HV PR}≠0b10 or MSR_{DR}=1, any of the following causes a Data Storage interrupt regardless of the rest of the translation state.
 - a Data Address Watchpoint match
 - an attempt to execute an AMO with a reserved function code

 an attempt to copy from control memory, or to paste to control memory that is not properly configured

Under the conditions described above, a Hypervisor Data Storage interrupt may occur for any of the following reasons.

- The virtual or guest real address of any byte of the storage location specified by a Load or Store instruction, or by an instruction that is treated as a Load or Store other than a Cache Block Touch instruction, cannot be translated to a host real address because no valid PTE was found that translates the virtual or guest real address.
- HR=0 and the virtual address of the Process Table Entry or Segment Table Entry Group cannot be translated because no valid PTE was found that translates the virtual address; or HR=1 and the effective address of the Process Table Entry (effLPID=0), or the guest real address of the Process Table Entry, a Page Directory Entry, or the Page Table Entry (effLPID≠0), cannot be translated because no valid PTE was found that translates the effective or guest real address.
- HR=1 and a Reference or Change bit update cannot be performed atomically in a partition-scoped PTE (including for the Process Table Entry, process-scoped PDE, or process-scoped PTE for a radix guest).
- The effective address specified by a *Iq*, *stq*, *Iwat*, *Idat*, *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, *Iqarx*, *stwat*, *stdat*, *stbcx*., *sthcx*., *stwcx*., *stdcx*., or *stqcx*. instruction refers to storage that is Write Through Required or Caching Inhibited; or the effective address specified by a *copy* or *paste*. instruction refers to storage that is Caching Inhibited; or the effective address specified by a *Iwat*, *Idat*, *stwat*, or *stdat* instruction refers to storage that is Guarded.

Programming Note —

When nested Radix Tree translation is used to translate the effective address, these combinations of instruction and storage control attribute never cause a Hypervisor Data Storage interrupt (see Section 6.7.10.3 of Book III).

- Control memory is specified as the source of a copy instruction or an attempt is made to paste to control memory that is not properly configured.
- The access violates Basic Storage Protection.
- The access violates Virtual Page Class Key Storage Protection.
- The access violates Radix Tree Translation Storage Protection.
- The access violates Secure Memory Protection.

Programming Note -

A storage protection violation may be for the data access or for an associated implicit access to a table entry, other than the PATE, during address translation or when updating Reference and Change bits. ("Table entry" here includes STEGs, PTEGs, and PDEs. For data and table entries for which the host real address is not the result of address translation, the only possible storage protection violation is a Secure Memory Protection violation.) Note that when nested Radix Tree Translation is being performed, a violation of Radix Tree Translation Storage Protection causes an HDSI only when the process-scoped access authority permits the access but the partition-scoped access authority does not.

- Any of the following unsupported MMU configurations is found. (Note that these conditions may not be detected until the associated values are about to cause a functional problem for the processor.)
 - an unsupported radix tree configuration in the Partition Table Entry or in the partition-scoped tables, excluding the Process Table
 - a translation mode mismatch:
 - UPRT=0 when HR=1
 - LPID=0 and MSR_{HV}=0 when HR=1
 - HR=0 for LPID=0 when HR=1 for a non-zero LPID
- A Data Address Watchpoint match occurs.
- An attempt is made to execute a Load Atomic or Store Atomic instruction with a reserved function code.

Programming Note

A Load Atomic or Store Atomic instruction containing a reserved function code (see Figures 3 and 4 in Book II) is an invalid form of the instruction. Attempting to execute such a Load Atomic or Store Atomic instruction causes an HDSI (or DSI), rather than causing a Hypervisor Emulation Assistance interrupt or yielding boundedly undefined results, to permit the function code to be handled entirely by the memory agent, thereby facilitating the definition of additional function codes in the future if that proves desirable. Consistent with the usual handling of invalid instruction forms, this instance of [H]DSI occurs very early in the execution of the instruction, with the result that [hypervisor] data storage exceptions associated with computing and translating the EA do not occur and Reference and Change bits are not updated.

If a **stbcx**., **sthcx.**, **stwcx.**, **stdcx.**, or **stqcx.** would not perform its store in the absence of a Hypervisor Data

Storage interrupt, and either (a) the specified effective address refers to storage that is Write Through Required or Caching Inhibited, or (b) a non-conditional *Store* to the specified effective address would cause a Hypervisor Data Storage interrupt, it is implementation-dependent whether a Hypervisor Data Storage interrupt occurs.

If the XER specifies a length of zero for an indexed *Move Assist* instruction, a Hypervisor Data Storage interrupt does not occur.

The following registers are set:

HSRR0 Set to the effective address of the instruction that caused the interrupt.

HSRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69.

HDSISR

32 Set to 0.

Set to 1 if the translation for an attempted access is not found in the Page Table; otherwise set to 0.

34:35 Set to 0.

Set to 1 if the access is not permitted by Figure 47 or the Read or Read/Write bits in Figure 48 as appropriate; otherwise set to

37 Set to 1 if the access is due to a *Iq*, *stq*, *Iwat*, *Idat*, *Ibarx*, *Iharx*, *Iwarx*, *Idarx*, *Iqarx*, *stwat*, *stdat*, *stbcx*., *sthcx*., *stwcx*., *stdcx*., or *stqcx*. instruction that addresses storage that is Write Through Required or Caching Inhibited; or if the access is due to a *copy* or *paste*. instruction that addresses storage that is caching inhibited; or if the access is due to a *Iwat*, *Idat*, *stwat*, or *stdat* instruction that addresses storage that is Guarded; otherwise set to 0.

38 Set to 1 for an explicit access for a *Store, dcbz*, or *Load/Store Atomic* instruction; set to 1 when an implicit update of a process-scoped PTE fails due to lack of write authority or when an implicit update of the Change bit in the partition-scoped PTE fails; otherwise set to 0.

39:40 Set to 0.

41 Set to 1 if a Data Address Watchpoint match occurs; otherwise set to 0.

42 Set to 1 if the access is not permitted by Virtual Page Class Key Protection; otherwise set to 0.

- Set to 1 if the access is not permitted by Secure Memory Protection; otherwise set to 0.
- Set to 1 if an unsupported MMU configuration is found during the translation process; otherwise set to 0.
- Set to 1 if an attempt to atomically set a Reference or Change bit fails; otherwise set to 0.

Programming Note -

The number of attempts hardware makes to atomically set Reference and Change bits before triggering this exception is implementation dependent. For example, the POWER9 processor makes no attempt. Software may still support the atomic update programming model to get performance benefits such as those described in Section 6.7.12.

46 Set to 1 if the guest real address of a page directory entry, page table entry, or process table entry cannot be translated; or the virtual address of a Process Table Entry or Segment Table Entry Group cannot be translated; otherwise set to 0.

47:59 Set to 0.

60

Set to 1 if control memory is specified as the source of a *copy* instruction or an attempt is made to paste to control memory that is not properly configured; otherwise set to 0. These exceptions are presented differently from most instruction-caused exceptions. See Section 4.4, "Copy-Paste Facility", in Book II for details. Additional information may be retained by the platform if the control memory is not properly configured.

Set to 1 if an attempt is made to execute a Load Atomic or Store Atomic instruction specifying a reserved function code; otherwise set to 0.

62:63 Set to 0.

HDAR Set to the effective address or portion of the VPN of a storage element, or undefined, as described in the following list. The list should be read from the top down; the HDAR is set as described by the first item that corresponds to an exception that is reported in the HDSISR. For example, if a Load Word instruction causes a storage protection violation and a Data Address Watchpoint match (and both are reported in the HDSISR), the HDAR is set to the effective address of a byte in the first aligned doubleword for which access was

attempted in the page that caused the exception.

- undefined, for Load Atomic or Store Atomic instruction specifying a reserved function code
- undefined, when HDSISR₆₀=1
- least significant 64 bits of the VA of the table entry or group when a process table entry or segment table entry group virtual address cannot be translated.
- EA, when a Hypervisor Data Storage exception occurs for reasons other than a Data Address Watchpoint match, of
 - a byte in the block that caused the exception, for a Cache Management instruction
 - a byte in the first aligned doubleword for which access was attempted in the page that caused the exception, for a Load or Store instruction or an instruction that is treated as a Load or Store ("first" refers to address order: see Section 7.7).
- EA of the first byte of overlap between the operand and the matching watched range, for a Data Address Watchpoint match

For the cases in which the HDAR is specified above to be set to an effective address, if the interrupt occurs in 32-bit mode the high-order 32 bits of the HDAR are set to 0.

Programming Note -

Note that for HPT translation, the full EA is a superset of the bits required to construct the full VA, when also provided with the VSID in the ASDR.

ASDR

When HR=0, loaded with VSID, B, K_s , K_p , N, C, L, and LP values from the segment descriptor that translated the access or indicated the base of the table, or undefined, as described in the following list. When HR=1 and nested translation is taking place, loaded with the guest real address down to bit 51 of a storage element or table entry, or undefined, as described in the following list. The list should be read from the top down; the ASDR is set as described by the first item that corresponds to an exception that is reported in the HDSISR.

 undefined, for Load Atomic or Store Atomic instruction specifying a reserved function code

- undefined, when HDSISR₆₀=1
- the guest real address of the table entry when a Process Table or process-scoped Page Directory or Page Table Entry guest real address cannot be translated or the VSID of the table entry (group) when a Process Table Entry or Segment Table Entry Group virtual address cannot be translated (the rest of the segment descriptor is implied, or, for the base page size, comes from the Partition Table Entry or Process Table Entry, respectively).
- the guest real address of the process-scoped PDE or PTE or Process Table Entry when a Reference or Change bit in the partition-scoped PTE mapping the process-scoped PDE or PTE or Process Table Entry cannot be set atomically
- the guest real address of the storage element when a Reference or Change bit in the partition-scoped PTE cannot be set atomically
- the guest real address of the storage element, Process Table Entry, Page Directory Entry, or Page Table Entry (depending on which partition-scoped table has the flaw) for an unsupported radix tree configuration for the partition-scoped tables (the effective address for other cases of the unsupported MMU configuration exception is found in the HDAR)
- the guest real address of the process-scoped PTE when an attempt is made to set a Reference or Change bit without write authority in the partition-scoped PTE that maps it
- the guest real address or segment descriptor associated with the specified storage element when a Hypervisor Data Storage exception occurs for reasons other than a Data Address Watchpoint match, unsupported MMU configuration, or accesses to storage that is Caching Inhibited or Write Through Required by the instructions that are prohibited from making such accesses
- undefined, for a Data Address Watchpoint match, unsupported MMU configuration, or accesses to storage that is Caching Inhibited or Write Through Required by the instructions that are prohibited from making such accesses.

If a Hypervisor Data Storage exception occurs due to an attempt to execute a *Load Atomic* or *Store Atomic* instruction with a reserved function code, the only exception bit that is set in the HDSISR is bit 61 and the remainder of this paragraph does not apply. Otherwise, if multiple Hypervisor Data Storage exceptions occur for a given effective address, any one or more of the bits corresponding to these exceptions may be set to 1 in the HDSISR. If the HDSISR reports other exceptions together with a Virtual Page Class Key Storage Protection exception that occurs when the thread is not in hypervisor state (MSR_{HV PR} \neq 0b10), LPCR_{KBV}=1, and Virtualized Partition Memory is disabled by VPM=0, the other exceptions are actually Data Storage exceptions, and HDSISR is set according to the bit definitions for DSISR as set by a Data Storage interrupt.

Programming Note

A Virtual Page Class Key Storage Protection exception that occurs when the thread is not in hypervisor state (MSR $_{HV}$ $_{PR}\neq$ 0b10), LPCR $_{KBV}=$ 1, and Virtualized Partition Memory is disabled by VPM=0 identifies an access that must be emulated by the hypervisor. When it is reported together with other exceptions in the HDSISR, the hypervisor should service the Virtual Page Class Key Storage Protection exception first. This is in part because the operating system may be using some PTE fields for non-architected purposes, which could in turn cause spurious exceptions to be reported.

Execution resumes at effective address 0x0000_0000_0000_0E00, possibly offset as specified in Figure 70.

7.5.17 Hypervisor Instruction Storage Interrupt (HISI)

A Hypervisor Instruction Storage interrupt occurs when no higher priority exception exists and the next instruction to be executed cannot be fetched for any of the reasons listed below, under the conditions described immediately below.

In general, a Hypervisor Instruction Storage interrupt can occur only under the following conditions.

- HR=0, MSR_{HV PR}≠0b10, and the value of the expression
 - $(\neg MSR_{IR}) \mid VPM$ is 1.
- HR=1 and partition-scoped translation, other than for the Process Table Entry when effLPID=0, prevents the next instruction to be executed from being fetched.

The exceptions to the preceding general statement are as follows.

■ If HR=0 and MSR_{HV PR}≠0b10, a security violation in accessing the PTEG during address translation causes a Hypervisor Instruction Storage interrupt regardless of the rest of the translation state.

- If MSR_{HV PR}≠0b10 or MSR_{IR}=1, a translation mode mismatch causes a Hypervisor Instruction Storage interrupt regardless of the rest of the translation state.
- If HR=1, MSR_{IR}=1, effLPID=0, and either (a) an unsupported radix tree configuration is found in the Partition Table Entry, or (b) the effective address of the Process Table Entry cannot be translated to a host real address because no valid PTE is found that translates the effective address, a Hypervisor Instruction Storage interrupt occurs regardless of the rest of the translation state.
- If the instruction is a prefixed instruction and is in storage that is Caching Inhibited, attempting to fetch it causes an Instruction Storage interrupt regardless of the rest of the translation state.

Under the conditions described above, a Hypervisor Instruction Storage interrupt may occur for any of the following reasons.

- The virtual or guest real address of the next instruction to be executed cannot be translated to a host real address because no valid PTE was found that translates the virtual or guest real address.
- HR=0 and the virtual address of the Process Table Entry or Segment Table Entry Group cannot be translated because no valid PTE was found that translates the virtual address; or HR=1 and the effective address of the Process Table Entry (effLPID=0), or the guest real address of the Process Table Entry, a Page Directory Entry, or the Page Table Entry (effLPID≠0), cannot be translated because no valid PTE was found that translates the effective or guest real address.
- HR=1 and a Reference or Change bit update cannot be performed atomically in a partition-scoped PTE (including for the Process Table Entry, process-scoped PDE, or process-scoped PTE for a radix guest).

Programming Note

When failure to set a Reference or Change bit is reported, whether the Change bit must be set is indicated by whether HSRR1₄₇ is set to 1. Whether an access authority failure was caused by absence of write authority is determined similarly.

- The access violates Basic Storage Protection.
- The access violates Virtual Page Class Key Storage Protection.
- The access violates Radix Tree Translation Storage Protection.
- The access violates Secure Memory Protection.

Programming Note

A storage protection violation may be for the instruction fetch or for an associated implicit access to a table entry, other than the PATE, during address translation or when updating Reference and Change bits. ("Table entry" here includes STEGs, PTEGs, and PDEs. For instructions and table entries for which the host real address is not the result of address translation, the only possible storage protection violation is a Secure Memory Protection violation.) Note that when nested Radix Tree Translation is being performed, a violation of Radix Tree Translation Storage Protection causes an HISI only when the process-scoped access authority permits the access but the partition-scoped access authority does not.

- Any of the following unsupported MMU configurations is found. (Note that these conditions may not be detected until the associated values are about to cause a functional problem for the processor.)
 - an unsupported radix tree configuration in the Partition Table Entry or in the partition-scoped tables, excluding the Process Table
 - a translation mode mismatch:
 - UPRT=0 when HR=1
 - LPID=0 and MSR_{HV}=0 when HR=1
 - HR=0 for LPID=0 when HR=1 for a non-zero LPID

The following registers are set:

HSRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present (if the interrupt occurs on attempting to fetch a branch target, HSRR0 is set to the branch target address).

HSRR1

- 33 Set to 1 if the translation for an attempted access is not found in the Page Table; otherwise set to 0.
- **34** Set to 0.
- 35 Set to 1 if the access is to No-execute (as indicated by the N bit in the Segment Table Entry and HPT PTE or the Execute bit in the EAA field of the Radix PTE) or Guarded storage; otherwise set to 0.
- Set to 1 if the access is not permitted by Figure 47 or the Execute bit in Figure 48 as appropriate; otherwise set to 0.
- Set to 1 if the access is not permitted by Virtual Page Class Key Protection; otherwise set to 0.
- Set to 1 if the access is not permitted by Secure Memory Protection; otherwise set to 0.

- 44 Set to 1 if an unsupported MMU configuration is found during the translation process; otherwise set to 0.
- Set to 1 if an attempt to atomically set a Reference or Change bit fails; otherwise set to 0.

Programming Note -

The number of attempts hardware makes to atomically set Reference and Change bits before triggering this exception is implementation dependent. For example, the POWER9 processor makes no attempt. Software may still support the atomic update programming model to get performance benefits such as those described in Section 6.7.12.

Set to 1 if the guest real address of a Page Directory Entry, Page Table Entry, or Process Table Entry cannot be translated; or the virtual address of a Process Table Entry or Segment Table Entry Group cannot be translated; otherwise set to 0.

Set to 1 if the operation that caused the exception is attempting to update storage; otherwise set to 0. This bit may be set as a modifier to bit 45 to indicate that a Change bit must be set. It may also be set as a modifier to bits 36 and 42, to indicate that write authority is required to complete the operation.

Others Loaded from the MSR.

46

47

HDAR

ASDR

Set to the least significant 64 bits of the VA of a table entry or group when a Process Table Entry or Segment Table Entry Group virtual address cannot be translated. May be set spuriously in other cases.

When HR=0, loaded with VSID, B, K_s , K_p , N, C, L, and LP values from the segment descriptor that translated the access or indicated the base of the table, or undefined, as described in the following list. When HR=1 and nested translation is taking place, loaded with the guest real address down to bit 51 of the instruction or table entry, or undefined, as described in the following list. The list should be read from the top down; the ASDR is set as described by the first item that corresponds to an exception that is reported in HSRR1.

the guest real address of the table entry when a Process Table or process-scoped Page Directory or Page Table Entry guest real address cannot be translated or the VSID of the table entry (group) when a Process Table Entry or Segment Table Entry Group virtual address cannot be translated (the rest of the segment descriptor is implied, or, for the base page size, comes from the Partition Table Entry or Process Table Entry, respectively).

- the guest real address of the process-scoped PDE or PTE or Process Table Entry when a Reference or Change bit in the partition-scoped PTE mapping the process-scoped PDE or PTE or Process Table Entry cannot be set atomically
- the guest real address of the instruction when a Reference or Change bit in the partition-scoped PTE cannot be set atomically
- the guest real address of the instruction, Process Table Entry, Page Directory Entry, or Page Table Entry (depending on which partition-scoped table has the flaw) for an unsupported radix tree configuration for the partition-scoped tables (the effective address for other cases of the unsupported MMU configuration exception will be found in HSRR0)
- the guest real address of the process-scoped PTE when an attempt is made to set a Reference bit without write authority in the partition-scoped PTE that maps it
- the guest real address or segment descriptor associated with the instruction that the thread would have attempted to execute next if no interrupt conditions were present (partition-scoped page fault or protection exception)
- undefined for unsupported MMU configuration

MSR See Figure 69.

If multiple Hypervisor Instruction Storage exceptions occur due to attempting to fetch a single instruction, any one or more of the bits corresponding to these exceptions may be set to 1 in HSRR1.

Execution resumes at effective address 0x0000_0000_0000_0E10, possibly offset as specified in Figure 70.

7.5.18 Hypervisor Emulation Assistance Interrupt

A Hypervisor Emulation Assistance interrupt is generated when execution is attempted of an illegal instruction, or of a reserved instruction or an instruction that is not provided by the implementation. It is also generated under the following conditions.

- When MSR_{HV PR}=0b00 and LPCR_{EVIRT}=1, execution is attempted of a hypervisor privileged instruction, or of an *mtspr* or *mfspr* instruction that specifies an SPR that is hypervisor privileged for the operation or that specifies PTCR, DAWRN, DAWRXN, or CIABR when those SPRs are ultravisor privileged for the operation.
- When MSR_{S HV PR} = 0b010, execution is attempted of an *mtspr* or *mfspr* instruction that specifies PTCR, DAWRN, DAWRXN, or CIABR when those SPRs are ultravisor privileged for the operation.
- When MSR_{PR}=1, execution is attempted of an mtspr or mfspr instruction that specifies an SPR with spr₀=0 that is not provided by the implementation
- When MSR_{PR}=0, execution is attempted of an mtspr or mfspr instruction that specifies SPR 0, 4, 5, or 6.
- When MSR_{PR}=0 and LPCR_{EVIRT}=1, execution is attempted of an *mtspr* or *mfspr* instruction that specifies an SPR other than 0, 4, 5, or 6 that is not provided by the implementation.

A Hypervisor Emulation Assistance interrupt may be generated when execution is attempted of an instruction that is in invalid form or that is treated as if the instruction form were invalid.

The following registers are set:

HSRR0 Set to the effective address of the instruction that caused the interrupt.

HSRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction (or a prefixed instruction when prefixed instructions are unavailable based on the PCR setting) and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35:36 Set to 0. **42:44** Set to 0.

Set to 1 for an attempt, when MSR_{HV PR} = 0b00 and LPCR_{EVIRT}=1, to execute a hypervisor privileged instruction or an *mtspr* or *mfspr* instruction that specifies an SPR that is hypervisor privileged for the operation or that specifies PTCR, DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation, or for an attempt when MSR_{S HV PR} = 0b010 to execute an *mtspr* or *mfspr* instruction that specifies PTCR, DAWRn, DAWRXn, or CIABR when they are ultravisor privileged for the operation; otherwise set to 0.

46:47 Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

HEIR Set to a copy of the instruction that caused the interrupt

If the interrupt is caused by an attempt to execute an invalid form of a hypervisor privileged instruction when $MSR_{HV\ PR} = 0b00$ and $LPCR_{EVIRT} = 1$, it is implementation dependent whether $HSRR1_{45}$ is set to 0 (reflecting the invalid instruction form) or to 1 (reflecting the privilege violation).

Execution resumes at effective address 0x0000_0000_0000_0E40, possibly offset as specified in Figure 70.

Programming Note

This Programming Note illustrates how Hypervisor Emulation Assistance interrupts should be handled by software, including in environments that support nested hypervisors. For simplicity, this Programming Note ignores effects of the SMF facility (equivalently, assumes that SMFCTRL_E=0).

In this Note, "the hypervisor" may be the hypervisor to which hardware passes control when a Hypervisor Emulation Assistance interrupt occurs or, in an environment that supports nested hypervisors, may be a nested hypervisor. The hypervisor to which hardware passes control when a Hypervisor Emulation Assistance interrupt occurs is here called the "level 0 hypervisor," and is the only level of hypervisor that runs with MSR_{HV PR}=0b10 and that can access hypervisor resources directly; nested hypervisors run with MSR_{HV PR}=0b00 and their attempts to access hypervisor resources are virtualized by a higher-level hypervisor as described below. In this Note, the hypervisor receiving the Hypervisor Emulation Assistance interrupt (which may have been passed from a higher-level hypervisor as described below) is called the "level N hypervisor." This Note assumes that LPCR_{EVIRT}=1 if nested hypervisors are used. (A Hypervisor Emulation Assistance interrupt can set HSRR145 to 1 only when LPCR_{EVIRT}=1.) Higher level numbers correspond to lower level hypervisors.

In the description immediately below, it is assumed that nested hypervisors (if any) are new versions of the existing hypervisor, and that the purpose of the nesting is to test the nested hypervisors before using them as level 0 hypervisors.

When a Hypervisor Emulation Assistance interrupt is received by the level N hypervisor, the cases and their suggested handling are as follows.

- The program that caused the interrupt is the level N hypervisor itself.
 - HSRR1₄₅=0: Emulate the instruction, recover from the error, or terminate this hypervisor, as appropriate.
 - HSRR1₄₅=1: Cannot occur for N=0; will not occur for N>0 if the hypervisor nesting software is written correctly.
- The program that caused the interrupt is not the level N hypervisor.
 - The program most recently dispatched by the level N hypervisor is a level N+1 hypervisor.
 - HSRR1₄₅=0: Pass control to the level N+1 hypervisor as if the instruction had caused a Hypervisor Emulation Assistance interrupt (with HSRR1₄₅=0) to that hypervisor.
 - HSRR1₄₅=1:
 - The program that caused the interrupt is the level N+1 hypervisor: Virtualize the instruction.
 - The program that caused the interrupt is not the level N+1 hypervisor: Pass

control to the level N+1 hypervisor as if the instruction had caused a Hypervisor Emulation Assistance interrupt (with HSRR1₄₅=1) to that hypervisor.

- The program most recently dispatched by the level N hypervisor is an operating system.
 - HSRR1₄₅=0: Emulate the instruction if appropriate (rather than pass control to the operating system to do the emulation); otherwise pass control to the operating system as if the instruction had caused an "Illegal Instruction type Program interrupt" as described in a Programming Note near the end of Section 7.5.9.
 - HSRR1₄₅=1: Either terminate the operating system or pass control to the operating system as if the instruction had caused a Privileged Instruction type Program interrupt as described in a Programming Note near the end of Section 7.5.9.
- The program most recently dispatched by the level N hypervisor is an application program.
 - HSRR1₄₅=0: Emulate the instruction if appropriate; otherwise terminate the application program.
 - HSRR1₄₅=1: Cannot occur.

The preceding description implicitly assumes that any nested hypervisors being tested will, when run at level 0, be run on processors that support the same version of the architecture as the processor on which they are being tested. If instead they will be run on processors that support a newer version of the architecture, the level 0 hypervisor should behave as described above if the interrupt is caused by an instruction that is unchanged between the two architecture versions. However, if the interrupt is caused by an instruction that differs between the two architecture versions (e.g., an instruction that is added by the newer version of the architecture), the level 0 hypervisor should emulate the behavior of the newer processor, rather than, for example, passing the interrupt to a level 1 hypervisor.

Other uses of nested hypervisors are also possible. For example, software that is designed to interact, nearly simultaneously, with the hypervisor instance that is running on each of many processors could be tested on a single processor by running multiple level 1 hypervisors under a single level 0 hypervisor.

It is expected that in practice there will be at most two levels of nested hypervisor (i.e., $N \le 2$). (For example, two levels are needed in the case described in detail above, to test the ability of the nested hypervisors at level 1 to support nested hypervisors.)

Programming Note -

If a Hypervisor Emulation Assistance interrupt occurs with HSRR1₄₅=0 when the thread is not in hypervisor state, for an instruction that the hypervisor does not emulate, the hypervisor should pass control to the operating system as if the instruction had caused an "Illegal Instruction type Program interrupt", as described in a Programming Note near the end of Section 7.5.9, "Program Interrupt" on page 1287.

Similarly, if a Hypervisor Emulation Assistance interrupt occurs with HSRR1₄₅=1 when the thread is in privileged non-hypervisor state, for an instruction that the hypervisor does not virtualize, the hypervisor should pass control to the operating system as if the instruction had caused a Privileged Instruction type Program interrupt, as described in another Programming Note near the end of Section 7.5.9, "Program Interrupt" on page 1287.

- Programming Note

In versions of the architecture that precede V. 3.1B, an attempt when MSR_{PR}=0 to execute an *mtspr* or mfspr instruction specifying an SPR that was not implemented (with the exception of SPR 0 for mtspr and SPRs 0, 4, 5, and 6 for mfspr) was treated as a no-op. These former no-op cases now cause a Hypervisor Emulation Assistance interrupt (with HSRR145=0) when LPCREVIRT=1 to enable future functions to be emulated on older implementations. (An attempt when MSR_{PR}=0 to execute an mtspr instruction specifying SPRs 4, 5, and 6 now causes a Hypervisor Emulation Assistance interrupt regardless of the value of LPCR_{EVIRT}.) If there is no future function emulation to be performed, hypervisor software must choose a policy from the following.

- treat the instruction as an error
- emulate the legacy no-op behavior
- give control to the operating system

7.5.19 Hypervisor Maintenance Interrupt

A Hypervisor Maintenance interrupt occurs when no higher priority exception exists, a Hypervisor Maintenance exception exists (a bit in the HMER is set to one), the exception is enabled in the HMEER, and the value of the following expression is 1.

 $(MSR_{EE} \mid \neg (MSR_{HV}) \mid MSR_{PR})$

The following registers are set:

HSRR0

Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present. HSRR1

33:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

HMER See Section 7.2.10 on page 1263.

The exception bits in the HMER are sticky; that is, once set to 1 they remain set to 1 until they are set to 0 by an *mthmer* instruction.

Execution resumes at effective address 0x0000 0000 0000 0E60.

Programming Note

Because the value of MSR_{EE} is always 1 when the thread is in problem state, the simpler expression

(MSR_{EE} | ¬(MSR_{HV}))

is equivalent to the expression given above.

Programming Note -

If an implementation uses the HMER to record that a readable resource, such as the Time Base, has been corrupted, then, because the HMI is disabled in the hypervisor state, it is necessary for the hypervisor to check HMER after reading that resource to be sure an error has not occurred.

7.5.20 Directed Hypervisor Doorbell Interrupt

A Directed Hypervisor Doorbell interrupt occurs when no higher priority exception exists, a Directed Hypervisor Doorbell exception is present, and the value of the following expression is 1.

 $(MSR_{EE} | \neg (MSR_{HV}) | MSR_{PR})$

Directed Hypervisor Doorbell exceptions are generated when Directed Hypervisor Doorbell messages (see Chapter 12) are received and accepted by the thread.

The following registers are set:

HSRR0 Set to the effective address of the instruc-

tion that the thread would have attempted to execute next if no interrupt conditions

were present.

HSRR1

33:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0E80, possibly offset as specified in Figure 70.

Programming Note

Because the value of MSR_{EE} is always 1 when the thread is in problem state, the simpler expression

$$(MSR_{EE} | \neg (MSR_{HV}))$$

is equivalent to the expression given above.

7.5.21 Hypervisor Virtualization Interrupt

A Hypervisor Virtualization interrupt occurs when no higher priority exception exists, a Hypervisor Virtualization exception exists, and the value of the following equation is1.

(MSR_{EE} | ¬(MSR_{HV}) | MSR_{PR}) & HVICE

The occurrence of the interrupt does not cause the exception to cease to exist.

HSRR0 Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present.

HSRR1

33:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0EA0, possibly offset as specified in Figure 70.

7.5.22 Performance Monitor Interrupt

A Performance Monitor interrupt occurs when no higher priority exception exists, a Performance Monitor exception exists, event-based branches are disabled (MMCR0_{EBE}=0), and MSR_{EE}=1, and either HFSCR_{PM}=1 or the thread is in hypervisor state.

If multiple Performance Monitor exceptions occur before the first causes a Performance Monitor interrupt, the interrupt reflects the most recent Performance Monitor exception and the preceding Performance Monitor exceptions are lost.

The following registers are set:

SRR0 Set to the effective address of the instruction that would have been attempted to be execute next if no interrupt conditions were present.

SRR1

33:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0F00, possibly offset as specified in Figure 70.

7.5.23 Vector Unavailable Interrupt

A Vector Unavailable interrupt occurs when no higher priority exception exists, an attempt is made to execute a Vector instruction (including Vector loads, stores, and moves), and MSR_{VEC}=0.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt.

SRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a

prefixed instruction.

35:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0F20, possibly offset as specified in Figure 70.

7.5.24 VSX Unavailable Interrupt

A VSX Unavailable interrupt occurs when no higher priority exception exists, an attempt is made to execute a VSX instruction (including VSX loads, stores, and moves), and MSR_{VSX}=0.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt.

SRR1

33 Set to 0.

Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35:36 Set to 0. 42:47 Set to 0. Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0F40, possibly offset as specified in Figure 70.

7.5.25 Facility Unavailable Interrupt

A Facility Unavailable interrupt occurs when no higher priority exception exists, and one of the following occurs.

- a facility is accessed in problem state when it has been made unavailable by the FSCR
- a Performance Monitor register is accessed or a *clrbhrb* or *mfbhrbe* instruction is executed in problem state when it has been made unavailable by MMCR0.

The following registers are set:

SRR0 Set to the effective address of the instruction that caused the interrupt.

SRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a prefixed instruction.

35:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

FSCR

0:7 See Section 7.2.12 on page 1264.

Others Not changed.

Execution resumes at effective address 0x0000_0000_0000_0F60, possibly offset as specified in Figure 70.

7.5.26 Hypervisor Facility Unavailable Interrupt

A Hypervisor Facility Unavailable interrupt occurs when no higher priority exception exists, and one of the following occurs.

- a facility is accessed in problem or privileged non-hypervisor states when it has been made unavailable by the HFSCR.
- The **stop** instruction is executed in privileged non hypervisor state when any of the following conditions exist.

PSSCR_{EC}=1

PSSCR_{ESL}=1

PSSCR_{MTL}>PSSCR_{PSLL} PSSCR_{RL}>PSSCR_{PSLL}

The following registers are set:

HSRR0 Set to the effective address of the instruction that caused the interrupt.

HSRR1

33 Set to 0.

34 Set to 0 if the instruction that caused the interrupt is a word instruction and to 1 if the instruction that caused the interrupt is a

prefixed instruction.

35:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

HFSCR

0:7 See Section 7.2.13 on page 1265.

Others Not changed.

Execution resumes at effective address 0x0000_0000_0000_0F80, possibly offset as specified in Figure 70.

Programming Note

The Hypervisor Facility Unavailable interrupt handler should either (a) make the facility, the attempted use of which caused the interrupt, available, or (b) pass control to the operating system as if the instruction that caused the interrupt had instead caused an "Illegal Instruction type Program interrupt", as described in a Programming Note near the end of Section 7.5.9. Specifically, for choice (b) the hypervisor should pass control to the operating system at the operating system's Program interrupt vector location, with all registers (SRR0, SRR1, MSR, GPRs, etc.) set as if the instruction had caused a Privileged Instruction type Program interrupt, except with SRR144:45 set to 0b10. (This behavior is the same as that provided by the Hypervisor Emulation Assistance interrupt handler when that interrupt is caused by an illegal instruction or by

mt/fspr specifying an undefined SPR number.) In general this behavior by the Hypervisor Facility Unavailable interrupt handler provides to the operating system the appearance that the instructions in the facility are illegal instructions and that the SPRs in the facility correspond to undefined SPR numbers. The cases in which it does not provide this appearance are as follows.

1. privileged instruction executed in problem state

Because Privileged Instruction type Program interrupt has higher priority than Hypervisor Facility Unavailable interrupt, an attempt in problem state to execute a privileged instruction made unavail-

able by the HFSCR will cause a Privileged Instruction type Program interrupt to the operating system, rather than a Hypervisor Facility Unavailable interrupt, so the hypervisor will not have opportunity to make the instruction appear to be illegal. (It may be useful to note that the handling described in choice (b) above together with the behavior of this case provides behavior, in problem state, that is equivalent to the behavior that would be obtained by making the facility unavailable by means of the PCR.)

mt/fspr executed in privileged non-hypervisor state when LPCR_{EVIRT}=0

mt/fspr specifying an undefined SPR number (other than 0, 4, 5, 6) and executed in privileged non-hypervisor state when LPCR_{EVIRT}=0 will be treated as a no-op. If instead the SPR number is defined and the SPR is made unavailable by the HFSCR a Hypervisor Facility Unavailable interrupt will occur, and there is no easy way for the interrupt handler to determine that the interrupting instruction is mt/fspr and hence should be treated as a no-op. (Hypervisor Facility Unavailable interrupt does not set HEIR.) Passing control to the operating system's Program interrupt handler in the manner described above is preferable to incurring the software complexity and performance cost of emulating the no-op behavior.

7.5.27 System Call Vectored Interrupt

A System Call Vectored interrupt occurs when a System Call Vectored instruction is executed.

The following registers are set:

LR Set to the effective address of the instruction following the System Call Vectored

instruction.

CTR

33:36 undefined42:47 undefined

Others Loaded from corresponding bits of the

MSR.

MSR See Figure 69 on page 1275.

Execution resumes at the effective address specified in Figure 70

Programming Note -

When the System Call Vectored interrupt results in MSR_{IR} being 1 or MSR_{HV} being 0, the effective address described above is translated to a real address before being used to access storage. If the effective address cannot be translated, or if instructions cannot be fetched from the addressed storage location (e.g., the access would violate storage protection, or would be to No-execute storage), an [Hypervisor] Instruction Storage interrupt occurs before the first instruction at the effective address is executed.

Because the System Call Vectored interrupt uses save/restore registers that differ from those used by other interrupts, the System Call Vectored interrupt handler can run with address translation enabled and External interrupts enabled. Similarly, the Programming Note about managing MSR_{RI} at the end of Section 7.4.3 does not apply to the System Call Vectored interrupt handler (the System Call Vectored interrupt does not alter MSR_{RI}).

7.5.28 Directed Ultravisor Doorbell Interrupt

A Directed Ultravisor Doorbell interrupt occurs when no higher priority exception exists, SMFCTRL_E=1, a Directed Ultravisor Doorbell exception is present, and the value of the following expression is 1.

 $(MSR_{EE} \mid \neg (MSR_{SHVPR} = 0b110)$

Directed Ultravisor Doorbell exceptions are generated when Directed Ultravisor Doorbell messages (see Chapter 12) are received and accepted by the thread.

The following registers are set:

USRR0

Set to the effective address of the instruction that the thread would have attempted to execute next if no interrupt conditions were present.

USRR1

33:36 Set to 0. **42:47** Set to 0.

Others Loaded from the MSR.

MSR See Figure 69 on page 1275.

Execution resumes at effective address 0x0000_0000_0000_0FA0.

7.6 Partially Executed Instructions

If a Data Storage, Data Segment, Alignment, system-caused, or imprecise exception occurs while a *Load* or *Store* instruction is executing, the instruction may be aborted. In such cases the instruction is not completed, but may have been partially executed in the following respects.

- Some of the bytes of the storage operand may have been accessed, except that if access to a given byte of the storage operand would violate storage protection, that byte is neither copied to a register by a *Load* instruction nor modified by a *Store* instruction. Also, the rules for storage accesses given in Section 6.8.1, "Guarded Storage" and in Section of Book II are obeyed.
- Some registers may have been altered as described in the Book II section cited above.
- Reference and Change bits may have been updated as described in Section 6.7.12.
- For a *stbcx.*, *sthcx.*, *stwcx.*, *stdcx.*, or *stqcx.* instruction that is executed in-order, CR0 may have been set to an undefined value and the reservation may have been cleared.

The architecture does not support continuation of an aborted instruction but intends that the aborted instruction be re-executed if appropriate.

Programming Note -

An exception may result in the partial execution of a *Load* or *Store* instruction. For example, if the Page Table Entry that translates the address of the storage operand is altered, by a program running on another thread, such that the new contents of the Page Table Entry preclude performing the access, the alteration could cause the *Load* or *Store* instruction to be aborted after having been partially executed.

As stated in the Book II section cited above, if an instruction is partially executed the contents of registers are preserved to the extent that the instruction can be re-executed correctly. The consequent preservation is described in the following list. For any given instruction, zero, one, or two items in the list apply.

- For a fixed-point Load instruction that is not a multiple or string form, if RT=RA or RT=RB then the contents of register RT are not altered
- For an *Iq* instruction, if RT+1 = RA then the contents of register RT+1 are not altered.
- For an update form Load or Store instruction, the contents of register RA are not altered.

7.7 Exception Ordering

Since multiple exceptions can exist at the same time and the architecture does not provide for reporting more than one interrupt at a time, the generation of more than one interrupt is prohibited. Some exceptions, such as the Mediated External exception, persist and can be deferred. However, other exceptions would be lost if they were not recognized and handled when they occur. For example, if an External interrupt was generated when a Data Storage exception existed, the Data Storage exception would be lost. If the Data Storage exception was caused by a Store Multiple instruction for which the storage operand crosses a virtual page boundary and the exception was a result of attempting to access the second virtual page, the store could have modified locations in the first virtual page even though it appeared that the Store Multiple instruction was never executed.

For the above reasons, all exceptions are prioritized with respect to other exceptions that may exist at the same instant to prevent the loss of any exception that is not persistent. Some exceptions cannot exist at the same instant as some others.

Data Storage, Hypervisor Data Storage, Data Segment, and Alignment exceptions occur as if the storage operand were accessed one byte at a time in order of increasing effective address (with the obvious caveat if the operand includes both the maximum effective address and effective address 0). (The required ordering of exceptions on components of non-atomic accesses does not extend to the performing of the component accesses in the event of an exception. For example, if byte n causes a data storage exception, it is not necessarily true that the access to byte n-1 has been performed.)

7.7.1 Unordered Exceptions

With one exception, the exceptions listed here are unordered, meaning that they may occur at any time regardless of the state of the interrupt processing mechanism. These exceptions are recognized and processed when presented. The exception is that a Machine Check caused by an attempt to access control memory as other than an operand of *copy* or *paste*. is ordered similarly to the corresponding type of storage access exception. (Note that this results in two different orderings. The one for instruction fetch occurs early, as item 2 in the "Instruction-Caused and Precise" list. The one for data access appears later, within case 3 of the appropriate "Function-Dependent" listings.)

- 1. System Reset
- Machine Check except for those caused by an invalid attempt to access control memory

7.7.2 Ordered Exceptions

The exceptions listed here are ordered with respect to the state of the interrupt processing mechanism. With one exception, in the following list the hypervisor forms of the Data Storage and Instruction Storage exceptions can be substituted for the non-hypervisor forms since the hypervisor forms cannot be caused by the same instruction and have the same ordering. The exception is that Virtual Page Class Key Storage Protection exceptions that occur when LPCR_{KBV}=1 and Virtualized Partition Memory is disabled by VPM=0 cause only a Hypervisor Data Storage exception (and never a Data Storage exception).

In the list below for Instruction-Caused and Precise exceptions, for prefixed instructions items 1, 2, and 6 apply to the first word of the instruction, and determination of whether the exceptions of items 3-5 and 7 occur is based on the first word of the instruction. (Items 3-7 can occur only for prefixed instructions.)

Programming Note -

For a prefixed instruction there is no need to determine whether the exceptions of items 1, 2, and 6 can be caused by the second word of the instruction.

- If the instruction is correctly aligned (i.e., is at an effective address that is not equal to 60 modulo 64), the determination would be the same for the second word as for the first word.
- If the instruction is not correctly aligned, an exception will occur due to one of items 1-7 applied to the first word, and the corresponding interrupt obviates the need for hardware to access the second word.

System-Caused or Imprecise

- 1. Program
 - Imprecise Mode Floating-Point Enabled Exception
- 2. Directed Ultravisor Doorbell
- 3. Hypervisor Maintenance
- Hypervisor Virtualization, External, [Hypervisor]
 Decrementer, Performance Monitor, Directed Privileged Doorbell, Directed Hypervisor Doorbell

Instruction-Caused and Precise

- 1. Instruction Segment
- [Hypervisor] Instruction Storage other than case described in item 6
- Hypervisor Emulation Assistance due to PCR making all prefixed instructions unavailable
- Hypervisor Facility Unavailable due to HFSCR making all prefixed instructions unavailable
- 5. Facility Unavailable due to HFSCR making all prefixed instructions unavailable
- 6. [Hypervisor] Instruction Storage for prefixed instruction in Caching Inhibited storage
- 7. Alignment for incorrectly aligned prefixed instruction

- 8. Machine Check for invalid control memory access
- Other Hypervisor Emulation Assistance or Program (Privileged Instruction)
- 10. Function-Dependent
- 10.a Fixed-Point and Branch
 - 1 Hypervisor Facility Unavailable
 - 2 Facility Unavailable
 - 3a Program
 - Trap
 - 3b System Call or System Call Vectored
 - 3c.1 Data Storage for the case of Fixed-Point
 Load or Store Caching Inhibited instructions
 with MSR_{DR}=1 or the case of a reserved
 function code for an Atomic Memory
 Operation
 - 3c.2 all other Data Storage, Hypervisor Data Storage, [Hypervisor] Data Segment, Machine Check for invalid control memory access, or Alignment

4 Trace

10.b Floating-Point

- 1 Hypervisor Facility Unavailable
- 2 Floating Point Unavailable
- 3a Program
 - Precise Mode Floating-Pt Enabled Excep'n
- 3b [Hypervisor] Data Storage, [Hypervisor] Data Segment, Machine Check for invalid control memory access, or Alignment

4 Trace

10.c Vector

- 1 Hypervisor Facility Unavailable
- 2 Vector Unavailable
- 3a [Hypervisor] Data Storage, [Hypervisor] Data Segment, Machine Check for invalid control memory access, or Alignment

4 Trace

10.d VSX

- 1 Hypervisor Facility Unavailable
- 2 VSX Unavailable
- 3a Program
 - Precise Mode Floating-Pt Enabled Excep'n
- 3b [Hypervisor] Data Storage, [Hypervisor] Data Segment, Machine Check for invalid control memory access, or Alignment
- 4 Trace

10.e Other Instructions

- 1 Hypervisor Facility Unavailable
- 2 Facility Unavailable
- 3a [Hypervisor] Data Storage, [Hypervisor] Data Segment, Machine Check for invalid control memory access, or Alignment
 - 4 Trace

For implementations that execute multiple instructions in parallel using pipeline or superscalar techniques, or combinations of these, it can be difficult to understand the ordering of exceptions. To understand this ordering it is useful to consider a model in which each instruction is fetched, then decoded, then executed, all before the next instruction is fetched. In this model, the exceptions a single instruction would generate are in the order shown in the list of instruction-caused exceptions. Exceptions with different numbers have different ordering. Exceptions with the same numbering but different lettering are mutually exclusive and cannot be caused by the same instruction. The Hypervisor Virtualization, External, [Hypervisor] Decrementer, Performance Monitor, Directed Privileged Doorbell, and Directed Hypervisor Doorbell interrupts have equal ordering. Similarly, where Data Storage, Data Segment, and Alignment exceptions are listed in the same item, and where Hypervisor Emulation Assistance and Privileged Instruction exceptions are listed in the same item, they have equal ordering.

Even on threads that are capable of executing several instructions simultaneously, or out of order, instruction-caused interrupts (precise and imprecise) occur in program order.

Programming Note -

Despite that debug address matches are EA based, the exceptions they cause are not necessarily ordered before translation-caused exceptions. For example, it may be considered advantageous to take a page fault that would have prevented an access rather than a DAWR match exception

7.8 Event-Based Branch Exception Ordering

Event-based exceptions are not ordered because they can occur simultaneously. Whenever an event-based exception occurs and the exception is enabled, the corresponding "exception occurred" bit in the BESCR is set to 1. See Section 6.2.1 of Book II.

7.9 Interrupt Priorities

This section describes the relationship of nonmas-kable, maskable, precise, and imprecise interrupts. In the following descriptions, the interrupt mechanism waiting for all possible exceptions to be reported includes only exceptions caused by previously initiated instructions (e.g., it does not include waiting for the Decrementer to step through zero). The exceptions are listed in order of highest to lowest priority. The phrase "corresponding interrupt" means the interrupt

having the same name as the exception unless the thread is in power-saving mode, in which case the phrase means the System Reset interrupt.

Unless otherwise stated or obvious from context, it is assumed below that one of the following conditions is satisfied.

- The thread is not in power-saving mode and the interrupt, unless it is the Machine Check interrupt, is not disabled. (For the Machine Check interrupt no assumption is made regarding enablement.)
- The thread is in power-saving mode and the exception is enabled to cause exit from the mode.

With one exception, in the following list the hypervisor forms of the Data Storage and Instruction Storage exceptions can be substituted for the non-hypervisor forms since the hypervisor forms cannot be caused by the same instruction and have the same priority. The exception is that exceptions caused by Virtual Page Class Key Storage Protection exceptions that occur when LPCR_{KBV}=1 and Virtualized Partition Memory is disabled by VPM=0 cause only a Hypervisor Data Storage exception (and never a Data Storage exception).

1. System Reset

System Reset exception has the highest priority of all exceptions. If this exception exists, the interrupt mechanism ignores all other exceptions and generates a System Reset interrupt.

Once the System Reset interrupt is generated, no nonmaskable interrupts are generated due to exceptions caused by instructions issued prior to the generation of this interrupt.

2. Machine Check

With one exception, the Machine Check exception is the second highest priority exception. If this exception exists and a System Reset exception does not exist, the interrupt mechanism ignores all other exceptions and generates a Machine Check interrupt. The exception is that a Machine Check caused by an attempt to access control memory as other than an operand of *copy* or *paste*. is prioritized similarly to the corresponding type of storage access exception. (Note that this results in two different priorities. The one for data access is higher, appearing as item e or f in the listings for different types of *Load* and *Store* instructions. The one for instruction fetch is lower, in category K.)

Once the Machine Check interrupt is generated, no nonmaskable interrupts are generated due to exceptions caused by instructions issued prior to the generation of this interrupt.

3. Instruction-Caused and Precise

This exception is the third highest priority exception. When this exception is created, the interrupt mechanism waits for all possible Imprecise exceptions to be reported. It then generates the appropriate ordered interrupt if no higher priority exception exists when the interrupt is to be generated. Within this category a particular instruction may present more than a single exception. When this occurs, those exceptions are ordered in priority as indicated in the following lists. Where [Hypervisor] Data Storage, Data Segment, and Alignment exceptions are listed in the same item they have equal priority (i.e., the hardware may generate any one of the three interrupts for which an exception exists).

A. Fixed-Point Loads and Stores

- a. These exceptions are mutually exclusive and have the same priority:
 - Hypervisor Emulation Assistance
 - Program Privileged Instruction
- b. Hypervisor Facility Unavailable
- c. Facility Unavailable
- d. Data Storage for the case of Fixed-Point Load or Store Caching Inhibited instructions with MSR_{DR}=1 or the case of a reserved function code for an Atomic Memory Operation
- e. all other Data Storage, Hypervisor Data Storage, [Hypervisor] Data Segment,
- Machine Check for invalid control memory access, or Alignment (other than for incorrectly aligned prefixed instruction)
- f. Trace
- B. Floating-Point Loads and Stores
 - a. Hypervisor Emulation Assistance
 - b. Hypervisor Facility Unavailable
 - c. Floating-Point Unavailable
 - d. [Hypervisor] Data Storage, [Hypervisor]
 Data Segment, Machine Check for invalid control memory access, or Alignment (other than for incorrectly aligned prefixed instruction)
 - e Trace

C. Vector Loads and Stores

- a. Hypervisor Emulation Assistance
- b. Hypervisor Facility Unavailable
- c. Vector Unavailable
- d. [Hypervisor] Data Storage, [Hypervisor]
 Data Segment, Machine Check for invalid control memory access, or Alignment (other than for incorrectly aligned prefixed instruction)
- e. Trace

D. VSX Loads and Stores

- a. Hypervisor Emulation Assistance
- b. Hypervisor Facility Unavailable
- c. VSX Unavailable

- d. [Hypervisor] Data Storage, [Hypervisor]
 Data Segment, Machine Check for invalid control memory access, or Alignment (other than for incorrectly aligned prefixed instruction)
- e. Trace
- E. Other Floating-Point Instructions
 - a. Hypervisor Emulation Assistance
 - b. Hypervisor Facility Unavailable
 - c. Floating-Point Unavailable
 - d. Program Precise Mode Floating-Point Enabled Exception
 - e. Trace
- F. Other Vector Instructions
 - a. Hypervisor Emulation Assistance
 - b. Hypervisor Facility Unavailable
 - c. Vector Unavailable
 - d. Trace
- G. Other VSX Instructions
 - a. Hypervisor Emulation Assistance
 - b. Hypervisor Facility Unavailable
 - c. VSX Unavailable
 - d. Program Precise Mode Floating-Point Enabled Exception
 - e. Trace
- H. rfebb, rfscv, rfid, hrfid, urfid, and mtmsr[d]
 - a. These exceptions are mutually exclusive and have the same priority:
 - Program Privileged Instruction, for all except *rfebb*
 - Hypervisor Emulation Assistance, for rfebb, rfscv, hrfid and mtmsr
 - b. Hypervisor Facility Unavailable (*rfebb* only)
 - c. Facility Unavailable (rfebb only)
 - d. Program Floating-Point Enabled Exception, for all except *rfebb*
 - e. Trace, for rfebb and mtmsr[d] only
- I. Other Instructions
 - a.These exceptions or groups of exceptions are mutually exclusive and have the same priority (the members of a group are not mutually exclusive, but have the same priority):
 - Program Trap
 - System Call
 - System Call Vectored
 - Hypervisor Emulation Assistance or Program (Privileged Instruction)
 - b. Hypervisor Facility Unavailable
 - c. Facility Unavailable
 - d. Trace
- J. [Hypervisor] Instruction Storage, Instruction Segment, Alignment for incorrectly aligned prefixed instruction, and Machine Check for invalid control memory access

These exceptions have the lowest priority in this category. They are recognized only when

all instructions prior to the instruction causing one of these exceptions appear to have completed and that instruction is the next instruction to be executed. The four exceptions are mutually exclusive.

The priority of these exceptions is specified for completeness and to ensure that they are not given more favorable treatment. It is acceptable for an implementation to treat these exceptions as though they had a lower priority.

 Program - Imprecise Mode Floating-Point Enabled Exception

This exception is the fourth highest priority exception. When this exception is created, the interrupt mechanism waits for all other possible exceptions to be reported. It then generates this interrupt if no higher priority exception exists when the interrupt is to be generated.

5. Directed Ultravisor Doorbell

This exception is the fifth highest priority exception. When this exception is created, the interrupt mechanism waits for all other possible exceptions to be reported. It then generates this interrupt if no higher priority exception exists when the interrupt is to be generated.

Programming Note

Some platform implementations may depend on timely servicing of Hypervisor Maintenance interrupts, e.g. to prevent physical damage. The Directed Ultravisor Doorbell interrupt handler may test the HMER to identify such circumstances and take appropriate action.

6. Hypervisor Maintenance

This exception is the sixth highest priority exception. When this exception is created, the interrupt mechanism waits for all other possible exceptions to be reported. It then generates this interrupt if no higher priority exception exists when the interrupt is to be generated.

If a Hypervisor Maintenance exception exists and each attempt to execute an instruction when the Hypervisor Maintenance interrupt is enabled causes an exception (see the Programming Note below), the Hypervisor Maintenance interrupt is not delayed indefinitely.

Hypervisor Virtualization, Direct External, Mediated External, and [Hypervisor] Decrementer, Performance Monitor, Directed Privileged Doorbell, Directed Hypervisor Doorbell

These exceptions are the lowest priority exceptions. All have equal priority (i.e., the hardware may generate any one of the corresponding interrupts for which an exception exists). When one of

these exceptions is created, the interrupt processing mechanism waits for all other possible exceptions to be reported. It then generates the corresponding interrupt if no higher priority exception exists when the interrupt is to be generated.

If a Hypervisor Decrementer exception exists and each attempt to execute an instruction when the Hypervisor Decrementer interrupt is enabled causes an exception (see the Programming Note below), the Hypervisor Decrementer interrupt is not delayed indefinitely.

If LPES=0 and a Direct External exception exists and each attempt to execute an instruction when this interrupt is enabled causes an exception (see the Programming Note below), the Direct External interrupt is not delayed indefinitely.

Programming Note

An incorrect or malicious operating system could corrupt the first instruction in the interrupt vector location for an instruction-caused interrupt such that the attempt to execute the instruction causes the same exception that caused the interrupt (a looping interrupt; e.g., Trap instruction and Program interrupt). Similarly, the first instruction of the interrupt vector for one instruction-caused interrupt could cause a different instruction-caused interrupt, and the first instruction of the interrupt vector for the second instruction-caused interrupt could cause the first instruction-caused interrupt (e.g., Program interrupt and Floating-Point Unavailable interrupt). The looping caused by these and similar cases is terminated by the occurrence of a System Reset or Hypervisor Decrementer interrupt.

7.10 Relationship of Event-Based Branches to Interrupts

7.10.1 EBB Exception Priority

Event-based branches have a priority lower than that of all interrupts. When an event-based exception is created, the Event-Based Branch facility waits for all possible exceptions that would cause interrupts to be reported. It then generates the event-based branch if no exception that would cause an interrupt exists when the event-based branch is to be generated.

7.10.2 EBB Synchronization

When an event-based branch occurs, EBBRR is set to point to an instruction such that all preceding instruc-

tions have completed execution, no subsequent instruction has begun execution, and the instruction addressed by EBBRR has not completed execution.

7.10.3 EBB Classes

Event-based branches are classified by whether they are directly caused by the execution of an instruction or are caused by some other system exception. Those that are "system-caused" are

- Performance Monitor
- External

Chapter 8. Timer Facilities

8.1 Overview

The Time Base, Decrementer, Hypervisor Decrementer, Processor Utilization of Resources, and Scaled Processor Utilization of Resources registers provide timing functions for the system. The remainder of this section describes these registers and related facilities.

8.2 Time Base (TB)

The Time Base (TB) is a 64-bit register (see Figure 71) containing a 64-bit unsigned integer that is incremented periodically.



Field Description
TBU40 Upper 40 bits of Time Base
TBU Upper 32 bits of Time Base
TBL Lower 32 bits of Time Base

Figure 71. Time Base

The Time Base is a hypervisor resource; see Chapter 2.

The SPRs TBU40, TBU, and TBL provide access to the fields of the Time Base shown in Figure 71. When a *mtspr* instruction is executed specifying one of these SPRs, the associated field of the Time Base is altered and the remaining bits of the Time Base are not affected.

See Chapter 5 of Book II for infromation about the update frequency of the Time Base.

The Time Base is implemented such that:

 Loading a GPR from the Time Base has no effect on the accuracy of the Time Base. Copying the contents of a GPR to the Time Base replaces the contents of the Time Base with the contents of the GPR.

The Power ISA does not specify a relationship between the frequency at which the Time Base is updated and other frequencies, such as the CPU clock or bus clock in a Power ISA system. The Time Base update frequency is not required to be constant. What *is* required, so that system software can keep time of day and operate interval timers, is one of the following.

- The system provides an (implementation-dependent) interrupt to software whenever the update frequency of the Time Base changes, and a means to determine what the current update frequency is.
- The update frequency of the Time Base is under the control of the system software.

Implementations must provide a means for either preventing the Time Base from incrementing or preventing it from being read in problem state (MSR $_{PR}$ =1). If the means is under software control, it must be accessible only in hypervisor state (MSR $_{HV}$ $_{PR}$ = 0b10). There must be a method for getting all Time Bases in the system to start incrementing with values that are identical or almost identical.

Programming Note

If software initializes the Time Base on power-on to some reasonable value and the update frequency of the Time Base is constant, the Time Base can be used as a source of values that increase at a constant rate, such as for time stamps in trace entries.

Even if the update frequency is not constant, values read from the Time Base are monotonically increasing (except when the Time Base wraps from 2⁶⁴-1 to 0). If a trace entry is recorded each time the update frequency changes, the sequence of Time Base values can be post-processed to become actual time values.

Successive readings of the Time Base may return identical values.

If Time Base bits 60:63 are used as part of a random number generator, software must account for the fact that these bits are set to 0x0 only when bit 59 changes state regardless of whether or not they incremented to 0xF since they were previously set to 0x0.

See the description of the Time Base in Chapter 5 of Book II for ways to compute time of day in POSIX format from the Time Base.

8.2.1 Writing the Time Base

Writing the Time Base is privileged, and can be done only in hypervisor state. Reading the Time Base is not privileged; it is discussed in Chapter 5 of Book II.

It is not possible to write the entire 64-bit Time Base using a single instruction. The *mttbl* and *mttbu* extended mnemonics write the lower and upper halves of the Time Base (TBL and TBU), respectively, preserving the other half. These are extended mnemonics for the *mtspr* instruction; Figure 21.

The Time Base can be written by a sequence such as:

```
lwz Rx,upper # load 64-bit value for
lwz Ry,lower # TB into Rx and Ry
li Rz,0
mttbl Rz # set TBL to 0
mttbu Rx # set TBU
mttbl Ry # set TBL
```

Provided that no interrupts occur while the last three instructions are being executed, loading 0 into TBL prevents the possibility of a carry from TBL to TBU while the Time Base is being initialized.

The preferred method of changing the Time Base utilizes the TBU40 facility. The following code sequence demonstrates the process. Assume the upper 40 bits of Rx contain the desired value upper 40 bits of the Time Base.

```
mftb Ry# Read 64-bit Time Base value clrldi Ry,Ry,40# lower 24 bits of old TB mttbu40Rx# write upper 40 bits of TB mftb Rz# read TB value again clrldi Rz,Rz,40# lower 24 bits of new TB cmpld Rz,Ry# compare new and old lwr 24 bge done# no carry out of low 24 bits addis Rx,Rx,0x0100 #increment upper 40 bits mttbu40 Rx# update to adjust for carry
```

Programming Note

The instructions for writing the Time Base are mode-independent. Thus code written to set the Time Base will work correctly in either 64-bit or 32-bit mode.

8.3 Virtual Time Base

The Virtual Time Base (VTB) is a 64-bit incrementing counter.

```
VTB
0 63
```

Figure 72. Virtual Time Base

Virtual Time Base increments at the same rate as the Time Base until its value becomes 0xFFFF_FFFF_FFFF_FFFF (2⁶⁴ - 1); at the next increment its value becomes 0x0000_0000_0000_0000. There is no interrupt or other indication when this occurs.

The operation of the Virtual Time Base has the following additional properties.

- Loading a GPR from the Virtual Time Base has no effect on the accuracy of the Virtual Time Base.
- Copying the contents of a GPR to the Virtual Time Base replaces the contents of the Virtual Time Base with the contents of the GPR.

Programming Note -

In systems that change the Time Base update frequency for purposes such as power management, the Virtual Time Base input frequency will also change. Software must be aware of this in order to set interval timers.

Programming Note

In configurations in which the hypervisor allows multiple partitions to time-share a processor, the Virtual Time Base can be managed by the hypervisor such that it appears to each partition as if it counts only during the times that the partition is executing.

In order to do this, the hypervisor saves the value of the Virtual Time Base as part of the program context when removing a partition from the processor, and restores it to its previous value when initiating the partition again on the same or another processor.

8.4 Decrementer

The Decrementer (DEC) is a decrementing counter that provides a mechanism for causing a Decrementer interrupt after a programmable delay.

The Decrementer is driven at the same frequency as the Time Base.




Figure 73. Decrementer

The LPCR is used to enable and disable Large Decrementer mode, as defined below. (See Section 2.2.)

When the Decrementer is not in Large Decrementer mode, it behaves as a 32-bit signed integer and operates as follows.

The Decrementer counts down until its value becomes 0x0000_0000_0000_0000; at the next decrement its value becomes 0x0000_0000_FFFF_FFF. When reading the Decrementer using *mfspr*, bits 0:31 always read back as 0s.

When the contents of DEC_{32} change from 0 to 1, a Decrementer exception will come into existence within a reasonable period of time. When the contents of DEC_{32} change from 1 to 0, the existing Decrementer exception, if any, will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event.

The preceding paragraph applies regardless of whether the change in the contents of DEC₃₂ is the result of decrementation of the Decrementer by the hardware or of modification of the Decrementer caused by execution of an *mtspr* instruction.

When the Decrementer is in Large Decrementer mode, it behaves as a d-bit decrementing counter which is sign-extended to 64 bits. The value of d is implementa-

tion dependent but at least 32. When the Decrementer is written, bits 0:63-d are ignored by the hardware.

Programming Note -

In Large Decrementer mode, the maximum positive value supported by the Decrementer is 2^{d-1}-1, represented with bits 0:64-d containing 0's and bits 65-d:63 containing 1's. The minimum value supported by the Decrementer is -2^{d-1}, represented as 0xFFFF_FFFF_FFFF_FFFF.

When in Large Decrementer mode, the Decrementer operates as follows.

The binary value of the Decrementer counts down until its value becomes 0x0000_0000_0000_0000; at the next decrement its value becomes the minimum value supported, which is represented as 0xFFFF_FFFF_FFFFF.

When the contents of the DEC_0 change from 0 to 1, a Decrementer exception will come into existence within a reasonable period of time. When the contents of DEC_0 change from 1 to 0, the existing Decrementer exception, if any, will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event.

The preceding paragraph applies regardless of whether the change in the contents of DEC_0 is the result of decrementation of the Decrementer by the hardware or of modification of the Decrementer caused by execution of an *mtspr* instruction.

The operation of the Decrementer has the following additional properties.

- 1. Loading a GPR from the Decrementer has no effect on the accuracy of the Time Base.
- Copying the contents of a GPR to the Decrementer replaces the contents of the Decrementer with the contents of the GPR.

Programming Note -

In systems that change the Time Base update frequency for purposes such as power management, the Decrementer input frequency will also change. Software must be aware of this in order to set interval timers.

If Decrementer bits 60:63 are used as part of a random number generator, software must account for the fact that these bits are set to 0xF only when bit 59 changes state regardless of whether or not they decremented to 0x0 since they were previously set to 0xF.

8.4.1 Writing and Reading the Decrementer

The contents of the Decrementer can be read or written using the *mfspr* and *mtspr* instructions, both of which are privileged when they refer to the Decrementer. Using an extended mnemonic (Figure 21), the Decrementer can be written from GPR Rx using:

mtdec Rx

The Decrementer can be read into GPR Rx using:

mfdec Rx

Copying the Decrementer to a GPR has no effect on the Decrementer contents or on the interrupt mechanism

8.5 Hypervisor Decrementer

The Hypervisor Decrementer is a h-bit decrementing counter that is sign-extended to 64 bits. The value of h is implementation dependent, however the number of bits supported by the Hypervisor Decrementer must be greater than or equal to the number of bits supported by the Decrementer. When the Decrementer is written, bits 0:63-h are ignored by the hardware.

Programming Note

The maximum positive value supported by the Hypervisor Decrementer is 2^{h-1} -1, represented with bits 0:64-h containing 0's and bits 65-h:63 containing 1's. The minimum value supported by the Hypervisor Decrementer is -2^{h-1}, represented as 0xFFFF_FFFF_FFFF.

The binary value of the Hypervisor Decrementer counts down until its value becomes 0x0000_0000_0000_0000; at the next decrement its value becomes the minimum value supported, which is represented as 0xFFFF_FFFF_FFFF.

When the contents of ${\rm HDEC_0}$ change from 0 to 1 and the thread is not in a power-saving mode, a Hypervisor Decrementer exception will come into existence within a reasonable period of time. When a Hypervisor Decrementer interrupt occurs, the existing Hypervisor Decrementer exception will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event. Even if multiple ${\rm HDEC_0}$ change transitions from 0 to 1 occur before a Hypervisor Decrementer interrupt occurs, at most one Hypervisor Decrementer exception exists.

The preceding paragraph applies regardless of whether the change in the contents of HDEC₀ is the result of decrementation of the Hypervisor Decrementer by the hardware or of modification of the Hypervisor Decrementer caused by execution of an *mtspr* instruction.

The operation of the Hypervisor Decrementer has the following additional properties.

- Loading a GPR from the Hypervisor Decrementer has no effect on the accuracy of the Hypervisor Decrementer.
- Copying the contents of a GPR to the Hypervisor Decrementer replaces the contents of the Hypervisor Decrementer with the contents of the GPR.

Programming Note

In systems that change the Time Base update frequency for purposes such as power management, the Hypervisor Decrementer update frequency will also change. Software must be aware of this in order to set interval timers.

If Hypervisor Decrementer bits 60:63 are used as part of a random number generator, software must account for the fact that these bits are set to 0xF only when bit 59 changes state regardless of whether or not they decremented to 0x0 since they were previously set to 0xF.

Programming Note

A Hypervisor Decrementer exception is not created if the thread is in a power-saving mode when HDEC₀ changes from 0 to 1 because having a Hypervisor Decrementer interrupt occur almost immediately after exiting the power-saving mode in this case is deemed unnecessary. The hypervisor already has control, and if a timed exit from the power-saving mode is necessary and possible, the hypervisor can use the Decrementer to exit the power-saving mode at the appropriate time. For some power-saving levels, the state of the Hypervisor Decrementer and Decrementer is not necessarily maintained and updated.

8.6 Processor Utilization of Resources Register (PURR)

The Processor Utilization of Resources Register (PURR) is a 64-bit counter, the contents of which provide an estimate of the resources used by the thread. The contents of the PURR are treated as a 64-bit unsigned integer.




Figure 74. Processor Utilization of Resources Register

The PURR is a hypervisor resource; see Chapter 2.

The contents of the PURR increase monotonically, unless altered by software, until the sum of the contents plus the amount by which it is to be increased exceed 0xFFFF_FFFF_FFFF_FFFF (2⁶⁴ - 1) at which point the contents are replaced by that sum modulo 2⁶⁴. There is no interrupt or other indication when this occurs.

The rate at which the value represented by the contents of the PURR increases is an estimate of the portion of resources used by the thread per unit time with respect to other threads that share those resources monitored by the PURR. When the thread is idle, the rate at which the PURR value increases is implementation dependent.

Let the difference between the value represented by the contents of the Time Base at times T_a and T_b be T_{ab} . Let the difference between the value represented by the contents of the PURR at time T_a and T_b be the value P_{ab} . The ratio of P_{ab}/T_{ab} is an estimate of the percentage of shared resources used by the thread during the interval T_{ab} . For the set $\{S\}$ of threads that share the resources monitored by the PURR, the sum of the usage estimates for all the threads in the set is 1.0.

The definition of the set of threads S, the shared resources corresponding to the set S, and specifics of the algorithm for incrementing the PURR are implementation-specific.

The PURR is implemented such that:

- Loading a GPR from the PURR has no effect on the accuracy of the PURR.
- Copying the contents of a GPR to the PURR replaces the contents of the PURR with the contents of the GPR.

Programming Note

Estimates computed as described above may be useful for purposes related to resource utilization, including utilization-based system management and planning.

Because the rate at which the PURR accumulates resource usage estimates is dependent on the frequency at which the Time Base is incremented, and the frequency of the oscillator that drives instruction execution may vary independently from that of the Time Base, the interpretation of the contents of the PURR may be inaccurate as a measurement of capacity consumption for accounting purposes. The SPURR should be used for accounting purposes.

8.7 Scaled Processor Utilization of Resources Register (SPURR)

The Scaled Processor Utilization of Resources Register (SPURR) is a 64-bit counter, the contents of which provide an estimate of the resources used by the thread. The contents of the SPURR are treated as a 64-bit unsigned integer.




Figure 75. Scaled Processor Utilization of Resources Register

The SPURR is a hypervisor resource; see Section 2.6.

The contents of the SPURR increase monotonically, unless altered by software, until the sum of the contents plus the amount by which it is to be increased exceed $0xFFFF_FFFF_FFFF_FFFF$ (2^{64} - 1) at which point the contents are replaced by that sum modulo 2^{64} . There is no interrupt or other indication when this occurs.

The rate at which the value represented by the contents of the SPURR increases is an estimate of the portion of resources used by the thread with respect to other threads that share those resources monitored by the SPURR, and relative to the computational capacity provided by those resources. The computational capacity provided by the shared resources may vary as a function of the frequency of the oscillator which drives the resources or as a result of deliberate delays in processing that are created to reduce power consumption. When the thread is idle, the rate at which the SPURR value increases is implementation dependent.

Let the difference between the value represented by the contents of the Time Base at times T_a and T_b be T_{ab} . Let the ratio of the effective and nominal frequencies of the oscillator driving instruction execution f_e/f_n be f_r . Let the ratio of delay cycles created by power reduction circuitry and total cycles c_d/c_t be c_r . Let the difference between the value represented by the contents of the SPURR at time T_a and T_b be the value S_{ab} . The ratio of $S_{ab}/(T_{ab} \times f_r \times (1 - c_r))$ is an estimate of the percentage of shared resource capacity used by the thread during the interval T_{ab} . For the set $\{S\}$ of threads that share the resources monitored by the SPURR, the sum of the usage estimates for all the threads in the set is 1.0.

The definition of the set of threads S, the shared resources corresponding to the set S, and specifics of the algorithm for incrementing the SPURR are implementation-specific.

The SPURR is implemented such that:

 Loading a GPR from the SPURR has no effect on the accuracy of the SPURR. 2. Copying the contents of a GPR to the SPURR replaces the contents of the SPURR with the contents of the GPR.

Programming Note -

Estimates computed as described above may be useful for purposes of resource use accounting, program dispatching, etc.

8.8 Instruction Counter

The Instruction Counter (IC) is a 64-bit incrementing counter that counts the number of instructions that the thread has completed (according to the sequential execution model; see Section 2.2 of Book I).




Figure 76. Instruction Counter

Chapter 9. Dynamic Execution Control Facility

9.1 Overview

The dynamic execution control facility provides control over certain architectural and micro-architectural aspects of execution especially regarding out-of-order execution behavior. This facility provides a means by which software can request different dynamic execution behaviors in the hardware without the necessity of firmware updates. The facility consists of execution control instructions such as the execution serializing no-op instruction (ori R31,R31,0) (see Section 9.2) and three Special Purpose Registers for execution control, the Dynamic Execution Control Register (DEXCR) and the Hypervisor Dynamic Execution Control Register (HDEXCR), and the implementation dependent Ultravisor Dynamic Execution Control Register (UDEXCR) (see Section 9.3). The control provided by these registers is described in Section 9.4.

The *mfspr* and *mtspr* instructions (see Section 5.4.4) provide access to these registers.

9.2 Dynamic Execution Control Instructions

Instructions described in this Section provides dynamic control over certain architectural and micro-architectural aspects of execution as a direct or side effect of their own execution.

9.2.1 Execution Serializing No-op Instruction

ori R31,R31,0 is a no-op instruction that is also execution serializing: that is, executing an ori R31,R31,0 instruction ensures that all instructions preceding the ori R31,R31,0 instruction have completed before the ori R31,R31,0 instruction completes, and that no subsequent instructions are initiated, even out-of-order, until after the ori R31,R31,0 instruction may complete before storage accesses associated with instructions preceding the ori R31,R31,0 instruction have been performed.

Extended Mnemonics:

Additional extended mnemonic for the execution serializing form of *Or Immediate*:

Extended: Equivalent to: exser ori 31,31,0

Programming Note _

Warning: Other forms of *ori* Rx,Rx,0 that are not described in this section may also have micro-architectural effects on program execution. Use of these forms should be avoided except when software needs the associated micro-architectural effects. If a no-op is needed, the preferred no-op (ori 0,0,0) should be used.

Programming Note ____

This no-op is intended to be used by software for providing protection against the Spectre class of transient execution attacks by restricting eventually discarded out-of-order execution effects with transient register values, which may compromise confidential data via other covert channels.

9.3 Dynamic Execution Control Registers

The Special Purpose Registers defined for dynamic execution control can control up to 32 unique dynamic execution aspects. The effective aspect value to be used for a particular aspect for each privilege state is defined by the equations in Section 9.4, as is the assignment of dynamic execution aspects to aspect numbers.

9.3.1 Dynamic Execution Control Register (DEXCR)

The layout of the 64-bit Dynamic Execution Control Register (DEXCR) is shown in Figure 2 below. PNH

refers to privileged non-hypervisor state. PRO refers to problem state.

PNH0	PNH1		PNH31	PRO0	PRO1		PRO31
0	1	2	31	32	33	34	63
Bits 0	Nan PNF	10	PNH		for asp		mber 0
1	PNF	11	PNH	value 1	or asp	ect nu	mber 1
n	PNF	H[n]	PNH	value 1	for asp	ect nu	mber n
31 32 33	 PNH PRO PRO	00	PRO	value	for asp	ect nu	mber 31 Imber 0 Imber 1
 m	 PRO	D[m-32] PRO m-32		for asp	ect nu	ımber
 63	 PRO	D31	 PRO	value	for asp	ect nu	mber 31

Figure 77. Dynamic Execution Control Register (DEXCR)

This register can be read and written in privileged state using SPR 828. Bits 32:63 of the register can only be read in problem state using SPR 812; *mfspr* 812 returns 0s for bits 0:31.

9.3.2 Hypervisor Dynamic Execution Control Register (HDEXCR)

The layout of the 64-bit Hypervisor Dynamic Execution Control Register (HDEXCR) is shown in Figure 3 below. HNU refers to hypervisor non-ultravisor state. ENF refers to enforcement of a value to lower privilege states by hypervisor state.

HNU31 ENF0 ENF1 ...

HNU0 HNU1 ...

0	1	2	31	32	33	34	63		
Bits 0 1	Name HNU0 HNU1		HNU	Description HNU value for aspect number 0 HNU value for aspect number 1					
n	HN	U[n]	 HNU	value f	or asp	ect num	ber n		
31 32 33	HNI ENI ENI	. •	ENF	value f	or aspe	ect num ect num ect num	ber 0		
 m	 ENI	F[m-32]	 ENF m-32	value f	or aspe	ect num	ber		
63	 ENI	F31	 ENF	value f	or aspe	ect num	ber 31		

Figure 78. Hypervisor Dynamic Execution Control Register (HDEXCR)

This register can be read and written in hypervisor state using SPR 471. Bits 32:63 of the register can only be read in non-hypervisor state using SPR 455; *mfspr* 455 returns 0s for bits 0:31.

9.3.3 Ultravisor Dynamic Execution Control Register (UDEXCR)

The Ultravisor Dynamic Execution Control Register (UDEXCR) is an implementation-dependent register or similar mechanism containing bits ULT0 through ULT31, which are equivalent to HDEXCR bits HNU0 through HNU31 except applying in ultravisor state instead of in hypervisor non-ultravisor state. UDEXCR is set, by an implementation-dependent method, only during system initialization.

The contents of UDEXCR must be the same for all threads under the control of a given instance of the ultravisor; otherwise all results are undefined.

Programming Note

Note that there is no need for ENF bits in UDEXCR, since ultravisor is capable of intercepting entry of execution of a secure partition or process and can set the ENF bits of the HDEXCR register for enforcement purposes as described in Section 9.3. Hence these bits only control the aspects of execution in ultravisor state.

9.4 Dynamic Execution Control Operation

The effective aspect control value for a particular dynamic execution aspect and privilege state is determined by the bits from DEXCR and HDEXCR described in previous section using the following equations. Note that the ENF bit fields in HDEXCR provide a way for the hypervisor or ultravisor to enforce a value of 1 for a particular aspect, but it cannot enforce a value of 0. Hence, the hypervisor or ultravisor can only enforce the behavior determined by positive polarity.

Problem state (MSR_{PR}=1):

effective value for aspect number k = ENF[k] | PRO[k]

Privileged non-hypervisor state (MSR_{HV PR}=0b00):

effective value for aspect number k = ENF[k] | PNH[k]

Hypervisor non-ultravisor state (MSR $_{S\,HV\,PR}$ =0b010):

effective value for aspect number k = HNU[k]

Ultravisor state (MSR _{S HV PR}=0b110):

effective value for aspect number k = ULT[k]

ENF31

- Programming Note -

Operating systems should provide system call to allow application programs to request to set PRO[k] bits of DEXCR. Operating system software must save and restore DEXCR on context switches. Likewise, hypervisor software must save and restore HDEXCR when swapping partitions. The hypervisor can enforce certain execution aspects for a partition by setting the ENF[k] bits in HDEXCR. The hypervisor also maintains control of its own execution aspect value via the HNU[k] bits while the operating system maintains control of its own execution aspect value via the PRIV[k] bits unless overriden by the hypervisor.

Programming Note

Changing the value of HNU[k] while in hypervisor state or changing the value of PNH[k] while in privileged non-hypervisor state may not cause immediate change of execution behavior. See the other programming notes in this section.

The assignment of aspect numbers to dynamic execution aspects in the processor is described below, along-side the interpretation of the effective values for each aspect.

Aspect Description

0 Speculative Branch Hint Enable (SBHE)

- The hints provided by BO field of Branch instructions may be ignored during speculative execution
- 1 The hints provided by BO field of Branch instructions are obeyed during speculative execution

1:2 Reserved

3 Indirect Branch Recurrent Target Prediction Disable (IBRTPD)

- O Target address prediction mechanisms may be enabled for indirect branches that are not regarded as subroutine returns for prediction purposes (target address is likely to be same as the target address used the preceeding time the branch was taken)
- 1 Target address prediction mechanisms do not record or predict branch target addresses for all indirect branches that are not regarded as subroutine returns for prediction purposes

Subroutine Return Address Prediction Disable (SRAPD)

- Target address prediction mechanisms may be enabled for indirect branches that are regarded as subroutine returns for prediction purposes
- 1 Target address prediction mechanisms do not record or predict branch target addresses for all indirect branches that are regarded as subroutine returns for prediction purposes

5 Non-Privileged Hash Instruction Enable (NPHIE)

- 0 hashst and hashchk instructions are executed as no-ops (even when allowed by PCR)
- 1 hashst and hashchk instructions are executed normally (if allowed by PCR)

6 Privileged Hash Instruction Enable (PHIE)

- 0 hashstp and hashchkp instructions are executed as no-ops (even when allowed by PCR)
- 1 hashstp and hashchkp instructions are executed normally (if allowed by PCR)

7:31 Reserved

Programming Note -

In some micro-architectures, the execution behavior controlled by aspect 0 is difficult to change with any degree of timing precision. The change may also bleed over into other threads on the same processor. Any environment that has a dependence on the more secure setting of aspect 0 should not change the value, and ideally should share a processor only with similar threads. For other environments, changes to the effective value of aspect 0 represent a relative risk tolerance for its aspect of execution behavior, with the understanding that there will be significant hysteresis in the execution behavior.

Programming Note -

XL-form *Branch* instructions such as *bclr[I]*, *bcctr[I]* and *bctar[I]* are referred to as indirect branches in this chapter. Aspect 3 is intended to control target prediction behavior of *bclr[I]* with BH field value of 0b01, *bcctr[I]* and *bctar[I]* instructions. Aspect 4 is intended to control target prediction behavior of *bclr[I]* with BH field value of 0b00. (See Figure 42 in Section 2.4)

- Programming Note -

Software synchronization is required when changing the effective control aspect value for aspects 3 through 4 to ensure that the execution behavior has changed. See Table 8 on page 1355.

Programming Note —

In general, aspect values are assigned such that the 1 value may provide greater security. (The 0 value may provide better performance.) This is not strictly enforced.

Chapter 10. Debug Facilities

10.1 Overview

Implementations provide debug facilities to enable hardware and software debug functions, such as control flow tracing, data address watchpoints, and program single-stepping. The debug facilities described in this section consist of the Come-From Address Register (see Section 10.2), Completed Instruction Address Breakpoint Register (see Section 10.3), and the Data Address Watchpoint Register (DAWRn) and Data Address Watchpoint Register Extension (DAWRXn) (see Section 10.4). The interrupt associated with the Data Address Breakpoint registers is described in Section 7.5.3. The interrupt associated with the Completed Instruction Address Breakpoint Register is described in Section 7.5.15. The Trace facility, which can be used for single-stepping as well as for control flow tracing, is described in Section 7.5.15.

The *mfspr* and *mtspr* instructions (see Section 5.4.4) provide access to the registers of the debug facilities.

In addition to the facilities mentioned above, implementations typically provide debug facilities, modes, and access mechanisms that are implementation-specific. For example, implementations typically provide facilities for instruction address tracing, and also access to certain debug facilities via a dedicated interface such as the IEEE 1149.1 Test Access Port (JTAG).

10.2 Come-From Address Register

The Come-From Address Register (CFAR) is a 64-bit register. When an *rfebb*, *rfid*, or *rfscv* instruction is executed, the register is set to the effective address of the instruction. When a *Branch* instruction is executed and the branch is taken, the register is set to the effective address of an instruction in the instruction cache block containing the *Branch* instruction, except that if the *Branch* instruction is a B-form *Branch* (i.e., *bc*, *bca*, *bcI*, or *bcIa*) for which the target address is in the instruction cache block containing the *Branch* instruction or is in the previous or next cache block, the register is not necessarily set. For *Branch* instructions, the

setting need not occur until a subsequent context synchronizing operation has occurred.



Figure 79. Come-From Address Register

The contents of the CFAR can be read and written using the *mfspr* and *mtspr* instructions. Access to the CFAR is privileged.

Programming Note

This register can be used for purposes of debugging software. For example, often a software bug results in the program executing a portion of the code that it should not have reached or causing an unexpected interrupt. In the former case, a breakpoint can be placed in the portion of the code that was erroneously reached and the program reexecuted. In either case, the interrupt handler can save the contents of the CFAR (before executing the first instruction that would modify the register), and then make the saved contents available for a debugger to use in determining the control flow path by which the exception was reached.

In order to preserve the CFAR's contents for each partition and to prevent it from being used to implement a "covert channel" between partitions, the hypervisor should initialize/save/restore the CFAR when switching partitions on a given thread.

10.3 Completed Instruction Address Breakpoint

The Completed Instruction Address Breakpoint mechanism provides a means of detecting an instruction completion at a specific instruction address. The address comparison is done on an effective address (EA).

The Completed Instruction Address Breakpoint mechanism is controlled by the Completed Instruction Address Breakpoint Register (CIABR), shown in Figure 80, except that if SMFCTRL $_D$ =1 when PRIV \neq 0,

the Privilege specification in the PRIV field is ignored and the facility detects instruction address matches in ultravisor state.



Bit(s)	Name	Description
0:61	CIEA	Completed Instruction Effective
		Address
62:63	PRIV	Privilege (PRIV > 0b00 ignored when
		SMFCTRL _D =1)
		00: Disable matching
		01: Match in problem state
		10: Match in privileged non-hypervi-
		sor state
		11: Match in hypervisor non-ultravisor
		state

Figure 80. Completed Instruction Address Breakpoint Register

A Completed Instruction Address Breakpoint match occurs upon instruction completion if all of the following conditions are satisfied. The values of CIABR, SMFC-TRL, and the MSR that are used for the comparisons are those that exist at the time the instruction is initiated.

- the completed instruction address is equal to CIEA_{0:61} || 0b00. For prefixed instructions, the completed instruction address is the address of the prefix.
- SMFCTRL_D=0 and the thread privilege matches that specified in PRIV or SMFCTRL_D=1, PRIV≠0, and MSR_{S HV PR}=0b110.

In 32-bit mode the high-order 32 bits of the EA are treated as zeros for the purpose of detecting a match.

A Completed Instruction Address Breakpoint match causes a Trace exception, which may cause a Trace interrupt as described in Section 7.5.15.

10.4 Data Address Watchpoint

The Data Address Watchpoint mechanism provides a means of detecting load and store accesses to multiple doubleword-aligned effective address (EA) ranges. At least two independent address ranges are provided.

Programming Note

The Data Address Watchpoint mechanism employs a simple EA compare. It makes no attempt to take the radix table translation quadrants (keyed off EA_{0:1}) into account to enable a single setting to work in all privilege levels.

Each Data Address Watchpoint range is controlled by a pair of SPRs: the Data Address Watchpoint Register (DAWRn), shown in Figure 81, and the Data Address

Watchpoint Register Extension (DAWRXn), shown in Figure 82, where n=0,1,.... SMFCTRL_D functions as an extension to the PRIVM field: when SMFCTRL_D=1, the facility detects data address watchpoint matches in ultravisor state in addition to states enabled by the PRIVM field.

DEAW	/.	//
0	61	63

Bit(s) Name Description

0:60 DEAW Data Effective Address Watchpoint

Figure 81. Data Address Watchpoint Register

///	MRD	///	HRAMMC	DW	DR	WT	WTI	PRIV	′M
32	48	54	56	57	58	59	60	61	63

Bit(s)	Name	Description
48:53		Match Range in Doublewords
		biased by -1. (0b000000 = 1 DW,
		0b111111 = 64 DW)
56	HRAMMC	Hypervisor Real Addressing Mode Match Control
		0: DEAW ₀ and EA ₀ are used
		during matching in ultravisor or
		hypervisor real addressing mode
		1: DEAW ₀ and EA ₀ are ignored
		during matching in ultravisor or
		hypervisor real addressing mode
57	DW	Data Write
58	DR	Data Read
59	WT	Watchpoint Translation
60	WTI	Watchpoint Translation Ignore
61:63	PRIVM	Privilege Mask
61	HYP	Hypervisor non-ultravisor state
62	PNH	Privileged Non-Hypervisor state
63	PRO	Problem state

All other fields are reserved.

Figure 82. Data Address Watchpoint Register Extension

The supported PRIVM values are 0b000, 0b001, 0b010, 0b011, 0b100, and 0b111 when SMFCTRL $_{\rm D}$ =0 and 0b000, 0b001, 0b010, and 0b011 when SMFCTRL $_{\rm D}$ =1. If the combination of SMFCTRL $_{\rm D}$ and the PRIVM field does not contain one of the supported values, then whether a match occurs for a given storage access is undefined. Elsewhere in this section it is assumed that the PRIVM field contains one of the supported values.

- Programming Note

When SMFCTRL_D=0, PRIVM value 0b000 causes matches not to occur regardless of the contents of other DAWRn and DAWRXn fields. PRIVM values 0b101 and 0b110 are not supported because a storage location that is shared between the hypervisor and non-hypervisor software is unlikely to be accessed using the same EA by both the hypervisor and the non-hypervisor software. (PRIVM value 0b111 is supported primarily for reasons of software compatibility with respect to emulation of the DABR facility as described in a subsequent Programming Note.)

SMFCTRL $_{\rm D}$ =1 is provided for ultravisor debugging and also for ultravisor supervision of secure partition debugging. When SMFCTRL $_{\rm D}$ =1, exceptions due to matches that occur in hypervisor non-ultravisor state are unlikely to be desirable.

A Data Address Watchpoint match occurs for a *Load* or *Store* instruction, or for an instruction that is treated as a *Load* or *Store*, if, for any byte accessed, all of the following conditions are satisfied. For the first condition, chk_DEAW and chk_EA are defined as follows. If MSR_{HV DR}=0b10 and HRAMMC=1 then

chk_DEAW = 0b0 || DEAW_{1:60} and chk_EA = 0b0 || EA_{1:63};

otherwise

chk_DEAW = DEAW and chk_EA = EA.

- the access is located in the range $chk_DEAW_{0:60} \le chk_EA_{0:60} \le (chk_DEAW_{0:60} + (^{55}0 \parallel MRD_{0:5}))$
- (MSR_{DR} = DAWRXn_{WT}) | DAWRXn_{WTI}
- the thread is in
 - ultravisor state and SMFCTRL_D=1, or
 - hypervisor non-ultravisor state and DAWRXn_{HYP} = 1, or
 - privileged non-hypervisor state and DAWRXn_{PNH} = 1, or
 - problem state and DAWRXn_{PR} = 1
- the instruction is a Store or treated as a Store and DAWRXn_{DW} = 1, or the instruction is a Load or treated as a Load and DAWRXn_{DR} = 1.

In hypervisor and ultravisor real addressing modes, bits 1:63-m of the EA are ignored for the purpose of detecting a match, where m is the real address size supported by the implementation. In virtual real addressing mode, the high order 24 bits of the EA are ignored for the purpose of detecting a match. In 32-bit mode the high-order 32 bits of the EA are treated as zeros for the purpose of detecting a match.

A watched range must not cross any of the following boundaries in their respective circumstances. If it does, the facility will operate correctly with respect to the various control parameters (e.g., PRIVM), but the set of EAs that cause matches is undefined.

- the 2⁶⁴-byte boundary when HPT translation is being performed in other than virtual real addressing mode (i.e., a range that includes the last and first byte of the 2⁶⁴-byte effective address space)
- a 2^m-byte boundary when the thread is in hypervisor or ultravisor real addressing mode (i.e., a range that, if the corresponding EAs were used to address storage on a design that ignores the high-order bits of the 60-bit real address that are not supported by the implementation, would include the last and first byte of the 2^m-byte real address space)
- a 2⁶²-byte boundary when Radix Tree translation is being performed (i.e., a quadrant boundary)
- a 2⁴⁰-byte boundary when HPT translation is being performed in virtual real addressing mode (i.e., a range that, if the corresponding EAs were used to address storage, would include the last and first byte of the reserved virtual segment)
- a 2³²-byte boundary when the thread is in 32-bit mode (i.e., a range that, if the corresponding EAs were used to address storage, would include the last and first byte of the 2³²-byte effective address space)

If the above conditions are satisfied, it is undefined whether a match occurs in the following cases.

- The instruction is Store Conditional but the store is not performed
- The instruction is dcbz. (For the purpose of determining whether a match occurs, dcbz is treated as a Store.)

The Cache Management instructions other than **dcbz** never cause a match.

A Data Address Watchpoint match causes a Data Storage exception or a Hypervisor Data Storage exception (see Section 7.5.3, "Data Storage Interrupt (DSI)" on page 1280 and Section 7.5.16, "Hypervisor Data Storage Interrupt (HDSI)" on page 1292). If a match occurs, some or all of the bytes of the storage operand may have been accessed; however, if a *Store* instruction causes the match, the storage operand is not modified if the instruction is one of the following:

any Store instruction that causes an atomic access

Programming Note

The Data Address Watchpoint mechanism does not apply to instruction fetches.

Programming Note

The limitations of the Data Address Watchpoint mechanism may lead to uncertainties when attempting to interpret a reported match. For example, there is no explicit indication of which watchpoint matched. The watched address ranges could overlap, for example, as a result of the doubleword granularity of the address range specification, making it unclear which watchpoint matched. Even if one of the overlapping watchpoints was set to match only for stores and the other only for loads, the existence of the Atomic Memory Operations would make the reporting of a store in the DSISR inconclusive. For a given watchpoint, the doubleword granularity may make the validity of the match uncertain because only the starting address of the match is reported without a length. In such cases, it is necessary to examine the operand that caused the match to determine what actually happened.

Programming Note -

Implementations that comply with versions of the architecture that precede Version 2.02 do not provide the DABRX (now replaced by DAWRXn). Forward compatibility for software that was written for such implementations (and uses the Data Address Breakpoint facility) can be obtained by setting DAWRXn $_{60:63}$ to 0b0111.

Chapter 11. Performance Monitor Facility

11.1 Overview

The Performance Monitor facility provides a means of collecting information about program and system performance.

11.2 Performance Monitor Operation

The Performance Monitor facility includes the following features.

- an MSR bit
 - PMM (Performance Monitor Mark), which can be used to select one or more programs for monitoring
- registers
 - PMC1 PMC6 (Performance Monitor Counters 1 6), which count events
 - MMCR0, MMCR1, MMCR2, MMCR3 and MMCRA (Monitor Mode Control Registers 0, 1, 2, 3 and A), which control the Performance Monitor facility
 - SIAR, SDAR, SIER, SIER2 and SIER3 (Sampled Instruction Address Register, Sampled Data Address Register, Sampled Instruction Event Register, Sampled Instruction Event Register 2 and Sampled Instruction Event Register 3), which contain the address of the "sampled instruction" and of the "sampled data," and additional information about the "sampled instruction" (see Section 11.4.8 Section 11.4.10).
- the Performance Monitor interrupt and Performance Monitor event-based branch, which can be caused by monitored conditions and events.

Many aspects of the operation of the Performance Monitor are summarized by the following hierarchy, which is described starting at the lowest level.

- A "counter negative condition" exists when the value in a PMC is negative (i.e., when bit 0 of the PMC is 1). A "Time Base transition event" occurs when a selected bit of the Time Base changes from 0 to 1 (the bit is selected by a field in MMCR0). The term "condition or event" is used as an abbreviation for "counter negative condition or Time Base transition event". A condition or event can be caused implicitly by the hardware (e.g., incrementing a PMC) or explicitly by software (*mtspr*).
- A condition or event is enabled if the corresponding "Enable" bit (i.e., PMC1CE, PMCjCE, or TBEE) in MMCR0 is 1. The occurrence of an enabled condition or event can have side effects within the Performance Monitor, such as causing the PMCs to cease counting.
- An enabled condition or event causes a Performance Monitor alert if Performance Monitor alerts are enabled by the corresponding "Enable" bit in MMCR0. Another cause of a Performance Monitor alert is the threshold event counter reaching its maximum value (see Section 11.4.3). A single Performance Monitor alert may reflect multiple enabled conditions and events.
- When a Performance Monitor alert occurs, MMCR0_{PMAO} is set to 1 and the writing of BHRB entries, if in process, is suspended.
 - When the contents of MMCR0_{PMAO} change from 0 to 1, a Performance Monitor exception will come into existence within a reasonable period of time. When the contents of MMCR0_{PMAO} change from 1 to 0, the existing Performance Monitor exception, if any, will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event.
- A Performance Monitor exception causes one of the following.
 - If MSR_{EE} = 1, MMCR0_{EBE} = 0, and either HFSCR_{PM}=1 or the thread is in hypervisor state, an interrupt occurs.
 - If MSR_{PR} = 1, MMCR0_{EBE} = 1, a Performance Monitor event-based exception occurs if

BESCR $_{\rm PME}$ =1, provided that event-based exceptions are enabled by FSCR $_{\rm EBB}$ and HFSCR $_{\rm EBB}$. When a Performance Monitor event-based exception occurs, an event-based branch is generated if BESCR $_{\rm GE}$ =1.

Programming Note

The Performance Monitor can be effectively disabled (i.e., put into a state in which Performance Monitor SPRs are not altered and Performance Monitor exceptions do not occur) by setting MMCR0 to 0x0000_0000_8000_0000.

The Performance Monitor also controls when BHRB entries are written, the instruction filters that are used when writing BHRB entries, and the availability of the BHRB in problem state. It also controls whether Performance Monitor exceptions cause Performance Monitor event-based exceptions or Performance Monitor interrupts. See Section 11.4.4.

11.3 No-op Instructions Reserved for the Performance Monitor

The following forms of the **and** *x,x,x* instruction are reserved for exclusive use by the Performance Monitor.

and x,x,x, where x=0,1.

Programming Note

An example usage of a probe no-op by the Performance Monitor is to measure branch prediction effectiveness. In order to do this, one of probe no-ops is inserted in various sections of the code in which branch prediction efficiency is being studied. The Performance Monitor registers are then set up as follows.

MMCRA:

ES=010 (only probe no-ops eligible for sampling) SM=00 (all eligible instructions) SE=1 (enable random sampling). Other fields in MMCRA are set as desired.

MMCR1:

PMC1SEL=E0 (count PMC1 on dispatch) PMC4SEL=E0 (count PMC4 on completion) Other counters initialized as desired.

MMCR2: Initialize as desired.

MMCR0:

FC is set to 0 to stop freezing the counters PMAE is set to 1 to enable PMU alerts. Other fields in MMCR0 are set as desired.

Subsequently, when a PMU alert occurs, PMCs 1 and 4 can be read. The difference between the two counter values provides an indication of branch prediction effectiveness in the areas of the code in which the probe no-op was inserted.

11.4 Performance Monitor Facility Registers

The Performance Monitor registers count events, control the operation of the Performance Monitor, and provide associated information.

The elapsed time between the execution of an instruction and the time at which events due to that instruction have been reflected in Performance Monitor registers is not defined. No means are provided by which software can ensure that all events due to preceding instructions have been reflected in Performance Monitor registers. Similarly, if the events being monitored may be caused by operations that are performed out-of-order, no means are provided by which software can prevent such events due to subsequent instructions from being reflected in Performance Monitor registers. Thus the contents obtained by reading a Performance Monitor register may not be precise: it may fail to reflect some events due to instructions that precede the *mfspr* and may reflect some events due to instructions that follow the *mfspr*. This lack of precision applies regardless of whether the state of the thread is such that the register is subject to change by the hardware at the time the mfspr is executed. Similarly, if an mtspr instruction is executed that changes the contents of the Time Base,

the change is not guaranteed to have taken effect with respect to causing Time Base transition events until after a subsequent context synchronizing instruction has been executed.

If an *mtspr* instruction is executed that changes the value of a Performance Monitor register other than SIAR, SDAR, and SIER, the change is not guaranteed to have taken effect until after a subsequent context synchronizing instruction has been executed (see Chapter 13. "Synchronization Requirements for Context Alterations" on page 1353).

Programming Note

Depending on the events being monitored, the contents of Performance Monitor registers may be affected by aspects of the runtime environment (e.g., cache contents) that are not directly attributable to the programs being monitored.

11.4.1 Performance Monitor SPR Numbers

The Performance Monitor registers have two sets of SPR numbers, one set that is non-privileged and another set that is privileged.

For the purpose of explanation elsewhere in the architecture, the non-privileged registers are divided into two groups as defined below.

- A: The non-privileged read/write Performance Monitor registers (i.e., the PMCs, MMCR0, MMCR2, and MMCRA at SPR numbers 771-776, 779, 769, and 770, respectively)
- B: The non-privileged read-only Performance Monitor registers (i.e., SIER2, SIER3, MMCR3, SIER, SIAR, SDAR, and MMCR1 at SPR numbers 736, 737, 738, 768, 780, 781, and 782, respectively).

The SPRs in group B are treated as undefined registers for write (*mtspr*) operations. See the *mtspr* instruction description in Section 5.4.4 for additional information.

When the PCR makes a register in either group A or B unavailable in problem state, that SPR is not included in group A or B.

Programming Note -

Older versions of Performance Monitor facilities used different sets of SPR numbers from those shown in Section 5.4.4. (All 32-bit PowerPC implementations used a different set.

11.4.2 Performance Monitor Counters

The six Performance Monitor Counters, PMC1 through PMC6, are 32-bit registers that count events.

	PMC1	
	PMC2	
	PMC3	
	PMC4	
	PMC5	
	PMC6	
32		63

Figure 83. Performance Monitor Counter registers

PMC1 - PMC4 are referred to as "programmable" counters since the events that can be counted can be specified by the program. The events that are counted by each counter are specified in MMCR1.

PMC5 and PMC6 are not programmable and can be specified as being part of the Performance Monitor Facility or not part of it. PMC5 counts instructions completed, and PMC6 counts cycles. The PMCC field in MMCR0 controls whether or not PMCs 5-6 are part of the Performance Monitor Facility, and the result of accessing these counters when they are not part of the Performance Monitor Facility.

Programming Note

PMC5 and PMC6 are defined to facilitate calculating basic performance metrics such as cycles per instruction (CPI).

Programming Note —

Software can use a PMC to "pace" the collection of Performance Monitor data. For example, if it is desired to collect event counts every n cycles, software can specify that a particular PMC count cycles, and set that PMC to 0x8000_0000 - n. The events of interest would be counted in other PMCs. The counter negative condition that will occur after n cycles can, with the appropriate setting of MMCR bits, cause counter values to become frozen, cause a Performance Monitor exception to occur, etc.

11.4.2.1 Event Counting and Sampling

The PMCs are enabled to count unless they are "frozen" by one or more of the "freeze counters" fields in MMCR0 or MMCR2.

Each of PMC's 1-4 can be configured, using MMCR1, to count "continuous" events (events that can occur at any time), or to count "randomly sampled" events (or "sampled" events) that are associated with the execution of randomly sampled instructions.

Continuous events always cause the counters to count (unless counters are frozen). These events are specified for each counter by using encodes F0-FF in the PMCn Selector fields in MMCR1.

Randomly sampled events can cause the counters to count only when random sampling has been enabled by setting MMCRA_{SE}=1. The types of instructions that are sampled are specified in MMCRA_{SM} and MMCRA_{ES}. Randomly sampled events are specified for each counter by using encodes E0-EF in the PMCn Selector fields in MMCR1.

Programming Note -

A typical sequence of operations that enables use the PMCs is as follows.

- Freeze the counters by setting MMCR0_{FC}=1.
- Set control fields in MMCR0 and MMCR2 that control counting in various privilege states and other modes, and that enable counter negative conditions.
- Initialize the events to be counted by PMCs 1-4 using the PMCn Selector fields in MMCR1.
- Specify the BHRB filtering mode, threshold event Counter events, and whether or not random sampling is enabled in the corresponding fields in MMCRA.
- Initialize the PMCs to the values desired. For example, in order to configure a counter to cause a counter negative condition after n counts, that counter would be initialized to 2³²-n.
- Set MMCR0_{FC} to 0 to disable freezing the counters, and set MMCR0_{PMAE} to 1 if a Performance Monitor alert (and the corresponding Performance Monitor interrupt) is desired when an enabled condition or event occurs. (See Section 11.2 for the definition of enabled condition or event.)

When the Performance Monitor alert occurs, the program would typically read the values of the counters as well as the contents of SIAR, SDAR, SIER as needed in order to extract the information that was being monitored.

See Sections 11.4.4 - 11.4.10 for information regarding MMCRs, SIAR, SDAR, and SIER, and some additional usage examples.

11.4.3 Threshold Event Counter

The threshold event counter and associated controls are in MMCRA (see Section 11.4.7). When Performance Monitor alerts are enabled (MMCR0_{PMAE}=1), this counter begins incrementing from value 0 upon each occurrence of the event specified in the Threshold

Event Counter Event (TECE) field after the event specified by the Threshold Start Event (TS) field occurs. The counter stops incrementing when the event specified in the Threshold End Event (TE) field occurs. The counter subsequently freezes until the event specified in the TS field is again recognized, at which point it restarts incrementing from value 0 as explained above. If the counter reaches its maximum value or a Performance Monitor alert occurs, incrementing stops. After the Performance Monitor alert occurs, the contents of the threshold event counter are not altered by the hardware until software sets MMCR0_{PMAE} to 1.

Programming Note -

Because hardware can modify the contents of the threshold event counter when random sampling is enabled (MMCRA_{SE}=1) and MMCR0_{PMAE}=1 at any time, any value written to the threshold event counter under this condition may be immediately overwritten by hardware.

The threshold event counter value is represented as a 3-bit integral power of 4, multiplied by an 8-bit integer. The exponent is contained in MMCRA_{TECX}, and the multiplier is contained in MMCRA_{TECM}. For a given counter exponent, e, and multiplier, m, the number represented is as follows:

$$N = 4^e \times m$$

This counter format allows the counter to represent a range of 0 through approximately 4 million counts with many fewer bits than would be required by a binary counter.

To represent a given counter value, hardware uses as e the smallest 3-bit integer for which an 8-bit integer exists such that the given counter value can be expressed using this format.

Programming Note

Software can obtain the number N from the contents of the threshold event counter by shifting the multiplier left twice times the value contained in the exponent.

The value in the counter is the exact number of events that occur for values from 0 through the maximum multiplier value (255), within 3 events of the exact value for values from 256 - 1020 (or 255×4), within 15 events of the exact value for values from 1024 - 4080 (or 255×4^2), and so on. This represents a relative error in event count of less than 1.6%, which is expected to be sufficient for most situations in which a count of events between a start and end event is required.

34

Programming Note

When using the threshold event counter, software typically specifies a "threshold counter exceeded n" event in MMCR1. This enables a PMC to count the number of times the counter exceeded a specified threshold value during the time Performance Monitor alerts were enabled.

11.4.4 Monitor Mode Control Register 0

Monitor Mode Control Register 0 (MMCR0) is a 64-bit register as shown below.

MMCR0 0 63

Figure 84. Monitor Mode Control Register 0

MMCR0 is used to control multiple functions of the Performance Monitor. Some fields of MMCR0 are altered by the hardware when various events occur.

The following notation is used in the definitions below. "PMCs" refers to PMCs 1 - n and "PMCj" refers to PMCj, where $2 \le j \le n$. n=4 when MMCR0_{PMCC}=0b11 and n=6 otherwise.

When MMCR0_{PMCC} is set to 0b10 or 0b11, providing problem state programs read/write access to MMCR0, only FC, PMAE, PMAO can be accessed. All other bits are not changed when *mtspr* is executed in problem state, and all other bits return 0s when *mfspr* is executed in problem state.

- Programming Note

When PMCC=0b10 or 0b11, problem state programs have write access to MMCR0 in order to enable event-based branch routines to reset the FC bit after it has been set to 1 as a result of an enabled condition or event (FCECE=1). During event processing, the event-based branch handler would write the desired initial values to the PMCs and reset the FC bit to 0. PMAO and PMAE can also be set to their appropriate values during the same write operation before returning.

The bit definitions of MMCR0 are as follows.

Bit(s) Description

0:31 Reserved

32 Freeze Counters (FC)

- The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are not incremented.

The hardware sets this bit to 1 when an enabled condition or event occurs and MMCR0_{FCECE}=1.

33 Freeze Counters in Privileged State (FCS)

- The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are not incremented if MSR_{HV PR}=0b00.

Conditionally Freeze Counters and BHRB in Problem State (FCP)

If the value of bit 51 (FCPC) is 0, this field has the following meaning.

- The PMCs are incremented (if permitted by other MMCR bits) and entries are written into the BHRB (if permitted by the BHRB Instruction Filtering Mode field in MMCRA).
- 1 The PMCs are not incremented, and entries are not written into the BHRB, if MSR_{PR}=1.

If the value of bit 51 (FCPC) is 1, this field has the following meaning.

- The PMCs are not incremented, and entries are not written into the BHRB, if MSR_{HV PR}=0b01.
- 1 The PMCs are not incremented, and entries are not written into the BHRB, if MSR_{HV PR}=0b11.

Programming Note –

In order to freeze counters in problem state regardless of MSR $_{\rm HV}$, MMCR0 $_{\rm FCPC}$ must be set to 0 and MMCR0 $_{\rm FCP}$ must be set to 1.

35 Freeze Counters while Mark = 1 (FCM1)

- O The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are not incremented if MSR_{PMM}=1.

36 Freeze Counters while Mark = 0 (FCM0)

- 0 The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are not incremented if MSR_{PMM}=0.

37 Performance Monitor Alert Enable (PMAE)

- 0 Performance Monitor alerts are disabled and BHRB entries are not written.
- 1 Performance Monitor alerts are enabled, and BHRB entries are written (if enabled by other bits) until a Performance Monitor alert occurs, at which time:
 - MMCR0_{PMAE} is set to 0
 - MMCR0_{PMAO} is set to 1

Programming Note

Software can set this bit and ${\rm MMCR0_{PMAO}}$ to 0 to prevent Performance Monitor exceptions.

Software can set this bit to 1 and then poll the bit to determine whether an enabled condition or event has occurred. This is especially useful for software that runs with MSR_{EE}=0.

In earlier versions of the architecture that lacked the concept of Performance Monitor alerts, this bit was called Performance Monitor Exception Enable (PMXE).

38 Freeze Counters on Enabled Condition or Event (FCECE)

- The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are incremented (if permitted by other MMCR bits) until an enabled condition or event occurs when MMCR0_{TRIGGER}=0, at which time:
 - MMCR0_{FC} is set to 1

If the enabled condition or event occurs when MMCR0_{TRIGGER}=1, the FCECE bit is treated as if it were 0.

39:40 Time Base Selector (TBSEL)

This field selects the Time Base bit that can cause a Time Base transition event (the event occurs when the selected bit changes from 0 to 1).

- 00 Time Base bit 47 is selected.
- 01 Time Base bit 51 is selected.
- 10 Time Base bit 55 is selected.
- 11 Time Base bit 63 is selected.

Programming Note -

Time Base transition events can be used to collect information about activity, as revealed by event counts in PMCs and by addresses in SIAR and SDAR, at periodic intervals.

In multi-threaded systems in which the Time Base registers are synchronized among the threads, Time Base transition events can be used to correlate the Performance Monitor data obtained by the several threads. For this use, software must specify the same TBSEL value for all the threads in the system.

Because the frequency of the Time Base is implementation-dependent, software should invoke a system service program to obtain the frequency before choosing a value for TBSEL.

41 Time Base Event Enable (TBEE)

- 0 Time Base transition events are disabled.
- 1 Time Base transition events are enabled.

Programming Note -

When PMC3 is configured to count the occurrence of Time Base transition events, the events are counted regardless of the value of MMCR0_{TBEE}. (See Section 11.4.5.) The occurrence of a Time Base transition causes a Performance Monitor alert only if MMCR0_{TBEE}=1.

42 BHRB Available (BHRBA)

This field controls whether the BHRB instructions are available in problem state. If an attempt is made to execute a BHRB instruction in problem state when the BHRB instructions are not available, a Facility Unavailable interrupt will occur.

- 0 clrbhrb and mfbhrbe are not available in problem state.
- cIrbhrb and mfbhrbe are available in problem state unless they have been made unavailable by some other register.

43 Performance Monitor Event-Based Branch Enable (EBE)

This field controls whether Performance Monitor event-based branches and Performance Monitor event-based exceptions are enabled.

When Performance Monitor event-based branches and exceptions are disabled, no Performance Monitor event-based branches or exceptions occur regardless of the state of BESCR_{PME}.

- Performance Monitor event-based branches and exceptions are disabled.
- 1 Performance Monitor event-based branches and exceptions are enabled.

Programming Note -

In order to enable a problem state applications to use the event-based Branch facility for Performance Monitor events. privileged software initializes MMCR1 to specify the events to be counted, and sets MMCR2, and MMCRA to specify additional sampling controls. MMCR0 should be initialized with PMCC set to 0b10 or ob11 (to give problem state access to various Performance Monitor registers), PMAE and PMAO set to 0s (disabling Performance Monitor alerts), and EBE set to (enabling Performance Monitor event-based branches and exceptions to occur). If the Event-Based Branch facility has not been enabled in the FSCR and HFSCR, it must be enabled in these registers as well.

The above operations by the operating system enable the application to control Performance Monitor event-based branching by means of BESCR_{PME} (to enable or disable Performance Monitor event-based branching) and MMCR0_{PMAE} (to enable or disable Performance Monitor alerts).

44:45 PMC Control (PMCC)

This field controls whether or not PMCs 5 - 6 are included in the Performance Monitor, and the accessibility of groups A and B (see Section 11.4.1) of non-privileged SPRs in problem state as described below.

Programming Note –

The PMCC field does not affect the behavior of the privileged Performance Monitor registers (SPRs 784-792, 795-798); accesses to these SPRs in problem state result in Privileged Instruction type Program interrupts.

The PMCC field also does not affect the behavior of write operations to group B; write operations to SPRs in group B are treated as not supported regardless of privilege state. See the *mtspr* instruction description in Section 5.4.4 for additional information on accessing SPRs that are not supported.

Programming Note -

When the PCR makes SPRs unavailable in problem state, they are treated as undefined, and they are not included in groups A or B regardless of the value of PMCC. Thus when the PCR indicates a version of the architecture prior to V. 2.07 (i.e., $PCR_{v2.06}=1$), the PMCC field does not affect SPRs MMCR2 or SIER, which are newly-defined in V. 2.07; these SPRs are treated as undefined registers. Accesses to them in problem state result in Hypervisor Emulation Assistance interrupts regardless of the value of PMCC, and Facility Unavailable interrupts do not occur for them. See Section 2.5 for additional information.

- 00 PMCs 5 6 are included in the Performance Monitor.
 - Group A is read-only, and group B read access behavior is conditional on MMCR0_{PMCCEXT} in problem state. If an attempt is made to write to an SPR in group A in problem state, a Hypervisor Emulation Assistance interrupt will occur.
- 01 PMCs 5 6 are included in the Performance Monitor.
 - Group A is not allowed to be read or written in problem state, and group B is not allowed to be read in problem state. If an attempt is made, in problem state, to read or write to an SPR in group A, or to read from an SPR in group B, a Facility Unavailable interrupt will occur.
- 10 PMCs 5 6 are included in the Performance Monitor.
 - Group A is allowed to be read and written in problem state, and group B except for MMCR1 (SPR 782) is allowed to be read in problem state. If an attempt is made to read MMCR1 in problem state, a Facility Unavailable interrupt will occur.
- 11 PMCs 5 6 are not included in the Performance Monitor. See Section 11.4.2 for details.

Group A except for PMCs 5-6 (SPRs 775,776) is allowed to be read and written in problem state, and group B except for MMCR1 (SPR 782) is allowed to be read in problem state.

If an attempt is made, in problem state, to read or write to PMCs 5-6 (SPRs 775,776), or to read from MMCR1, a Facility Unavailable interrupt will occur.

When an SPR is made available by the PMCC field, it is available only if it has not

been made unavailable by the HFSCR (see Section 7.2.13).

Programming Note -

In order to give problem state programs the same level of access to the Performance Monitor registers as was specified in Power ISA V 2.06, PMCC must be set to 0b00 (restricting access to read-only) and the PCR should indicate Version 2.06 (restricting access to the set of Performance Monitor SPRs and SPR bits that were defined in V 2.06).

When PMCC=0b00 and a write operation to a Performance Monitor register in group A or B is attempted in problem state, a Hypervisor Emulation Assistance interrupt occurs in order to maintain compatibility with V 2.06. For other values of PMCC, write or read operations to group A and read operations from group B that are not allowed result in Facility Unavailable interrupts. Facility Unavailable interrupts provide the operating system with more information about the type of disallowed access that was attempted than the Hypervisor Emulation Assistance interrupt provides. See Section 7.2.12 for additional information.

Programming Note -

In order to prevent applications from accessing Performance Monitor registers, PMCC is set to 0b01.

In order to allow applications limited control over the Performance Monitor, PMCC is set to 0b10 or 0b11. These values are also used when Performance Monitor event-based branches are enabled.

46:47 Reserved

48 **PMC1 Condition Enable** (PMC1CE)

This bit controls whether counter negative conditions due to a negative value in PMC1 are enabled.

- Counter negative conditions for PMC1 are disabled.
- Counter negative conditions for PMC1 are enabled.

49 **PMCj Condition Enable** (PMCjCE)

This bit controls whether counter negative conditions due to a negative value in any PMCj (i.e., in any PMC except PMC1) are enabled.

- Counter negative conditions for all PMCjs are disabled.
- Counter negative conditions for all PMCjs are enabled.

50 *Trigger* (TRIGGER)

- The PMCs are incremented (if permitted by other MMCR bits).
- 1 PMC1 is incremented (if permitted by other MMCR bits). The PMCjs are not incremented until PMC1 is negative or an enabled condition or event occurs, at which time:
 - the PMCjs resume incrementing (if permitted by other MMCR bits)
 - MMCR0_{TRIGGER} is set to 0

See the description of the FCECE bit, above, regarding the interaction between TRIGGER and FCECE.

Programming Note -

Uses of TRIGGER include the following.

- Resume counting in the PMCjs when PMC1 becomes negative, without causing a Performance Monitor interrupt. Then freeze all PMCs (and optionally cause a Performance Monitor interrupt) when a PMCj becomes negative. The PMCjs then reflect the events that occurred between the time PMC1 became negative and the time a PMCj becomes negative. This use requires the following MMCR0 bit settings.
 - TRIGGER=1
 - PMC1CE=0
 - PMCiCE=1
 - TBEÉ=0
 - FCECE=1
 - PMAE=1 (if a Performance Monitor interrupt is desired)
- Resume counting in the PMCjs when PMC1 becomes negative, and cause a Performance Monitor interrupt without freezing any PMCs. The PMCjs then reflect the events that occurred between the time PMC1 became negative and the time the interrupt handler reads them. This use requires the following MMCR0 bit settings.
 - TRIGGER=1
 - PMC1CE=1
 - TBEE=0
 - FCECE=0
 - PMAE=1

51 Freeze Counters and BHRB in Problem State Condition (FCPC)

This bit controls the meaning of bit 34 (FCP). See the definition of bit 34 for details.

Programming Note —

In order to enable the FCP bit to freeze counters in problem state regardless of MSR_{HV} , $MMCR0_{FCPC}$ must be set to 0.

52 Reserved

53 Freeze Counters, sampling and threshold counting in Ultravisor State (FCU)

- The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are not incremented, if MSR_S HV PR=0b110.

54 **PMCC Extended** (PMCCEXT)

- 0 If MMCR0_{PMCC} = b00, a SPR in group B is allowed to be read in problem state.
- 1 If MMCR0_{PMCC} = b00 and an attempt is made to read from an SPR in group B, a Facility Unavailable Interrupt will occur.

55 Control Counters 5 - 6 with Run Latch (CC5-6RUN)

When MMCR0_{PMCC} = b11, the setting of this bit has no effect; otherwise it is defined as follows.

- 0 PMCs 5 and 6 are incremented if CTRL_{RUN}=1 (if permitted by other MMCR bits).
- 1 PMCs 5 and 6 are incremented regardless of the value of CTRL_{RUN} (if permitted by other MMCR bits).

56 **Performance Monitor Alert Occurred** (PMAO)

- O A Performance Monitor alert has not occurred since the last time software set this bit to 0.
- A Performance Monitor alert has occurred since the last time software set this bit to 0

This bit is set to 1 by the hardware when a Performance Monitor alert occurs. This bit can be set to 0 only by the *mtspr* instruction.

Programming Note -

Software can set this bit to 1 and set PMAE to 0 to simulate the occurrence of a Performance Monitor alert.

Software should set this bit to 0 after handling the Performance Monitor alert.

57 Reserved

58 Freeze Counters 1-4 (FC1-4)

- 0 PMC1 PMC4 are incremented (if permitted by other MMCR bits).
- 1 PMC1 PMC4 are not incremented.

59 **Freeze Counters 5-6** (FC5-6)

- 0 PMC5 PMC6 are incremented (if permitted by other MMCR bits).
- 1 PMC5 PMC6 are not incremented.

60:61 Reserved

62 Freeze Counters 1-4 in Wait State (FC1-4WAIT)

- 0 PMCs 1-4 are incremented (if permitted by other MMCR bits).
- 1 PMCs 1-4, except for PMCs counting events that are not controlled by this bit, are not incremented if CTRL_{RLIN}=0.

Programming Note —

When PMC 1 is counting cycles, it is not controlled by this bit. See the description of the F0 event in Section 11.4.5.

63 Freeze Counters in Hypervisor State (FCH)

- 0 The PMCs are incremented (if permitted by other MMCR bits).
- 1 The PMCs are not incremented if MSR_S HV PR=0b010.

11.4.5 Monitor Mode Control Register 1

Monitor Mode Control Register 1 (MMCR1) is a 64-bit register as shown below.




Figure 85. Monitor Mode Control Register 1

MMCR1 enables software to specify the events that are counted by the PMCs.

In the following descriptions, events due to randomly sampled instructions occur only if random sampling is enabled (MMCRA_{SE}=1); all other events occur whenever the event specification is met regardless of the value of MMCRA_{SE}.

Various events defined below refer to "threshold A" through "threshold H". The table below specifies the number of threshold event counter events corresponding to each of these thresholds.

Threshold	Events
А	4096
В	32
С	64
D	128
Е	256
F	512
G	1024
Н	2048

Table 6: Event Counts for the sholds A-H

The bit definitions of MMCR1 are as follows. Implementation-dependent MMCR1 bits that are not supported are treated as reserved.

Bit(s) Description

0:31 Problem state access (SPR 782) Reserved

> Privileged access (SPR 782 or 798) Implementation-dependent

32:39 PMC1 Selector (PMC1SEL)

The value of PMC1SEL specifies the event to be counted by PMC1 as defined below. All values in the range of E0 - FF that are not specified below are reserved.

Hex Event

00 Disable events. (No events occur.)01-BF Implementation-dependent

C0-DF Reserved

The following events can occur only when random sampling is enabled (MMCRA_{SE}=1). The sampling modes corresponding to each event are listed in parentheses. (The sampling mode is specified in MMCRA_{SM}.)

- E0 The thread has dispatched a randomly sampled instruction. (RIS)
- E2 The thread has completed a randomly sampled *Branch* instruction for which the branch was taken. (RIS, RBS)
- E4 The thread has failed to locate a randomly sampled instruction in the primary instruction cache. (RIS)
- E6 The threshold event counter has exceeded the number of events corresponding to threshold A (see Table 6). (RIS, RLS, RBS)
- E8 The threshold event counter has exceeded the number of events corresponding to threshold E (see Table 6). (RIS, RLS, RBS)

- EA The thread filled a block in a data cache with data that were accessed by a randomly sampled *Load* instruction. (RIS, RLS)
- EC The threshold event counter has reached its maximum value. (RIS, RLS, RBS)

The following events can occur regardless of whether random sampling is enabled.

- F0 A cycle has occurred. This event is not controlled by MMCR0_{FC1-4WAIT}.
- F2 A cycle has occurred in which the thread completed one or more instructions.
- F4 The thread has completed a Floating-Point, Vector Floating-Point, or VSX Floating-Point instruction other than a Load or Store instruction to the point at which it has reported all exceptions it will cause.
- F6 The thread has failed to locate an ERAT entry during instruction address translation.
- F8 A cycle has occurred during which all previously initiated instructions have completed and no instructions are available for initiation.
- FA A cycle has occurred during which the RUN bit of the CTRL register for one or more threads of the multi-threaded processor was set to 1.
- FC A load type instruction finished. If the instruction caused more than one reference, only one will be counted.
- FE The thread has completed an instruction.

40:47 **PMC2 Selector** (PMC2SEL)

The value of PMC2SEL specifies the event to be counted by PMC2 as defined below. All values in the range of E0 - FF that are not specified below are reserved.

Hex Event

00 Disable events. (No events occur.)

01-BF Implementation-dependent

C0-DF Reserved

The following events can occur only when random sampling is enabled (MMCRA_{SE}=1). The sampling modes corresponding to each event are listed in parentheses. (The sampling mode is specified in MMCRA_{SM}.)

- E0 The thread has obtained the data for a randomly sampled *Load* instruction from storage that did not reside in any cache. (RIS. RLS)
- E2 The thread has failed to locate the data for a randomly sampled *Load* instruction in the primary data cache. (RIS, RLS)

- E4 The thread filled a block in the primary data cache with data that were accessed by a randomly sampled *Load* instruction and obtained from a location other than the secondary or tertiary cache. (RIS, RLS)
- E6 The threshold event counter has exceeded the number of events corresponding to threshold B (see Table 6). (RIS, RLS, RBS)
- E6 The threshold event counter has exceeded the number of events corresponding to threshold F (see Table 6). (RIS, RLS, RBS)

The following events can occur regardless of whether random sampling is enabled.

- F0 The thread has completed a *Store* instruction to the point at which it has reported all the exceptions it will cause.
- F2 The thread has dispatched an instruction.
- F4 A cycle has occurred during which the RUN bit of the thread's CTRL register contained 1.
- F6 The thread has failed to locate an ERAT entry during data address translation, and a new ERAT entry corresponding to the data effective address has been written.
- F8 An external interrupt for the thread has
- FA The thread has completed a *Branch* instruction for which the branch was taken.
- FC The thread has failed to locate an instruction in the primary cache.
- FE The thread has filled a block in the primary data cache with data that were accessed by a *Load* instruction and obtained from a location other than the secondary cache.

48:55 *PMC3Selector* (PMC3SEL)

The value of PMC3SEL specifies the event to be counted by PMC3 as defined below. All values in the range of E0 - FF that are not specified below are reserved.

Hex Event

00 Disable events. (No events occur.)01-BF Implementation-dependentC0-DF Reserved

The following events can occur only when random sampling is enabled (MMCRA_{SE}=1). The sampling modes corresponding to each event are listed in parentheses. (The sampling mode is specified in MMCRA_{SM}.)

E2 The thread has completed a randomly sampled *Store* instruction to the point at which it has reported all exceptions it will cause. (RIS,RLS)

- E4 The thread has mispredicted either whether or not the branch would be taken, or if taken, the target address of a randomly sampled *Branch* instruction. (RIS, RBS)
- E6 The thread has failed to locate an ERAT entry during data address translation for a randomly sampled instruction. (RIS,RLS)
- E8 The threshold event counter has exceeded the number of events corresponding to threshold C (see Table 6). (RIS, RLS, RBS)
- EA The threshold event counter has exceeded the number of events corresponding to threshold G (see Table 6). (RIS, RLS, RBS)

The following events can occur regardless of whether random sampling is enabled.

- F0 The thread has attempted to store data in the primary data cache but no block corresponding to the real address existed.
- F2 The thread has dispatched an instruction.
- F4 The thread has completed an instruction when the RUN bit of the CTRL register for all threads on the multi-threaded processor contained 1.
- F6 The thread has filled a block in the primary data cache with data that were accessed by a *Load* instruction.
- F8 A Time Base transition event has occurred for the thread. This event is counted regardless of whether or not Time Base transition events are enabled by MMCR0_{TRFF}.
- FA The thread has loaded an instruction from a higher level cache than the tertiary cache.
- FC The thread was unable to translate a data virtual address using the TLB.
- FE The thread has filled a block in the primary data cache with data that were accessed by a *Load* instruction and obtained from a location other than the secondary or tertiary cache.

56:63 **PMC4 Selector** (PMC4SEL)

The value of PMC4SEL specifies the event to be counted by PMC4 as defined below. All values in the range of E0 - FF that are not specified below are reserved.

Hex Event

00 Disable events. (No events occur.)01-BF Implementation-dependent

C0-DF Reserved

The following events can occur only when random sampling is enabled (MMCRA_{SE}=1). The sampling modes corresponding to each event

are listed in parentheses. (The sampling mode is specified in $\mbox{\rm MMCRA}_{\mbox{\rm SM}}.)$

- E0 The thread has completed a randomly sampled instruction. (RIS, RLS, RBS)
- E4 The thread was unable to translate a data virtual address using the TLB for a randomly sampled instruction. (RIS,RLS)
- E6 The thread has loaded a randomly sampled instruction from a higher level cache than the tertiary cache. (RIS)
- E8 The thread has filled a block in the primary data cache with data that were accessed by a randomly sampled *Load* instruction and obtained from a location other than the secondary cache. (RIS, RLS)
- EA The threshold event counter has exceeded the number of events corresponding to threshold D (see Table 6). (RIS, RLS, RBS)
- EC The threshold event counter has exceeded the number of events corresponding to threshold H (see Table 6). (RIS, RLS, RBS)

The following events can occur regardless of whether random sampling is enabled.

- F0 The thread has attempted to load data from the primary data cache but no block corresponding to the real address existed.
- F2 A cycle has occurred during which the thread has dispatched one or more instructions.
- F4 A cycle has occurred during which the PURR was incremented when the RUN bit of the thread's CTRL register contained 1.
- F6 The thread has mispredicted either whether or not the branch would be taken, or if taken, the target address of a *Branch* instruction.
- F8 The thread has discarded prefetched instructions.
- FA The thread has completed an instruction when the RUN bit of the thread's CTRL register contained 1.
- FC The thread was unable to translate an instruction virtual address using the TLB, and a new TLB entry corresponding to the instruction virtual address has been written.
- FE The thread has obtained the data for a *Load* instruction from storage that did not reside in any cache.

Compatibility Note

In versions of the architecture that precede Version 2.02 the PMC Selector Fields were six bits long, and were split between MMCR0 and MMCR1. PMC1-8 were all programmable.

If more programmable PMCs are implemented in the future, additional MMCRs may be defined to cover the additional selectors.

11.4.6 Monitor Mode Control Register 2

Monitor Mode Control Register 2 (MMCR2) is a 64-bit register that contains 9-bit control fields for controlling the operation of PMC1 - PMC6 as shown below.




Figure 86. Monitor Mode Control Register 2

When MMCR0_{PMCC} = 0b11, fields C1 - C4 control the operation of PMC1 - PMC4, respectively and fields C5 and C6 are ignored by the hardware; otherwise, fields C1 - C6 control the operation of PMC1 - PMC6, respectively. The bit definitions of each Cn field are as follows, where n = 1,...6.

When MMCR0_{PMCC} is set to 0b10 or 0b11, providing problem state programs read/write access to MMCR2, only the FCnP0 bits can be accessed. All other bits are not changed when *mtspr* is executed in problem state, and all other bits return 0s when *mfspr* is executed in problem state.

Bit Description

- 0 Freeze Counter n in Privileged State (FCnS)
 - 0 PMCn is incremented (if permitted by other MMCR bits).
 - 1 PMCn is not incremented if MSR_{HV PR}=0b00.
- 1 Freeze Counter n in Problem State if MSR_{HV}=0 (FCnP0)
 - 0 PMCn is incremented (if permitted by other MMCR bits).
 - 1 PMCn is not incremented if MSR_{HV PR}=0b01.

Programming Note-

Problem state programs need access to this field in order to enable them to individually enable counters when analyzing sections of code. All the other fields will typically be initialized by the operating system.

2 Freeze Counter n in Problem State if MSR_{HV}=1 (FCnP1)

- 0 PMCn is incremented (if permitted by other MMCR bits).
- 1 PMCn is not incremented if MSR_{HV PR}=0b11.

3 Freeze Counter n while Mark = 1 (FCnM1)

- 0 PMCn is incremented (if permitted by other MMCR bits).
- 1 PMCn is not incremented if MSR_{PMM}=1.

4 Freeze Counter n while Mark = 0 (FCnM0)

- 0 PMCn is incremented (if permitted by other MMCR bits).
- 1 PMCn is not incremented if MSR_{PMM}=0.

5 Freeze Counter n in Wait State (FCnWAIT)

- 0 PMCn is incremented (if permitted by other MMCR bits).
- 1 PMCn is not incremented if CTRL_{RUN}=0.

Programming Note-

The operating system is expected to set CTRL_{RUN} to 0 when the thread is in a "wait state", i.e., when there is no process ready to run.

6 Freeze Counter n in Hypervisor State (FCnH)

- 0 PMCn is incremented (if permitted by other MMCR bits).
- 1 PMCn is not incremented if MSR_{HV PR}=0b10.

Bits 54:63 of MMCR2 are reserved.

11.4.7 Monitor Mode Control Register A

Monitor Mode Control Register A (MMCRA) is a 64-bit register as shown below.

MMCRA 63

Figure 87. Monitor Mode Control Register A

MMCRA gives privileged programs the ability to control the sampling process, BHRB filtering, and threshold events.

When MMCR0_{PMCC} is set to 0b10 or 0b11, providing problem state programs read/write access to MMCRA, the Threshold Event Counter Exponent (TECX) and Threshold Event Counter Multiplier (TECM) fields are read-only, and all other fields return 0s, when *mfspr* is executed in problem state; all fields are not changed when *mtspr* is executed in problem state.

Programming Note -

Read/write access is provided to MMCRA in problem state (SPR 770) when MMCR0_{PMCC} = 0b10 or 0b11 even though no fields can be modified by *mtspr* because future versions of the architecture may allow various fields of MMCRA to be modified in problem state.

The bit definitions of MMCRA are as follows.

Bit(s) Description

0:25 Problem state access (SPR 770) Reserved

> Privileged access (SPR 770 or 786) Implementation-dependent

26 BHRB Recording Disable (BHRBRD)

This field controls whether BHRB entries are written when BHRB recording is enabled by other bits.

- 0 BHRB entries are written (if enabled by other bits).
- BHRB entries are not written.
- 27:31 Problem state access (SPR 770) Reserved

Privileged access (SPR 770 or 786) Implementation-dependent

32:33 BHRB Instruction Filtering Mode (IFM)

This field controls the filter criterion used by the hardware when recording *Branch* instructions into the BHRB. See Section 11.5.

- 00 All taken Branch instructions are entered into the BHRB unless prevented by other filtering fields.
- 01 Only taken calls are entered into the BHRB. Includes direct and indirect: **bl, bla, bcl, bcla, bclrl, bctrl, bctarl**.
- 10 Only taken indirect branches (excluding calls) are entered into BHRB: bclr, bcctr, bctar. This translates to all XL-form taken branches with LK=0.
- 11 Only taken conditional branches: **bc, bca, bcl, bcla, bclr, bclr, bctr, bct**

bctarl. This translates to all B-form or XL-form taken branches except those with the BO field encoded to branch always (BO=0b1z1zz).

Programming Note-

Filtering mode 10 provides additional filtering for unconditional Branch instructions, and for indirect Branch instructions only the target address is recorded.

Filtering mode 11 provides additional filtering for instructions that provide a hint or for which the outcome does not depend on the value of the Condition Register.

34:36 Threshold Event Counter Exponent (TECX)

This field species the exponent of the threshold event counter value. See Section 11.4.3 for additional information. The maximum exponent supported is at least 5.

37:44 Threshold Event Counter Multiplier (TECM)

This field species the multiplier of the threshold event counter value. See Section 11.4.3 for additional information.

Programming Note-

When $MMCR0_{PMCC} = 0b10$ or 0b11, providing problem-state programs read-write access to MMCRA, problem state programs are able to read only the TECX and TECM fields (and are not able to write any fields). The values of these fields are needed during the processing of an event-based branch that occurs due to a counter negative condition for a PMC that counting "threshold exceeded n" events (e.g. MMCR1_{PMC1SEL} = 0xE8). Reading these fields enables the application to determine the amount by which the threshold was exceeded. Applications are not given access to other fields, and these other fields must initialized by the operating system.

45:47 Threshold Event Counter Event (TECE)

This field specifies the event, if any, that is counted by the threshold event counter. The values and meanings are follows.

Value **Event** 000 Disable counting. 001

A cycle has occurred.

010 An instruction has completed.

011 Reserved All other values are implementation-dependent

48:51 Threshold Start Event (TS)

This field specifies the event that causes the threshold event counter to start counting occurrences of the event specified in the Threshold Event Counter Event (TECE) field. The events only occur if MMCRASE=1 (random sampling enabled) and one of the sampling modes listed in parenthesis is in effect. (The sampling mode that is currently in effect is specified in MMCRA_{SM}.)

0000 Reserved.

- 0001 The thread has randomly sampled an instruction while it is being decoded.
- 0010 The thread has dispatched a randomly sampled instruction. (RIS)
- 0011 A randomly sampled instruction has been sent to a facility (e.g. Branch, Fixed Point, etc.) (RIS, RLS, RBS)
- 0100 The thread has completed a randomly sampled instruction to the point at which it has reported all exceptions it will cause. (RIS, RLS, RBS)
- 0101 The thread has completed a randomly sampled instruction. (RIS, RLS, RBS)
- 0110 The thread has failed to locate data for a randomly sampled Load instruction in the primary data cache. (RIS, RLS)
- 0111 The thread has filled a block in the primary data cache with data that were accessed by a randomly sampled Load instruction. (RIS, RLS)

The definition of the following values depends on whether the access to MMCRA is in problem state or in privileged state.

Problem state access (SPR 770) 1000 - 1111 - Reserved

Privileged access (SPR 770 or 786) 1000 - 1111 - Implementation-dependent

52:55 Threshold End Event (TE)

This field specifies the event that causes the threshold event counter to stop counting occurrences of the event specified in the Threshold Event Counter Event (TECE) field. The events only occur if MMCRASE=1 (random sampling enabled) and one of the sampling modes listed in parenthesis is in effect. (The sampling mode that is currently in effect is specified in MMCRA_{SM}.)

0000 Reserved

0001 The thread has randomly sampled an instruction while it is being decoded. (RIS)

- 0010 The thread has dispatched a randomly sampled instruction. (RIS)
- 0011 A randomly sampled instruction has been sent to a facility (e.g. Branch, Fixed Point, etc.) (RIS, RLS, RBS)
- 0100 The thread has completed a randomly sampled instruction to the point at which it has reported all exceptions that it will cause. (RIS, RLS, RBS)
- 0101 The thread has completed a randomly sampled instruction. (RIS, RLS, RBS)
- 0110 The thread has failed to locate data for a randomly sampled Load instruction in the primary data cache. (RIS, RLS)
- 0111 The thread has filled a block in the primary data cache with data that were accessed by a randomly sampled Load instruction. (RIS, RLS)

The definition of the following values depends on whether the access to MMCRA is in problem state or in privileged state.

Problem state access (SPR 770) 1000 - 1111 - Reserved

Privileged access (SPR 770 or 786) 1000 - 1111 - Implementation-dependent

56 Reserved

57:59 Eligibility for Random Sampling (ES)

random sampling is enabled (MMCRA_{SE}=1) and the SM field indicates random instruction sampling (RIS), the encodings of this field specify the instructions that are eligible to be sampled as follows.

000 All instructions

001 All Load and Store instructions

010 All probe no-op instructions

011 Reserved

The definition of the following values depends on whether the access to MMCRA is in problem state or in privileged state.

Problem state access (SPR 770) 100 - 111 - Reserved

Privileged access (SPR 770 or 786)

100 - 111 - Implementation-dependent

random When sampling is enabled (MMCRA_{SE}=1) and the SM field indicates random Load/Store Facility sampling (RLS), the encodings of this field specify the instructions that are eligible to be sampled as follows.

000 Instructions for which the thread has attempted to load data from the data cache but no block corresponding to the real address existed.

001 Reserved

010 Reserved

011 Reserved

The definition of the following values depends on whether the access to MMCRA is in problem state or in privileged state.

Problem state access (SPR 770) 100 - 111 - Reserved

Privileged access (SPR 770 or 786) 100 - 111 - Implementation-dependent

random sampling is enabled (MMCRA_{SF}=1) and the SM field indicates random Branch Facility sampling (RBS), the encodings of this field specify the instructions that are eligible to be sampled as follows.

- 000 Instructions for which the thread has either mispredicted whether or not the branch would be taken, or if taken, the target address of a Branch instruction.
- 001 Instructions for which the thread has mispredicted whether or not the branch of a Branch instruction would be taken because the contents of the Condition Register differed from the predicted contents.
- 010 Instructions for which the thread has mispredicted the target address of a Branch instruction.
- 011 All Branch instructions for which the branch was taken.

The definition of the following values depends on whether the access to MMCRA is in problem state or in privileged state.

Problem state access (SPR 770)

100 - 111 - Reserved

Privileged access (SPR 770 or 786) 100 - 111 - Implementation-dependent

60 Reserved

61:62 Random Sampling Mode (SM)

- 00 Random Instruction Sampling (RIS) -Instructions that meet the criterion specified in the ES field for random instruction sampling are eligible to be sampled.
- 01 Random Load/Store Facility Sampling (RLS) - Instructions that meet the criterion specified in the ES field for random Load/ Store Facility sampling are eligible for sampling.
- 10 Random Branch Facility Sampling (RBS) - Instructions that meet the criterion specified in the ES field for random Branch Facility sampling are eligible for sampling.
- 11 Reserved

63 Random Sampling Enable (SE)

- 0 Random sampling is disabled.
- 1 Random sampling is enabled.

See Section 11.4.2.1 for information about random sampling.

11.4.8 Sampled Instruction Address Register

The Sampled Instruction Address Register (SIAR) is a 64-bit register.




Figure 88. Sampled Instruction Address Register

When a Performance Monitor alert occurs because of an event caused by execution of a randomly sampled instruction, bits 0:61 of the SIAR contain bits 0:61 of the effective address of the instruction if $SIER_{SIARV} = 1$ and contains an undefined value if $SIER_{SIARV} = 0$.

When a Performance Monitor alert occurs because of an event other than an event caused by execution of a randomly sampled instruction, the SIAR contains the effective address of an instruction that was being executed, possibly out-of-order, at or around the time that the Performance Monitor alert occurred.

The instruction located at the effective address contained in the SIAR is called the "sampled instruction".

Except as described in the next paragraph, the contents of SIAR may be altered by the hardware if and only if MMCR0_{PMAE}=1. Thus after the Performance Monitor alert occurs, the contents of SIAR are not altered by the hardware until software sets MMCR0_{PMAE} to 1. After software sets MMCR0_{PMAE} to 1, the contents of SIAR are undefined until the next Performance Monitor alert occurs.

If single step or branch tracing is active (MSR_{TE} = 0b10 or 0b01), the contents of SIAR as used by the Performance Monitor facility are undefined and may change even when $MMCR0_{PMAE}$ =0.

Programming Note

When the Performance Monitor alert occurs, SIER_{AMPPR} SAMPHV indicates the value of MSR_{HVPR} that was in effect when the sampled instruction was being executed. (The contents of these SIER bits are visible only in privileged state.)

11.4.9 Sampled Data Address Register

The Sampled Data Address Register (SDAR) is a 64-bit register.




Figure 89. Sampled Data Address Register

When a Performance Monitor alert occurs because of an event caused by execution of a randomly sampled instruction, the SDAR contains the effective address of the storage operand of the instruction if SIER_{SDARV} = 1 and contains an undefined value if SIER_{SDARV} = 0.

When a Performance Monitor alert occurs because of an event other than an event caused by execution of a randomly sampled instruction, the SDAR contains the effective address of the storage operand of an instruction that was being executed, possibly out-of-order, at or around the time that the Performance Monitor alert occurred. This storage operand may or may not be the storage operand (if any) of the sampled instruction.

The data located at the effective address contained in the SDAR are called the "sampled data."

■ Except as described in the next paragraph, the contents of SDAR may be altered by the hardware if and only if MMCR0_{PMAE}=1. Thus after the Performance Monitor alert occurs, the contents of SDAR are not altered by the hardware until software sets MMCR0_{PMAE} to 1. After software sets MMCR0_{PMAE} to 1, the contents of SDAR are undefined until the next Performance Monitor alert occurs.

If single step or branch tracing is active (MSR $_{TE}$ = 0b10 or 0b01), the contents of SDAR as used by the Performance Monitor facility are undefined and may change even when MMCR0 $_{PMAE}$ =0.

11.4.10 Sampled Instruction Event Register

The Sampled Instruction Event Register (SIER) is a 64-bit register.




Figure 90. Sampled Instruction Event Register

When random sampling is enabled and a Performance Monitor alert occurs because of an event caused by execution of a randomly sampled instruction, the SIER contains information about the sampled instruction. The contents of all fields are valid unless otherwise indicated.

- Programming Note -

A Performance Monitor alert occurs because of an event caused by execution of a randomly sampled instruction if random sampling Is enabled and a counter negative condition exists in a PMC that was counting events based on randomly sampled instructions.

When random sampling is disabled or when a Performance Monitor alert occurs because of an event that was not caused by execution of a randomly sampled instruction, the contents of the SIER are undefined.

The contents of SIER may be altered by the hardware if and only if MMCR0_{PMAE}=1. Thus after the Performance Monitor alert occurs, the contents of SIER are not altered by the hardware until software sets MMCR0_{PMAE} to 1. After software sets MMCR0_{PMAE} to 1, the contents of SIER are undefined until the next Performance Monitor alert occurs.

The bit definitions of the SIER are as follows.

0:37 The definition of these bits depends on whether the access to SIER is in problem state or in privileged state.

Problem state access (SPR 768) Reserved

Privileged access (SPR 768 or 784) Implementation-dependent

38:40 The definition of these bits depends on whether the access to SIER is in problem state or in privileged state.

Problem state access (SPR 768) Reserved

Privileged access (SPR 768 or 784)

- 38 Sampled MSR_{PR} (SAMPPR) Value of MSR_{PR} when the Performance Monitor alert occurred.
- 39 Sampled MSR_{HV} (SAMPHV) Value of MSR_{HV} when the Performance Monitor alert occurred.
- 40 Reserved

41 **SIAR Valid** (SIARV)

Set to 1 when the contents of the SIAR are valid (i.e., they contain the effective address of the sampled instruction); otherwise set to 0.

42 **SDAR Valid** (SDARV)

Set to 1 when the contents of the SDAR are valid (i.e., they contain the effective address of the sampled instruction); otherwise set to 0.

43 Threshold Exceeded (TE)

Set to 1 by the hardware if the contents of the threshold event counter exceeded the maximum value when the Performance Monitor

alert occurred; otherwise set to 0 by the hardware.

44 Slew Down

Set to 1 by the hardware if the processor clock was lower than nominal when the Performance Monitor alert occurred; otherwise set to 0 by the hardware.

45 Slew Up

Set to 1 by the hardware if the processor clock was higher than nominal when the Performance Monitor alert occurred; otherwise set to 0 by the hardware.

46:48 **Sampled Instruction Type** (SITYPE)

This field indicates the sampled instruction type. The values and their meanings are as follows.

- 000 The hardware is unable to indicate the sampled instruction type
- 001 Load Instruction
- 010 Store instruction
- 011 Branch Instruction
- 100 Floating-Point Instruction other than a Load or Store instruction
- 101 Fixed-Point Instruction other than a Load or Store instruction
- 110 Condition Register or System Call instruction
- 111 Load And Reserve or Store Conditional Instruction

49:51 Sampled Instruction Cache Information (SICACHE)

This field provides cache-related information about the sampled instruction.

- 000 The hardware is unable to provide any cache-related information for the sampled instruction.
- 001 The thread obtained the instruction in the primary instruction cache.
- 010 The thread obtained the instruction in the secondary cache.
- 011 The thread obtained the instruction in the tertiary cache.
- 100 The thread failed to obtain the instruction in the primary, secondary, or tertiary cache
- 101 Reserved
- 110 Reserved
- 111 Reserved

52 **Sampled Instruction Taken Branch** (SITAKBR)

Set to 1 if the SITYPE field indicates a *Branch* instruction and the branch was taken; otherwise set to 0.

53 Sampled Instruction Mispredicted Branch (SIMISPRED)

Set to 1 if the SITYPE field indicates a *Branch* instruction and the thread has mispredicted either whether or not the branch would be taken, or if taken, the target address; otherwise set to 0.

54:55 Sampled Branch Instruction Misprediction Information (SIMISPREDI)

If SIMISPRED=1, this field indicates how the thread mispredicted the outcome of a *Branch* instruction; otherwise this field is set to 0s.

- OD The instruction was not a mispredicted Branch instruction.
- O1 The thread mispredicted whether or not the branch would be taken because the contents of the Condition Register differed from the predicted contents.
- 10 The thread mispredicted the target address of the instruction.
- 11 Reserved

56 Sampled Instruction Data ERAT Miss (SID-ERAT)

When the SITYPE field indicates a *Load* or *Store* instruction, this field is set to 1 if the thread has failed to locate an ERAT entry during data address translation for the sampled instruction and otherwise is set to 0.

When the SITYPE field does not indicate a *Load* or *Store* instruction, the contents of this field are undefined.

57:59 Sampled Instruction Data Address Translation Information (SIDAXLATE)

This field contains information about data address translation for the sampled instruction. If multiple data address translations were performed, the information pertains to the last translation. The values and their meanings are as follows.

- 000 The instruction did not require data address translation.
- 001 The thread translated the data virtual address using the TLB.
- 010 A PTEG required for data address translation for the instruction was obtained from the secondary cache.
- 011 A PTEG required for data address translation for the instruction was obtained from the tertiary cache.
- 100 A PTEG required for data address translation for the instruction was obtained from storage that did not reside in any cache.
- 101 A PTEG required for data address translation for the instruction was obtained from a cache on a different multi-threaded processor that resides on the same chip as the thread.

- 110 A PTEG required for data address translation for the instruction was obtained from a cache on a different chip from the thread.
- 111 Reserved

60:62 Sampled Instruction Data Storage Access Information (SIDSAI)

This field contains information about data storage accesses made by the sampled instruction. The values and their meanings are as follows.

- 000 The instruction did not require data address translation.
- O11 The instruction was a *Read* for which the thread obtained the referenced data from the primary data cache.
- 010 The instruction was a *Read* for which the thread obtained the referenced data from the secondary cache.
- 011 The instruction was a *Read* for which the thread obtained the referenced data-from the tertiary cache.
- 100 The instruction was a Read for which the thread obtained the referenced datafrom storage that did not reside in any cache.
- 101 The instruction was a *Read* for which the thread obtained the referenced data from a cache on a different multi-threaded processor that resides on the same chip as the thread.
- 110 The instruction was a Read for which the thread obtained the referenced data from a cache on a different chip from the thread.
- 111 The instruction was a *Store* for which the data were placed into a location other than the primary data cache.

63 Sampled Instruction Completed (SICMPL)

Set to 1 if the sampled instruction has completed; otherwise set to 0.

11.4.11 Other Performance Monitor Registers

SIER2, SIER3 and MMCR3 are 64-bit registers. The contents of these registers are implementation-dependent.

Programming Note

Applications are expected to access the contents of SIER2, SIER3 and MMCR3 by means of a privileged service program which will be typically invoked by a system call and which is capable of interpreting the contents of these registers, and returns to the application a generalized summary of the register contents in a form that is not implementation-dependent.

The recommended secure configuration of the Performance Monitor Facility is to disable access to group B Performance Monitor registers in problem state via setting MMCR0_{PMCC} and MMCR0_{PMCC} appropriately, which is congruous to the programming model described above.

11.5 Branch History Rolling Buffer

The Branch History Rolling Buffer (BHRB) is described in Chapter 7 of Book II but only at the level required by application programmers. Additional aspects of the BHRB are described here.

In order to enable problem state programs to use the BHRB, MMCR0_{BHRBA} must be set to 1 to enable execution of *clrbhrb* and *mfbhrbe* instructions in problem state. Additionally, MMCR0_{PMCC} must be set to 0b10 or 0b11 to allow problem state programs to read and write the necessary Performance Monitor registers. (See Section 11.4.4.)

If Performance Monitor event-based branching is desired, MMCR0_{EBE} must also be set to 1 to enable Performance Monitor event-based branches.

- Programming Note

Enabling Performance Monitor event-based branching eliminates the need for the problem state program to poll MMCR0_{PMAO} in order to determine when a Performance Monitor alert occurs.

The BHRB is written by the hardware only in problem state (MSR_{PR}=1), and if and only if MMCR0_{PMAE}=1 and MMCR0_{BHRBRD}=0. After MMCR0_{PMAE} has been set to 1 and a Performance Monitor alert occurs, MMCR0_{PMAE} is set to 0 and the BHRB is not altered by hardware until software sets MMCR0_{PMAE} to 1 again.

When MMCR0_{PMAE}=1, *mfbhrbe* instructions return 0s to the target register.

Programming Note

mfbhrbe instructions return 0s when MMCR0_{P-MAE}=1 in order to prevent software from reading the BHRB while it is being written by hardware.

11.5.1 BHRB Filtering

When the BHRB is written by hardware, only those *Branch* instructions that meet the filtering criterion specified in MMCRA_{IFM} and for which the branch was taken are included.

Filtering restricts the type of Branch instructions that are entered into the BHRB. The filtering criteria are defined using the following terminology.

- Call: A Branch instruction with the LK field set to 1.
- Return: A bclr instruction with the BH field set to 0s
- Jump: Any Branch instruction that is not a call or a return.
- Conditional Branch: Any Branch instruction other than an I-Form Branch instruction, or a B- or XL-Form Branch instruction with the BO field set to "branch always." (See Figure 40 in Book I.)
- Unconditional Branch: Any Branch instruction other than a conditional branch instruction
- Indirect Branch: Any XL-Form Branch instruction
- **Direct Branch**: Any B- or I-Form *Branch* instruction Software is able to prevent various combinations of each of the above types of *Branch* instructions from being entered into the BHRB using the IFM field in MMCRA. (See Section 11.4.7, "Monitor Mode Control Register A".)

Software is able to prevent various combinations of each of the above types of Branch instructions from being entered into the BHRB using the IFM field in MMCRA. (See Section 11.4.7, "Monitor Mode Control Register A".)

Chapter 12. Processor Control

12.1 Overview

The Processor Control facility provides a mechanism for the ultravisor or hypervisor to send messages to other threads in the system. Privileged non-hypervisor programs are able to send messages to other threads on the same multi-threaded processor; however if the processor is configured into sub-processors, privileged non-hypervisor programs can only send messages to other threads on the same sub-processor.

12.2 Programming Model

Ultravisor-level, hypervisor-level, and privileged-level messages can be sent. Ultravisor-level messages are sent using the *msgsndu* instruction and cause ultravisor-level exceptions when received. Hypervisor-level messages are sent using the *msgsnd* instruction and cause hypervisor-level exceptions when received. Privileged-level messages are sent using the *msgsndp* instruction and cause privileged-level exceptions when received. For all three instructions, the message type and destination threads are specified in a General Purpose Register.

If a message is received by a thread, the exception corresponding to the message type is generated. When the exception is generated, the corresponding interrupt occurs when no higher priority exception exists and the interrupt is enabled (MSR_{EE}=1 for the Directed Privileged Doorbell interrupt, MSR_{EE}=1 or MSR_{HV}=0 for the Directed Hypervisor Doorbell interrupt, and MSR_{EE}=1 or MSR_{S HV PR} \neq 0b110 for the Directed Ultravisor Doorbell interrupt).

A Directed Privileged Doorbell exception remains until the corresponding interrupt occurs, or the exception is cleared by execution of a *mtspr*(DPDES) or *msgclrp* instruction.

A Directed Hypervisor Doorbell exception remains until the corresponding interrupt occurs, or the exception is cleared by execution of a **msgclr** instruction.

A Directed Ultravisor Doorbell exception remains until the corresponding interrupt occurs, or the exception is cleared by execution of a *msgclru* instruction. If a Doorbell exception of a given privilege is present and the corresponding interrupt is pended because MSR_{EE}=0, additional Doorbell exceptions of that privilege are ignored until the exception is cleared.

12.3 Processor Control Registers

12.3.1 Directed Privileged Doorbell Exception State

The layout of the Directed Privileged Doorbell Exception State (DPDES) register is shown in Figure 91.




Figure 91. Directed Privileged Doorbell Exception State Register

The DPDES register is a 64-bit register. For t < T, where T is the number of threads on the sub-processor (or on the multi-threaded processor if sub-processors are not supported), bit 63-t corresponds to the thread with privileged thread number t.

The value of bit t indicates the presence of a Directed Privileged Doorbell exception on the thread with privileged thread number t. Bit t is cleared when a Directed Privileged Doorbell interrupt occurs on thread t.

When the contents of DPDES_{63-t} change from 0 to 1, a Directed Privileged Doorbell exception will come into existence on privileged thread number t within a reasonable period of time. When the contents of DPDES_{63-t} change from 1 to 0, the existing Directed Privileged Doorbell exception, if any, on privileged thread number t, will cease to exist within a reasonable period of time, but not later than the completion of the next context synchronizing instruction or event on privileged thread number t.

The preceding paragraph applies regardless of whether the change in the contents of DPDES_{63-t} is the result a *msgsndp* or *msgclrp* instruction or of modification of the DPDES register caused by execution of an *mtspr* (DPDES) instruction.

Bits 0:63-T of the DPDES are reserved.

Programming Note

The primary use of the DPDES is to provide the means for the hypervisor to save a [sub-]processor's Directed Privileged Doorbell exception state when the set of programs running on the [sub-]processor is swapped out or moved from one [sub-]processor to another. Since there is no such need for a similar function for the hypervisor or ultravisor, there is no similar register for the hypervisor or ultravisor. Privileged programs are able to read the DPDES in order to poll for Directed Privileged Doorbell exceptions when the corresponding interrupt is disabled (MSR_{EE}=1).

12.4 Processor Control Instructions

msgsndu, msgsnd, msgsndp, msgclru, msgclr, and msgclrp instructions are provided for sending and clearing messages. msgsync is provided to enable the thread that is target of a msgsndu or msgsnd instruction to ensure that stores performed by the message-sending thread before it executed msgsndu or

msgsnd have been performed with respect to the target thread. **msgsndp** and **msgclrp** are privileged instructions; **msgsnd**, **msgclr**, and **msgsync** are hypervisor privileged instructions; **msgsndu** and **msgclru** are ultravisor privileged instructions.

Message Send Ultravisor

X-form

msgsndu RB

31	///	///	RB	78	/
0	6	11	16	21	31

```
\label{eq:msgtype} \begin{split} & \text{msgtype} \leftarrow \text{GPR}(\text{RB})_{32:36} \\ & \text{payload} \leftarrow \text{GPR}(\text{RB})_{37:63} \\ & \text{if } (\text{msgtype} = 0x05) \text{ then} \\ & \text{send\_msg}(\text{msgtype}, \text{payload}) \end{split}
```

msgsndu sends a message to other threads in the system. The message type and destination thread(s) are specified in RB.

RΒ




Figure 92. RB Contents for msgsndu

The contents of RB are defined below. Bits 37:63 are referred to as the message payload.

Field Description

0:31 Reserved

32:36 **Type**

If Type=0x05, then a Directed Ultravisor Doorbell message is to be sent to the thread(s) specified in the Message Payload field.

All other values of the Type field are reserved; if the instruction is executed with this field set to a reserved value, the instruction is treated as a no-op.

37:38 Broadcast (B)

- 00 The message is sent to the thread for which PIR_{44:63} is equal to the value of the PROCIDTAG field in the message payload
- 01 The message is sent to all threads on the same sub-processor as the thread for which PIR_{44:63} is equal to the value of the PROCIDTAG field in the message payload.

- 10 The message is sent to all threads on the same multi-threaded processor as the thread for which PIR_{44:63} is equal to the value of the PROCIDTAG field in the message payload.
- 11 Reserved

39:43 Reserved

44:63 **PROCIDTAG**

This field indicates the recipient thread(s) as specified in the B field. If this field set to a value that is not the same as bits PIR_{44:63} of any thread in the system, then the instruction behaves as if it were a no-op.

The actions taken on receipt of a message are defined in Section 12.2.

This instruction is ultravisor privileged.

Special Registers Altered:

None

Programming Note

If *msgsndu* is used to notify the receiver that updates have been made to storage, a *sync* should be placed between the stores and the *msgsndu*. See Section 6.9.2.

Message Clear Ultravisor

X-form

Message Send

X-form

msgclru	RB
---------	----

for thread t

31	///	///	RB	110	/
0	6	11	16	21	31

t ← hypervisor thread number of executing thread if (msqtype = 0x05) then clear any Directed Ultravisor Doorbell exception

msgclru clears a message previously accepted by the thread executing the msgclru.

Let msgtype be (RB)_{32: 36}, and let t be the hypervisor thread number of the thread executing the msgclru instruction.

If msgtype = 0x05, then clear any Directed Ultravisor Doorbell exception that exists on thread t; otherwise, this instruction is treated as a no-op.

This instruction is ultravisor privileged.

Special Registers Altered:

None

Programming Note -

msgclru is typically issued only when MSR_{EE}=0. If msgclru is executed when MSR_{EE}=1 when a Directed Ultravisor Doorbell interrupt is about to occur, the corresponding interrupt may or may not occur.

msgsnd RB

31	///	///	RB	206	/
•	,,,			_00	′
0	6	11	16	21	31

```
msgtype \leftarrow GPR(RB)_{32:36}
payload \leftarrow GPR(RB)_{37:63}
if(msqtype = 0x05)then
    send_msg(msgtype, payload)
```

msgsnd sends a message to other threads in the system. The message type and destination thread(s) are specified in RB.

RB

		<-iviessage Payload->				
	111	TYPE	В	///	PROCID	TAG
0		32	37	39	44	63

Figure 93. RB Contents for msgsnd

The contents of RB are defined below. Bits 37:63 are referred to as the message payload.

Field Description

0:31 Reserved

32:36 Type

If Type=0x05, then a Directed Hypervisor Doorbell message is to be sent to the thread(s) specified in the Message Payload field.

All other values of the Type field are reserved; if the instruction is executed with this field set to a reserved value, the instruction is treated as a no-op.

37:38 **Broadcast** (B)

- 00 The message is sent to the thread for which PIR_{44:63} is equal to the value of the PROCIDTAG field in the message payload.
- 01 The message is sent to all threads on the same sub-processor as the thread for which PIR_{44:63} is equal to the value of the PROCIDTAG field in the message payload.
- 10 The message is sent to all threads on the same multi-threaded processor as the thread for which PIR_{44:63} is equal to the value of the PROCIDTAG field in the message payload.
- 11 Reserved

39:43 Reserved

PROCIDTAG 44:63

This field indicates the recipient thread(s) as specified in the B field. If this field set to a

value that is not the same as bits PIR_{44:63} of any thread in the system, then the instruction behaves as if it were a no-op.

The actions taken on receipt of a message are defined in Section 12.2.

This instruction is hypervisor privileged.

Special Registers Altered:

None

Programming Note

If **msgsnd** is used to notify the receiver that updates have been made to storage, a **sync** should be placed between the stores and the **msgsnd**. See Section 6.9.2.

Message Clear

X-form

msgclr RB

31	///	///	RB	238	/
0	6	11	16	21	31

 $t \leftarrow \text{hypervisor thread number of executing thread}$ if(msgtype = 0x05) then

clear any Directed Hypervisor Doorbell exception for thread $\ensuremath{\mathsf{t}}$

msgclr clears a message previously accepted by the thread executing the **msgclr**.

Let msgtype be $(RB)_{32: 36}$, and let t be the hypervisor thread number of the thread executing the *msgclr* instruction.

If msgtype = 0x05, then clear any Directed Hypervisor Doorbell exception that exists on thread t; otherwise, this instruction is treated as a no-op.

This instruction is hypervisor privileged.

Special Registers Altered:

None


Programming Note –

msgcIr is typically issued only when MSR_{EE}=0. If **msgcIr** is executed when MSR_{EE}=1 when a Directed Hypervisor Doorbell interrupt is about to occur, the corresponding interrupt may or may not occur.

Message Send Privileged

X-form

msgsndp RB



```
\label{eq:msgtype} \begin{split} & \text{msgtype} \leftarrow (\text{RB})_{32:36} \\ & \text{payload} \leftarrow (\text{RB})_{37:63} \\ & \text{t} \leftarrow (\text{RB})_{57:63} \\ & \text{if msgtype} = 5 \text{ and} \\ & \text{t} \leq \text{maximum privileged thread number} \\ & \text{on processor or sub-processor} \\ & \text{then} \\ & \text{DPDES}_{63-t} \leftarrow 1 \\ & \text{send\_msg}(\text{msgtype, payload, t}) \end{split}
```

msgsndp sends a message to other threads that are on the same multi-threaded processor (if the processor is not in sub-processor mode) or to other threads that are on the same sub-processor (if the processor is in sub-processor mode). The message type and destination thread(s) are specified in RB.

RΒ




Figure 94. RB Contents for msgsndp

The contents of RB are defined below. Bits 37:63 are referred to as the message payload.

Bits Description 37:56 Reserved 57:63 TIRTAG

This message is sent to the thread for which the privileged thread number is equal to contents of the TIRTAG field of the message payload, and one of the following conditions applies.

- for processors that are not partitioned into sub-processors, the thread is sent to the thread on the same multi-threaded processor for which the privileged thread number is equal to the contents of the TIRTAG field of the message payload.
- for processors that are partitioned into sub-processors, the thread is sent to the thread on the same sub-processor for which the privileged thread number is equal to the contents of the TIRTAG field of the message payload.

If *msgsndp* is executed with TIRTAG set to a value greater than the highest privileged thread number on the sub-processor (or on the multi-threaded processor if sub-proces-

sors are not supported), then this instruction behaves as a no-op

The actions taken on receipt of a message are defined in Section 12.2.

This instruction is privileged.

Special Registers Altered:

DPDES

Programming Note -

If *msgsndp* is used to notify the receiver that updates have been made to storage, a *lwsync* or *sync* should be placed between the stores and the *msgsndp*. See Section 6.9.2.

Message Clear Privileged

X-form

Message Synchronize

X-form

msgclrp RB

31	///	///	RB	174	/
0	6	11	16	21	31

 $msgtype \leftarrow (RB)_{32:36}$ t ← privileged thread number of executing thread IF(msqtype = 0x05)then DPDES_{63-t} ← 0

msgcIrp clears a message previously accepted by the thread executing the msgcIrp.

Let msgtype be (RB)_{32:36}, and let t be the privileged thread number of the thread executing the msgclrp.

If msgtype = 0x05, then clear any Directed Privileged Doorbell exception that exists on thread t by setting DPDES_{63-t} to 0; otherwise, this instruction is treated as a no-op.

This instruction is privileged.

Special Registers Altered:

DPDES

Programming Note

msgclrp is typically issued only when MSR_{FF}=0. If msgclrp is executed when MSR_{FF}=1 when a Directed Hypervisor Doorbell interrupt is about to occur, the corresponding interrupt may or may not occur.

msgsync

31	///	///	///	886	/
0	6	11	16	21	31

In conjunction with the Synchronize and msgsndu or msgsnd instructions, the msgsync instruction provides an ordering function for stores that have been performed with respect to the thread executing the Synchronize and msgsndu or msgsnd instructions, relative to data accesses by other threads that are performed after a Directed Ultravisor Doorbell or Directed Hypervisor Doorbell interrupt has occurred, as described in the Synchronize instruction description on p. 1231.

This instruction is hypervisor privileged.

Special Registers Altered:

None

- Programming Note

When used in conjunction with msgsndu or **msgsnd**, Synchronize with L = 0 or 2 is executed on the thread that will execute the *msgsndu* or msgsnd, and msgsync is executed on another thread -- typically the thread that is the target of the msgsndu or msgsnd, but possibly any other thread (partly because the software that services the Directed Ultravisor Doorbell or Directed Hypervisor Doorbell interrupt may ultimately run on a thread other than that which received the exception). The Synchronize precedes the msgsndu or msgsnd; the msgsync is executed after the Directed Ultravisor Doorbell or Directed Hypervisor Doorbell interrupt occurs, and precedes all instructions that need to "see" the values stored by the stores that are in set A of the memory barrier created by the Synchronize; see Section 6.9.2, "Synchronize Instruction".

Chapter 13. Synchronization Requirements for Context Alterations

Changing the contents of certain System Registers, the contents of SLB entries, or the contents of other system resources that control the context in which a program executes can have the side effect of altering the context in which data addresses and instruction addresses are interpreted, and in which instructions are executed and data accesses are performed. For example, changing MSR_{IR} from 0 to 1 has the side effect of enabling translation of instruction addresses. These side effects need not occur in program order, and therefore may require explicit synchronization by software. (Program order is defined in Book II.)

An instruction that alters the context in which data addresses or instruction addresses are interpreted, or in which instructions are executed or data accesses are performed, is called a *context-altering instruction*. This chapter covers all the context-altering instructions. The software synchronization required for them is shown in Table 7 (for data access) and Table 8 (for instruction fetch and execution).

The notation "CSI" in the tables means any context synchronizing instruction (e.g., sc, isync, or rfid). A context synchronizing interrupt (i.e., any interrupt except non-recoverable System Reset or non-recoverable Machine Check) can be used instead of a context synchronizing instruction. If it is, phrases like "the synchronizing instruction", below, should be interpreted as meaning the instruction at which the interrupt occurs. If no software synchronization is required before (after) a context-altering instruction, "the synchronizing instruction before (after) the context-altering instruction" should be interpreted as meaning the context-altering instruction itself.

The synchronizing instruction before the context-altering instruction ensures that all instructions up to and including that synchronizing instruction are fetched and executed in the context that existed before the alteration. The synchronizing instruction after the context-altering instruction ensures that all instructions after that synchronizing instruction are fetched and executed in the context established by the alteration. Instructions after the first synchronizing instruction, up to and including the second synchronizing instruction, may be fetched or executed in either context.

If a sequence of instructions contains context-altering instructions and contains no instructions that are affected by any of the context alterations, no software synchronization is required within the sequence.

Programming Note -

Sometimes advantage can be taken of the fact that certain events, such as interrupts, and certain instructions that occur naturally in the program, such as the *rfid* that returns from an interrupt handler, provide the required synchronization.

Because the instructions between the first synchronizing instruction (exclusive) and the second synchronizing instruction (inclusive) may be fetched or executed in either context, if the context alteration affects whether the second synchronizing instruction can be fetched or executed then the context alteration will not necessarily be synchronized in the manner the programmer expected. For example, if the second synchronizing instruction is in a different virtual page from the context-altering instruction, and fetching instructions from this virtual page is prohibited by Virtual Page Class Key Storage Protection, and the context-altering instruction is an mtiamr that enables fetching instructions from this virtual page, it is indeterminate whether the second synchronizing instruction will be executed or a [Hypervisor] Instruction Storage interrupt will occur instead.

No software synchronization is required before or after a context-altering instruction that is also context synchronizing or when altering the MSR in most cases (see the tables). No software synchronization is required before most of the other alterations shown in Table 8, because all instructions preceding the context-altering instruction are fetched and decoded before the context-altering instruction is executed (the hardware must determine whether any of these preceding instructions are context synchronizing).

Unless otherwise stated, the material in this chapter assumes a single-threaded environment.

Instruction or Event	Required Before	Required After	Notes
interrupt	none	none	
rfid	none	none	
hrfid	none	none	
urfid	none	none	
rfscv	none	none	
sc	none	none	
scv	none	none	
Trap	none	none	
mtspr (AMR)	CSI	CSI	13
mtspr (PIDR)	CSI	CSI	6,20
<i>mtspr</i> (DAWRn)	CSI	CSI	
mtspr (DAWRXn)	CSI	CSI	
mtspr (HRMOR)	CSI	CSI	11,17
mtspr (URMOR)	CSI	CSI	11,17
mtspr (LPCR)	CSI	CSI	14,19
mtspr (PTCR)	ptesync	CSI	3
mtspr (SMFCTRL)	CSI	CSI	
mtmsrd (SF)	none	none	
mtmsr[d] (PR)	none	none	
mtmsr[d] (DR)	none	none	
mtspr (LPIDR)	CSI	CSI	6,14,20
slbie	CSI	CSI	4,6
slbieg when UPRT=1	CSI	CSI	4,6
slbia	CSI	CSI	4,6
slbmte	CSI	CSI	4,10
tlbie	CSI	CSI	4,6
tlbiel	CSI	CSI	4,6
Store(PTE)	none	{ ptesync , CSI}	5,6
Store(STE)	none	{ ptesync , CSI}	5,6
Store(PRTE)	none	{ ptesync , CSI}	5,6
Store(PATE)	none	{ ptesync , CSI}	5,6,19

Table 7: Synchronization requirements for data access

	Instruction or Event	Requir	Required	Notes
		ed	After	
		Before		
	interrupt	none	none	
	rfid	none	none	
	hrfid	none	none	
	urfid	none	none	
	rfscv	none	none	
	sc	none	none	
	scv	none	none	
	Trap	none	none	
	mtmsrd (SF)	none	none	7
	mtmsr[d] (EE)	none	none	1
	mtmsr[d] (PR)	none	none	8
	mtmsr[d] (FP)	none	none	
	mtmsr[d](FE0,FE1)	none	none	
	mtmsr[d] (TE)	none	none	
	mtmsr[d] (IR)	none	none	8
	mtmsr[d] (RI)	none	none	
_	mtspr (DEC)	none	none	9
	mtspr (PIDR)	CSI	CSI	6,20
	mtspr (IAMR)	none	CSI	
	mtspr (CTRL)	none	none	
	mtspr (FSCR)	none	CSI	47
	mtspr (DPDES)	none	CSI	17
	mtspr (CIABR)	none	CSI	
	mtspr (HFSCR)	none	CSI	0
	mtspr (HDEC)	none	none	9
	mtspr (HRMOR)	none	CSI	8,11,17
	mtspr (URMOR)	none	CSI	8,11,17
_	mtspr (LPCR)	none	CSI	12,14,19
	mtspr (LPIDR)	CSI	CSI CSI	6,14,17,20
	mtspr (PCR)	none		17
	mtspr (PTCR)	pte- sync	CSI	3,17
	mtspr (SMFCTRL)	none	CSI	
	mtspr (Perf. Mon.)	none	CSI	15,18
	mtspr (BESCR)	none	CSI	16,18
	mtspr (HDEXCR _{ENF})	none	CSI	21
	mtspr (DEXCR _{PRO}))	none	CSI	21
	mtspr (HDEXCR _{HNU})	none	{isync,	22
			exser}	
I	mtspr (DEXCR _{PNH})	none	{isync,	22
			exser}	
	mtspr (HASHKEYR)	none	CSI	
	mtspr (HASHPKEYR)	none	CSI	
	slbie	none	CSI	4,6
	slbieg when UPRT=1	none	CSI	4,6
	slbia	none	CSI	4,6
	slbmte	none	CSI	4,8,10
	tlbie	none	CSI	4,6
	tlbiel Table 8: Synchronizatio	none	CSI	4,6

Table 8: Synchronization requirements for instruction fetch and/or execution

Instruction or Event	Requir ed Before	Required After	Notes
Store(PTE)	none	{ ptesync , CSI}	5,6,8
Store(STE)	none	{ ptesync , CSI}	5,6,8
Store(PRTE)	none	{ ptesync , CSI}	5,6,8
Store(PATE)	none	{ ptesync , CSI}	5,6,8,19

Table 8: Synchronization requirements for instruction fetch and/or execution

Alterations

Notes:

- The effect of changing the EE bit is immediate, even if the *mtmsr[d]* instruction is not context synchronizing (i.e., even if L=1).
 - If an mtmsr[d] instruction sets the EE bit to 0, neither an External interrupt, a Decrementer interrupt nor a Performance Monitor interrupt occurs after the mtmsr[d] is executed.
 - If an *mtmsr[d]* instruction changes the EE bit from 0 to 1 when an External, Decrementer, Performance Monitor or higher priority exception exists, the corresponding interrupt occurs immediately after the *mtmsr[d]* is executed, and before the next instruction is executed in the program that set EE to 1.
 - If a hypervisor executes the mtmsr[d] instruction that sets the EE bit to 0, a Hypervisor Decrementer interrupt does not occur after mtmsr[d] is executed as long as the thread remains in hypervisor state.
 - If the hypervisor executes an *mtmsr[d]* instruction that changes the EE bit from 0 to 1 when a Hypervisor Decrementer or higher priority exception exists, the corresponding interrupt occurs immediately after the *mtmsr[d]* instruction is executed, and before the next instruction is executed, provided HDICE is 1.
- 2. Synchronization requirements for this instruction are implementation-dependent.
- The PTCR controls all implicit and explicit storage accesses performed by all threads on the processor when the thread is not in hypervisor or ultravisor real addressing mode. Modifying the PTCR requires that the following conditions be achieved on all threads on the processor.
 - the thread is in hypervisor or ultravisor real addressing mode
 - all previous accesses (implicit and explicit) initiated when the thread was not in hypervisor or ultravisor real addressing mode have been performed with respect to all threads
 - no subsequent accesses which require translation have been initiated
- 4. For data accesses, the context synchronizing instruction before the slbie, slbieg, slbia, slbmte, tlbie, or tlbiel instruction ensures that all preceding instructions that access data storage have completed to a point at which they have reported all exceptions they will cause.

The context synchronizing instruction after the *slbie*, *slbieg*, *slbia*, *tlbie* or *tlbiel* instruction ensures that storage accesses associated with instructions following the context synchronizing instruction will not use the SLB entry(s), TLB entry(s), or implementation-specific lookaside information being invalidated.

 The notation "{ptesync,CSI}" denotes an instruction sequence. Other instructions may be interleaved with this sequence, but these instructions must appear in the order shown.

No software synchronization is required before the *Store* instruction because (a) stores are not performed out-of-order and (b) address translations associated with instructions preceding the *Store* instruction are not performed again after the store has been performed (see Sections 6.5 and 6.10). These properties ensure that all address translations associated with instructions preceding the *Store* instruction will be performed using the old contents of the PTE.

The *ptesync* instruction after the *Store* instruction ensures that all searches of the Page Table that are performed after the ptesync instruction completes will use the value stored (or a value stored subsequently). The context synchronizing instruction after the ptesync instruction ensures that any address translations associated with instructions following the context synchronizing instruction that were performed using the old contents of the PTE will be discarded, with the result that these address translations will be performed again and, if there is no corresponding entry in any TLB, SLB, page walk cache, cache of Partition or Process Table entries, or implementation-specific address translation lookaside information, will use the value stored (or a value stored subsequently).

6. Additional software synchronization may be required for the use of this instruction in multi-threaded environments and/or when storage management operations such as gathering Reference and Change bit values or changing EA to RA mappings are being performed. For example, it may be necessary to invalidate one or more SLB entries and/or TLB entries on all threads in the system and to be able to determine that the invalidations have completed and that all accesses that used or were associated with the invalidated translations have been performed. This requires using slbsync or tlbsync in multi-threaded environments, and using ptesync in all environments.

Section 6.10 describes the use of *slbie*, *slbieg*, *slbia*, *tlbiel*, *tlbie*, *Store*, and related instructions to maintain the Segment Table and Page Table, in both multi-threaded environments and environments consisting of only a single-threaded processor.

Programming Note -

In a multi-threaded system, if software locking is used to help ensure that the requirements described in Section 6.10 are satisfied, the *isync* instruction near the end of the lock acquisition sequence (see Section B.2.1.1 of Book II) may naturally provide the context synchronization that is required before the alteration.

- The alteration must not cause an implicit branch in effective address space. Thus, when changing MSR_{SF} from 1 to 0, the *mtmsrd* instruction must have an effective address that is less than 2³² 4. Furthermore, when changing MSR_{SF} from 0 to 1, the *mtmsrd* instruction must not be at effective address 2³² 4 (see Section 6.3.2 on page 1189).
- 8. The alteration must not cause an implicit branch in real address space. Thus the real address of the context-altering instruction and of each subsequent instruction, up to and including the next context synchronizing instruction, must be independent of whether the alteration has taken effect.

Programming Note

If it is desired to set MSR_{IR} to 1 early in an operating system interrupt handler, advantage can sometimes be taken of the fact that $EA_{0:3}$ are ignored when forming the real address when address translation is disabled and $MSR_{HV}=0$. For example, if address translation resources are set such that effective address $0xn000_0000_0000_0000$ maps to real address $0x000_0000_0000_0000$ when address translation is enabled, where n is an arbitrary 4-bit value, the following code sequence, in real page 0, can be used early in the interrupt handler.

```
la
                rx, target
       li
               ry,0xn000
       sldi
                ry, ry, 48
                          # set high-order
                rx,rx,ry
                            nibble of target
                     addr to 0xn
       mtctr
                   # branch to targ
       bcctr
       mfmsr
targ:
       orir
               x, rx, 0x0020
       mtmsrd rx \# set MSR_{IR} to 1
```

The *mtmsrd* does not cause an implicit branch in real address space because the real address of the next sequential instruction is independent of MSR_{IR}. Using *mtmsrd*, rather than *rfid* (or similar context synchronizing instruction that alters the control flow), may yield better performance on some implementations.

(Variations on the technique are possible. For example, the target instruction of the *bcctr* can be in arbitrary real page P, where P is a 48-bit value, provided that effective address $0xn \parallel P \parallel 0x000$ maps to real address P $\parallel 0x000$ when address translation is enabled.)

- The elapsed time between the contents of the Decrementer or Hypervisor Decrementer becoming negative and the signaling of the corresponding exception is not defined.
- 10. If an *slbmte* instruction alters the mapping, or associated attributes, of a currently mapped ESID, the *slbmte* must be preceded by an *slbie* (or *slbia*) instruction that invalidates the existing translation. This applies even if the corresponding entry is no longer in the SLB (the translation may still be in implementation-specific address translation lookaside information). No software synchronization is needed between the *slbie* and the *slbmte*, regardless of whether the index of the SLB entry (if any) containing the current translation is the same as the SLB index specified by the *slb-mte*.

No *slbie* (or *slbia*) is needed if the *slbmte* instruction replaces a valid SLB entry with a mapping of a different ESID (e.g., to satisfy an SLB miss). However, the *slbie* is needed later if and when the translation that was contained in the replaced SLB entry is to be invalidated.

- 11. When the URMOR or the HRMOR is modified, software must invalidate all implementation-specific lookaside information used in address translation that depends on the old contents of the register (i.e., the contents immediately before the modification). The *slbia* instruction can be used to invalidate all such implementation-specific lookaside information.
- 12. A context synchronizing instruction or event that is executed or occurs when LPCR_{MER} = 1 does not necessarily ensure that the exception effects of LPCR_{MER} are consistent with the contents of LPCR_{MER}. See Section 2.2.
- 13. This line applies regardless of which SPR number (13 or 29) is used for the AMR.

LPIDR when using HPT translation and LPCR_{HR} must not be altered when MSR_{DR}=1 or MSR_{IR}=1; if they are, the results are undefined.

Programming Note —

For instruction fetch, the prohibitions above are because of the difficulty of avoiding an implicit branch relative to the value of enabling software to avoid using hypervisor real addressing mode for the operation. For data access, the prohibitions above are to avoid errant (wrongly timed and/or for an incorrect context) speculative translation in support of hardware data prefetching. (The tables used for translation are determined by the partition ID and LPCR_{HR} is used as a shortcut. See Section 6.7.6 for details.)

- This line applies to the following Performance Monitor SPRs: PMC1-6, MMCR0, MMCR1, MMCR2, and MMCRA.
- This line applies to all SPR numbers that access the BESCR (800-803, 806).
- There are additional software synchronization requirements when an *mtspr* instruction modifies this SPR in a multi-threaded environment. See Section 2.7.
- 18. As an alternative to a CSI, the execution of an **rfebb** instruction or the occurrence of an event-based branch is sufficient to provide the necessary synchronization.
- 19. When LPCR_{ISL} or PATE_{PS} is modified, software must invalidate all implementation-specific lookaside information used in address translation that depends on the old contents of the field (i.e., the contents immediately before the modification). The *slbia* instruction can be used to invalidate all such implementation-specific lookaside information.
- 20. If the current contents of LPIDR correspond to a partition that uses Radix Tree translation, there must be an hwsync between the last instruction for which the address of an associated storage access was translated using the current contents of LPIDR and a subsequent mtlpidr, and similarly for PIDR and mtpidr. For the similar situation when the current contents of LPIDR correspond to a partition that uses HPT translation, no additional synchronization is required preceding mtpidr, but ptesync must be used instead of hwsync prior to mtlpidr, and the thread must be in hypervisor state with address translation disabled when the ptesync is executed and must remain in that condition until after the mtlpidr is executed.

Programming Note

The preceding requirement permits designs to optimize *tlbie* processing when the LPID and/or PID values specified by the *tlbie* differ from those in the corresponding register on the receiving thread, by ensuring, in software, that all storage accesses, by the receiving thread, for which the address was translated using the current contents of LPIDR and/or PIDR, and all Reference, Change, and Tag Set bit updates associated with address translations, by the receiving thread, that used the current contents of LPIDR and/or PIDR, have been performed with respect to all threads before the contents of these registers are changed.

The more stringent requirements for partitions that use HPT translation are needed in order to prevent a Reference, Change, or Tag Set bit update, that was performed out-of-order, from corrupting a new PTE that was created, by the thread executing the tlbie, at the same real address as the PTE that was used for the address translation (performed out-of-order) with which the Reference, Change, or Tag Set bit update was associated, or from being performed entirely in the new PTE. (hwsync does not order these updates; ptesync does.) The more stringent requirements are not needed for partitions that use Radix Tree translation because for Radix Tree translation Reference and Change bit updates are performed atomically. (If an attempt by hardware to update a Reference or Change bit atomically and out-of-order fails, an [H]DSI or [H]ISI will not occur, because such interrupts do not occur out-of-order.)

If changing the contents of LPIDR and/or PIDR is part of dispatching a new program on the thread, the *hwsync* or *ptesync* just described can, if placed properly, also serve as the *[p]hwsync* or *ptesync* that is required when a new program is dispatched, as described in the first Programming Note in Section 7.4.3. If advantage is taken of this commonality, the stronger of the two required sync variants must be used. E.g., if the current note requires *hwsync* and the Programming Note requires *ptesync*, *ptesync* must be used.

Because for Radix Tree translation addresses can be translated using LPID (PID) value 0 without that value being in LPIDR (PIDR), the optimization described above is not possible for a *tlbie* instruction for which effR=1 and either (a) the specified LPID value is 0, or (b) the specified LPID value is equal to the contents of LPIDR and the specified PID value is 0. As a consequence, no *hwsync* is needed before changing the contents of LPIDR or PIDR from 0 to a non-zero value when Radix Tree translation is in use.

- 21. Changes to values of ENF bits in the HDEXCR and PRO bits in the DEXCR can only affect instruction fetch / execution behavior in a lower privilege state than the privilege state in which the *mtspr* is executed. The requisite *Return From* instruction is sufficient synchronization for such changes.
- 22. The notation "{isync, exser}" denotes an instruction sequence. Other instructions may be interleaved within this sequence, but the specified instructions must appear in the order shown. In contrast to the changes described in the note immediately above, changes to values of HNU and PNH may take effect immediately, making additional software synchronization useful in those cases.

Alterations

Power ISA Book I-III Appendices

Appendix A. Notes on the Removal of Transactional Memory from the Architecture

Facilities that are available in problem state are generally not removed from the architecture because of the potential impact to the code base. Transactional Memory is a special case in that the major operating environments require software to check the availability of the facility prior to using it. In addition, the requirement that every transaction have a failure handler means that any application that uses TM will continue to function on a degenerate TM implementation that simply fails each transaction on the instruction that follows *tbegin*.. These two facts enable a minimally-disruptive ecosystem transition to remove TM, even while continuing to provide product features such as live partition migration.

The anticipated system support for the removal of TM uses a *synthetic TM* implementation when the thread is running in "Version 3.0 mode" (PCR $_{\rm V3.0~V2.07}$ = 0b10) or in "Version 2.07 mode" (PCR $_{\rm V3.0~V2.07}$ = 0b11). (See Section 2.5 of Book III.) For partitions running in "Version 3.1 mode" (PCR $_{\rm V3.0~V2.07}$ = 0b00), hypervisor software disables TM by setting HFSCR $_{\rm 58}$ (formerly the Transactional Memory Facility bit) to zero, and then ensures that the thread will always be in Non-transactional state by setting MSR $_{\rm 29:30}$ (formerly the Transaction State field) to 0b00 before dispatching the partition. (The latter requirement will be satisfied naturally provided that the hypervisor executes *treclaim.* as part of context switch, as required in Versions 2.07B and 3.0C of the architecture.)

Synthetic TM is required in order to provide unrestricted live migration of partitions running in PCR modes that supported TM (PCR_{v3.0}=1). The TM architecture allowed for access to TM SPRs and execution of TM instructions even in Non-transactional state, making pure, interrupt-driven emulation too great a performance risk. Instead, processor implementations provide default behaviors for TM-related operations. Each new transaction fails on the instruction after tbegin., going immediately to the failure handler. (Failure recording for this special case sets the Failure Persistent bit in TEXASR to reduce the likelihood that software will pointlessly retry the transaction, and also sets the Implementation-specific cause bit in TEXASR. The tbegin. is not traced, regardless of the contents of MSR_{TF} and CIABR.) *mtspr* and *mfspr* for TM SPRs have their normal behavior. Most of the other TM

instructions behave as they would have behaved in Non-transactional state -- i.e., just changing CR0 and FXCC. (See Book II Section 5.5 and Book III Section 5.4.4 in Version 3.0C for background on the TM instructions.) These are the behaviors that will be seen by most software. Thus, under synthetic TM, a thread is never productively in Transactional state, and is in Suspended state (actually, synthetic Suspended state) only if the program was migrated, while in Suspended state, from a processor that implements Version 3.0C or Version 2.07B. The handling for applications migrated while in Suspended state is beyond the scope of this explanation. See the implementation's user manual for details.

The architecture proper portrays TM to be fully removed. The HFSCR is used to disable TM in Version 3.1 mode because it is impractical to give the appearance that TM has been entirely removed. When the thread is in problem state or privileged non-hypervisor state, the deviations from the behavior for complete removal will be what one would expect if TM was implemented but disabled by the HFSCR. The following sections describe deviations in Version 3.1 mode with HFSCR₅₈ set to zero from the behavior if TM was completely removed. The description is somewhat redundant in describing deviations both from the cause and effect points of view. It does not discuss deviations that can happen only in hypervisor state. The hypervisor and ultravisor must not use any resource formerly allocated to TM other than HFSCR₅₈.

A.1 Attempted Execution of TM Instructions

Non-privileged TM instructions were encoded using primary opcode 31 with extended opcodes 654, 686, 718, 750, 782, 814, 846, 878, and 910. Privileged TM instructions were encoded using primary opcode 31 with extended opcodes 942 and 1006.

An attempt in privileged non-hypervisor state to execute a TM instruction, or an attempt in problem state to execute a non-privileged TM instruction, will cause a Hypervisor Facility Unavailable interrupt with HFSCR_{IC} = 0x05 indicating that the cause was an attempt to use a TM resource. Since the architecture portrays the

instructions as reserved, a Hypervisor Emulation Assistance interrupt would be expected. The hypervisor's Hypervisor Facility Unavailable interrupt handler must pass the interrupt to the operating system as if the instruction had caused an "Illegal Instruction type Program Interrupt" just as the hypervisor's HEAI handler would

An attempt in problem state to execute a privileged TM instruction will cause a Privileged Instruction type Program interrupt (because a Privileged Instruction type Program interrupt has higher priority than a Hypervisor Facility Unavailable interrupt). Since the architecture portrays the instructions as reserved, an HEAI would be expected. There is no way for the hypervisor to intercept this interrupt to pass it to the operating system as if the instruction had caused an "Illegal Instruction type Program interrupt". Moreover, there is no easy way for the OS's Program interrupt handler to determine that the instruction that caused the Privileged Instruction type Program interrupt is a TM instruction and then to handle that case as if the instruction were illegal. In the major operating environments the two kinds of error are reported to the application program in a manner that differs only slightly between the two, so this deviation is deemed acceptable.

A.2 Attempted Access of a TM SPR

The TM SPRs were SPRs 128, 129, and 130, with 131 as a partial alias to 130 for 32-bit software. (They were all non-privileged.)

An attempt in problem state, or in privileged non-hypervisor state when LPCR_{EVIRT}=1, to access a TM SPR will cause a Hypervisor Facility Unavailable interrupt with HFSCR_{IC} = 0x05. Since the architecture portrays the SPRs as "undefined for the implementation" (see the instruction descriptions for mtspr and mfspr in Section 5.4.4 of Book III), an HEAI would be expected. The hypervisor's Hypervisor Facility Unavailable interrupt handler must pass the interrupt to the operating system as if the instruction had caused an "Illegal Instruction type Program interrupt" just as the hypervisor's HEAI handler would.

An attempt in privileged non-hypervisor state when LPCR_{EVIRT}=0 to access a TM SPR will cause a Hypervisor Facility Unavailable interrupt (with HFSCR_{IC} = 0x05). Since the architecture portrays the SPR numbers as undefined, the implementation would be expected to treat the instruction as a no-op. There is no easy way for the hypervisor to determine the interrupt's cause in this case. (The interrupt does not set the HEIR.) The hypervisor's Hypervisor Facility Unavailable interrupt handler should pass the interrupt to the operating system as if the instruction had caused an "Illegal Instruction type Program interrupt" to avoid the complexity of determining its cause.

A.3 Occurrence of the Hypervisor Facility Unavailable Interrupt with HFSCR_{IC}=0x05

A Hypervisor Facility Unavailable interrupt that set $HFSCR_{IC}$ to 0x05 indicated an attempt to execute a TM instruction or to access a TM SPR when $HFSCR_{58}$ is set to zero. Despite that the architecture no longer includes Transactional Memory, this variant of the Hypervisor Facility Unavailable interrrupt will occur in the circumstances described in the previous two sections and should be handled as described there.

A.4 Occurrence of the TM Bad Thing Type Program Interrupt

A Program interrupt that set SRR142 to 1 indicated a TM Bad Thing type Program interrupt. Despite that the architecture no longer includes Transactional Memory. this variant of Program interrupt will occur as the result of an attempt to set MSR_{29:30} to a value other than 0b00 via an *mtmsrd* or a "return from"-type instruction, including rfebb. These bits had indicated the Transaction State. As they are now reserved, the Program interrupt would be unanticipated. Because the connection between the BESCR and the MSR bits is especially hard to make without referencing previous versions of the architecture, the forms of rfebb that set ${\sf MSR}_{29:30}$ to a value other than 0b00 are specified to be treated as though the instruction form is invalid. If a Program interrupt occurs from problem state with $SRR1_{42} = 1$, the Program interrupt handler should treat the offending instruction as an illegal instruction.

A.5 Failure of Performance Monitor Counters to Count

MMCR0₄₇ was formerly the Freeze Counters in Non-Transactional State bit. Despite the architecture's portrayal of this bit as reserved, a 1 value in this bit will prevent Performance Monitor Counters from counting their assigned events. Software should set MMCR0₄₇ to zero.

A.6 Behavior of SPR Bits Formerly Related to TM

Aside from handling the bits formerly related to TM as described above, a good general rule is to practice read-modify-write on the containing SPRs for TM-related bits, leaving their values unchanged. Software is generally permitted to write reserved bits with the expectation, in privileged state, of reading back the written value if the bit is implemented in hardware and

with the expectation that the bit will be ignored by hardware. Capriciously setting the relevant bits in SRR1, the CTR, or directly in the MSR may have the result discussed in Section A.4. Beyond this, the deviations take the form of hardware occasionally setting bits, such as the bits that were formerly $\mathsf{MSR}_{\mathsf{TM}}$ and $\mathsf{BES-CR}_{\mathsf{TS}}$, to zero.

Appendix B. Illegal Instructions

With the exception of the instruction consisting entirely of binary 0s, the instructions in this class are available for future extensions of the Power ISA; that is, some future version of the Power ISA may define any of these instructions to perform new functions.

The following primary opcodes are illegal.

5

The following primary opcode is used for an instruction prefix.

1

The following primary opcodes have unused extended opcodes. Their unused extended opcodes can be determined from the opcode maps in Appendix D of Book Appendices. All unused extended opcodes are illegal.

```
4, 6, 19, 30, 3156, , 58, 59, 60, 62, 63
```

The following primary+extended opcodes have unused expanded opcodes. Their unused expanded opcodes can be determined from the opcode maps in Appendix C of Book Appendices. All unused expanded opcodes are illegal.

primary / extended opcode

- 4 / 0b10110 000001
- 4 / 0b11110_000001
- 4 / 0b11000_000010
- 60 / 0b01011_01000.
- 60 / 0b10101_1011...
- 60 / 0b11101_1011..
- 63 / 0b11001_00100. 63 / 0b11010_00100.
- 63 / 0b10010_00111.

An instruction consisting entirely of binary 0s is illegal, and is guaranteed to be illegal in all future versions of this architecture.

Appendix C. Reserved Instructions

The instructions in this class are allocated to specific purposes that are outside the scope of the Power ISA.

The following types of instruction are included in this class.


- The instruction having primary opcode 0, except the instruction consisting entirely of binary 0s (which is an illegal instruction; see Section 1.7.2, "Illegal Instruction Class" on page 25) and the extended opcode shown below.
 - 256 Service Processor "Attention"
- Instructions from the POWER Architecture that have not been included in the Power ISA.
 - Instructions defined in a previous version of the Power ISA that have been removed.
 - 4. Implementation-specific instructions used to conform to the Power ISA specification.
 - 5. Any other implementation-dependent instructions that are not defined in the Power ISA.

Appendix D. Opcode Maps

This appendix contains opcode maps showing the primary opcodes, extended opcodes, and expanded opcodes.

Table 9 describes the conventions used in the opcode maps.

Table 9: Opcode Maps Legend



primary opcode (decimal format)

extended or expanded opcode image (binary format)

instruction bit corresponding to an extended/expanded opcode bit having value of 0

I

- instruction bit corresponding to an extended/expanded opcode bit having value of 1
- reserved instruction bit, must have value of 0, otherwise invalid form
- instruction bit corresponding to an operand or control bit, can have a value of either 0 or 1

book

Book instruction defined

version

ISA version instruction introduced

privilege


privileged instruction

hypervisor-privileged instruction HV

UV ultravisor-privileged instruction

format

instruction format



Illegal opcode

Opcode having no previous or current assignment, available for future use

Defined opcode (primary, extended, or expanded)

Opcode assigned to a defined instruction

Primary opcode having an extended opcode field

Opcode having extended opcode field used to identify multiple instructions

Extended opcode having an expanded opcode field

Opcode having expanded opcode field used to identify multiple instructions

Reserved opcode (primary, extended, or expanded)

Opcode is not available for future use without careful consideration

- 1. Opcode corresponds to an instruction defined in a previous version of the architecture that has been subsequently removed from the architecture. The opcode is treated as an illegal opcode.
- 2. Or, opcode is reserved for implementation-dependent use.

These opcodes will not be assigned a meaning in the Power ISA except after careful consideration of the effect of such assignment on existing implementations.



Invalid form opcode

Opcode corresponding to a defined instruction encoding with one or more reserved opcode bits having a value of 1

Table 10:Primary Opcode Map for Opcode Space 0 (32-bit instruction encoding) (bits 0-5)

Primary opcodes of word instructions are mapped to opcode space 0
Primary opcodes of suffixes of M[M](LS|RR)-form prefixed instructions are mapped to opcode space 0

	000	001	010	011	100	101	110	111	
000		0-01 PREFIX {prefixed}	tdi	0-03 I twi P1 D	0-04 EXT004 (extended)	0-05	0-06 EXT006 {extended}	0-07 I mulli P1 D	000
001	subfic P1 D	{reserved}	cmpli P1 D		addic P1 D	addic. P1 D	[p]addi P1/v3.1 [MLS:]D		001
010	bc[l][a]	0-17 EXT017 (extended)	b[l][a] Pl	(=	rlwimi[.] P1 M	rlwinm[.] P1 M	OP sandbox (reserved/)v3.0C	P1 M	010
011	ori	oris	xori	0-27 I Xoris P1 D	andi.	andis.	EXT030	0-31 EXT031 {extended}	011
100		lwzu	0-34 I [p]lbz P1/v3.1 [MLS:]D	Ibzu P1 D	[p]stw P1/v3.1 [MLS:]D	stwu	0-38 I [p]stb P1/v3.1 [MLS:]D	0-39 I stbu P1 D	100
101	[p]lhz P1/v3.1 [MLS:]D	lhzu P1 D	0-42 I [p]lha P1//3.1 [MLS:]D	0-43 I Ihau P1 D	0-44 I [p]sth P1/v3.1 [MLS:]D	0-45 I sthu P1 D	Imw P1 D	0-47 I stmw P1 D	101
110	[p]Ifs P1/v3.1 [MLS:]D	Ifsu P1 D	[p]Ifd P1/v3.1 [MLS:]D	Ifdu P1 D	[p]stfs P1/v3.1 [MLS:]D	stfsu P1 D	[p]stfd P1/v3.1 [MLS:]D		110
111	lq	EXT057	EXT058	0-59 EXT059 {extended}		EXT061	EXT062	0-63 EXT063 {extended}	111
	000	001	010	011	100	101	110	111	

Table 11:Primary Opcode Map for Opcode Space 1 (64-bit instruction encoding) (suffix bits 0-5)

Primary opcodes of suffixes of 8[M](LS|RR)-form prefixed instructions are mapped to opcode space 1

	000	001	010	011	100	101	110	111	
000	1-00 (reserved)	1-01 {reserved}	1-02	1-03	1-04	1-05 {reserved}	1-06	1-07	000
001	1-08	1-09 (reserved)	1-10	1-11	1-12	1-13	1-14	1-15	001
010	1-16	1-17	1-18	1-19	1-20	1-21	1-22 (reserved)	1-23	010
011	1-24	1-25	1-26	1-27	1-28	1-29	1-30	1-31	011
100	1-32 EXT132 {extended}	1-33 EXT133 (extended)	1-34 EXT134 (extended)	1-35	1-36	1-37	1-38	1-39	100
101	1-40	1-41 I plwa v3.1 8LS:D	plxsd v3.1 8LS:D		1-44	1-45	1-46 I pstxsd v3.1 8LS:D	1-47 I pstxssp v3.1 8LS:D	101
110	1-48	1-49	plxv v3.1 8LS:D		1-52		pstxv v3.1 8LS:D		110
111	1-56 I plq v3.1 8LS:D	pld	plxvp	1-59	1-60 I pstq v3.1 8LS:D	pstd	pstxvp	1-63	111
	000	001	010	011	100	101	110	111	

Table 12:PREFIX: Opcode Map (64-bit instruction encoding) (prefix bits 6:11)

			•		O/ 11	,			
	000	001	010	011	100	101	110	111	
000	00 0 8LS-form v3.1								000
001									001
010	01 0000 8RR-form v3.1								010
011									011
100	10 0 MLS-form v3.1								100
101									101
110	11 0000 MRR-form v3.1								110
111		11 1001 MMIRR-form v3.1							111
	000	001	010	011	100	101	110	111	1 🗀

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 1 of 8)

	000000	000001	000010	000011	000100	000101	000110 000111	
000	vaddubm	vmul10cuq	vmaxub (v2.03 V)		00000 000100 vrlb	I 00000 000101 Vrlq VX v3.1 V	.0000 000110	
0001	00001 000000 1 vadduhm	vmul10ecuq	00001 000010 I vmaxuh		00001 000100 vrlh	1 00001 000101 1 vrlqmi	vcmpequh[.] 1 .0001 000111 vcmpneh	VC I
00010	v2.03 V3 00010 000000 3 vadduwm	X v3.0 V.	(v2.03 V) 00010 000010 I vmaxuw		v2.03 00010 000100 vriw		(v2.03 VC v3.0 1 .0010 000110 I .0010 000111 vcmpequw[.] vcmpnew	VC I
	v2.03 V2.03 V2.00011 000000 11		v2.03 VX		v2.03 00011 000100	/X v3.0 VX I 00011 000101	X v2.03 VC v3.0 1 .0011 000110 I .0011 000111	VC
00011	vaddudm v2.07 V. 00100 000000 1	X I 00100 000001	vmaxud v2.07 V)	(v2.07 v2.07 v2.07	vrldmi /X v3.0 V I 00100 000101	vcmpeqfp[.] vcmpeque (v2.03 VC v2.07 .0100 000111	J[.] OO
00100		vcmpuq X v3.1 V 1 00101 000001	vmaxsb (v2.03 V) (00101 000010 I	(v2.03 00101 000100	vslq /X v3.1 V3 I 00101 000101	Vcmpnezk v3.0 .0101 000111	VC VC
00101	vaddcuq v2.07 V.	vcmpsq	vmaxsh V2.03 V	(vslh v2.03	vrlqnm VX v3.1 V	vcmpnezh v3.0	VC 00
00110	vaddcuw v2.03 V	X	00110 000010 II			I 00110 000101 Vrlwnm VX v3.0 VX		V[.] OO
00111			00111 000010 I vmaxsd v2.07 V)		vsl	I 00111 000101 II V rldnm /X v3.0 V	vcmpgefp[.] vcmpeque	J[.] VC 00
01000	01000 000000 1 vaddubs	vmul10uq	01000 000010 I			I 01000 000101 1	1.1000 000110 I vcmpgtub[.]	0.
01001	v2.03 V. 01001 000000 T vadduhs	X v3.0 V. 01001 000001 1 vmul10euq	(v2.03 V) 1 01001 000010 I vminuh	(v2.03 01001 000100 vsrh	/X v3.1 V		0.
	v2.03 V3	X v3.0 V.	V2.03 VX 01010 000010 I		v2.03 01010 000100	/X	V2.03 VC .1010 000110 I .1010 000111	I
01010	vadduws v2.03 V	X	vminuw v2.03 V) 01011 000010 I		01011 000100	/X	vcmpgtuw[.] vcmpgtuc v2.03 VC v3.1 1.1011 000110 I 1.1011 000111	VC
01011	01100 000000 1		vminud v2.07 VX		v2.03 01100 000100	/X I 01100 000101	vcmpgtfp[.] vcmpgtuc v2.03 VC v2.07	VC 0
01100	vaddsbs v2.03 V 01101 000000 1	X r 01101 000001	vminsb v2.03 VX	(v2.03 01101 000100	vsraq /X v3.1 V	vcmpgtsb[.] (v2.03	0
01101	vaddshs v2.03 V	bcdcpsgn.	vminsh V2.03 V		vsrah v2.03		vcmpgtsh[.]	0
01110	01110 000000 11	X	01110 000010 II vminsw v2.03 V		vsraw	I /X	.1110 000110	I[-] VC C
)1111			01111 000010 I		01111 000100 vsrad v2.07	I /X	.1111 000110	[.] VC 0
10000	vsububm	bcdadd.	vavgub	10000 000011 I vabsdub	10000 000100 vand	I	.0000 000110 I .0000 000111 vcmpequb[.] vcmpneb	[.] I
10001		X v2.07 V. 1 1.001 000001 1 bcdsub.				I.	V2.03	VC [.] 1
10010	v2.03 V	X v2.07 V. 1 1/010 000001 1 bcdus.	(v2.03 V) 1 10010 000010 I vavguw	10010 000011 I vabsduw	v2.03 10010 000100 VO r	/X	V2.03 VC V3.0	VC
	v2.03	X v3.0 V. 1 1.011 000001	V2.03 V)	Vabsuuw VX	v2.03 10011 000100	/X	V2.03 VC V3.0 .0011 000110 I .0011 000111	VC
10011	10100 000000 1	bcds. X v3.0 V. I 1.100 000001	10100 000010 I		v2.03 10100 000100	/X	vcmpeqfp[.] vcmpeque v2.03 VC v2.07 .0100 000111	VC
10100	vsubuqm v2.07 V. 10101 000000 1	bcdtrunc. X v3.0 V.				/X	vcmpnezb v3.0 .0101 000111	VC T
10101	vsubcuq v2.07 V	bcdutrunc. X v3.0 V.	vavgsh		vorc v2.07	/X	vcmpnezh v3.0	1 VC
10110	vsubcuw	XPND004-1A X {expanded}	vavgsw v2.03 V)	(/X	.0110 000111 vcmpnezv v3.0	v[.] 1
10111		1.111 000001 1 bcdsr. v3.0 V.	I K		vsld	I /X	.0111 000110 T .0111 000111 vcmpgefp[.] vcmpeque VC V3.1	1[.] I
11000	vsububs	bcdadd.	11000 000010 XPND004-2		mfvscr	I	.1000 000110 I vcmpgtub[.]	1
11001			{ {expanded} 1 11001 000010 XPND004-3			I I	V2.03 VC .1001 000110 I vcmpgtuh[.]	1
11010	v2.03 V	X v2.07 V. 1 1/010 000001 bcdus.	((expanded) 11010 000010 I vshasigmaw			/X I	V2.03 VC	I
		X (invalid) 1.011 000001	V2.07 VX		v2.07 11011 000100	/X I	V2.03 VC v3.1 .1011 000110 I .1011 000111	VC
11011		1.100 000001		11100 000011 I	11100 000100	/X	vcmpgtfp[.] vcmpgtuc v2.03 VC v2.07	VC
11100		bcdtrunc. X v3.0 V. I 1/101 000001	vclzb (v2.07 V) 11101 000010 I	vpopcntb (v2.07 VX 11101 000011 I	v3.0 11101 000100	VX I	vcmpgtsb[.] v2.03	1
11101	vsubshs v2.03 V	bcdutrunc.	vclzh v2.07 V)	vpopcnth v2.07 VX	vslv v3.0	/X	vcmpgtsh[.] v2.03 VC 1.1110 000110 I .1110 000111	1
11110	vsubsws	XPND004-1B X (expanded)	vclzw v2.07 V)	vpopcntw (v2.07 VX	vclzdm v3.1	/X	vcmpgtsw[.] vcmpgtsc	[.] ¹ VC 1
11111		1.111 000001 pcdsr. v3.0 V	(11111 000010 I	11111 000011 I vpopcntd (v2.07 VX	11111 000100 vctzdm v3.1	I /X	.1111 000110	I[.] I
	000000	000001	000010	000011	000100	000101	000110 000111	

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 2 of 8)

	001000	001001	001010	001011	001100	001101	001110	001111	
00000	00000 001000 I vmuloub v2.03 V		00000 001010 vaddfp v2.03	I 00000 001011 I V divuq (X v3.1 VX	00000 001100 T vmrghb v2.03 V	XPND004-4A Xexpanded}	vpkuhum	vinsbvlx V v3.1	1 0000
00001	00001 001000 I vmulouh v2.03 V	(00001 001010 vsubfp v2.03	I X	00001 001100 1 vmrghh v2.03 V	X	vpkuwum	r 00001 001111 vinshvlx X v3.1 V	000 /X
00010	00010 001000 I vmulouw v2.07 V)	00010 001001 I vmuluwm (v2.07 V)	(00010 001011 I vdivuw v3.1 VX	00010 001100 1 vmrghw v2.03 V	X.	00010 001110 vpkuhus v2.03 V	r 00010 001111 vinswvlx X v3.1 V	000 X
00011	00011 001000 I vmuloud v3.1 V	(00011 001011 I vdivud v3.1 VX			00011 001110 vpkuwus v2.03 V	1 00011 001111 vinsw X v3.1 V	000 X
00100	00100 001000 I vmulosb v2.03 V	(00100 001010 vrefp v2.03	I 00100 001011 I vdivsq (X v3.1 VX	00100 001100 T vmrglb v2.03 V	X	vpkshus	00100 001111 vinsbvrx X v3.1 V	001 /X
00101	00101 001000 I vmulosh v2.03 V	(00101 001010 vrsqrtefp v2.03	I X	00101 001100 T vmrglh v2.03 V		vpkswus	1 00101 001111 vinshvrx X v3.1 V	001 /X
00110	00110 001000 I vmulosw v2.07 V	(I 00110 001011 I vdivsw (X v3.1 VX	00110 001100 T vmrglw v2.03 V3		vpkshss X v2.03 V	1 00110 001111 vinswvrx X v3.1 V	1 /X
00111	00111 001000 I	vmulld	vlogefp	I 00111 001011 I vdivsd /X v3.1 VX		00111 001101 vclrrb v3.1 V.	vpkswss	vinsd X v3.1	1 /X
01000	01000 001000 I vmuleub v2.03 V		vrfin	I 01000 001011 I vdiveuq (X v3.1 VX	01000 001100	vextractub V3.0 V.	vupkhsb	01000 001111 vinsblx X v3.1	I 0100
01001	01001 001000 I vmuleuh		01001 001010 vrfiz	I VX	01001 001100 1 vsplth	vextractuh	01001 001110 vupkhsh	1 01001 001111 vinshlx X v3.1	I 0100
01010	01010 001000 I vmuleuw	01010 001001 I vmulhuw	01010 001010 vrfip	I 01010 001011 I Vdiveuw (X v3.1 VX		01010 001101 vextractuw	01010 001110 vupklsb	1 01010 001111 vinswlx X v3.1 V	I 0101
01011		01011 001001 I vmulhud	01011 001010 vrfim	I 01011 001011 I VA vdiveud VX v3.1 VX	V2.00 V7	01011 001101 vextractd v3.0 V.	01011 001110 vupklsh	1 01011 001111 vinsdlx X v3.1 V	1 010
01100	01100 001000 I vmulesb		01100 001010 vcfux	I 01100 001011 I vdivesq (X v3.1 VX	01100 001100 1 vspltisb	01100 001101 : vinsertb	01100 001110 vpkpx		0110
01101	01101 001000 I vmulesh		01101 001010 vcfsx	I XX		01101 001101 Tinserth	01101 001110 vupkhpx	1 01101 001111 vinshrx X v3.1	0110
01110	01110 001000 I vmulesw	01110 001001 I vmulhsw	01110 001010 vctuxs	I 01110 001011 I vdivesw (X v3.1 VX	01110 001100 1 vspltisw	01110 001101 : vinsertw	I	01110 001111 vinswrx v3.1	I 011
01111	01111 001000 I vmulesd	01111 001001 I vmulhsd	01111 001010 vctsxs	I 01111 001011 I vdivesd (X v3.1 VX	V2.00	01111 001101 vinsertd v3.0 V.	01111 001110 vupklpx	01111 001111 vinsdrx	I 011
10000	10000 001000 I vpmsumb		10000 001010 vmaxfp	I	vslo	10000 001101 XPND004-4B			1000
10001	v2.07 VX 10001 001000 II vpmsumh		10001 001010 vminfp	I .	v2.03 V7 10001 001100 1 vsro		10001 001110 vpkudum	I	1000
10010	v2.07 V) 10010 001000 I vpmsumw		V2.03 \	/X	v2.03 V7	X	v2.07 V	X	100
10011	v2.07 V) 10011 001000 I vpmsumd				10011 001100 rgnb		10011 001110 vpkudus		100
10100	v2.07 V) 10100 001000 I vcipher	10100 001001 I			v3.1 V3.1 V3.1 101000 001100 vgbbd	1	v2.07 V	X	1010
10101	10101 001000 I vncipher	10101 001001 I vncipherlast			vbpermq	vcfuged	1 10101 001110 vpksdus	I	1010
10110	V2.07 V	(V2.07 V)			v2.07 V7	10110 001101 rypextd	X v2.07 V	X	101
10111	10111 001000 I				vbpermd	v3.1 V. 10111 001101 vpdepd	vpksdss	I	101
11000	11000 001000 I vsum4ubs			11000 001011 I vmoduq	V3.0 V2	X v3.1 V.	X v2.07 V	X	1100
11001	v2.03 V) 11001 001000 I vsum4shs			v3.1 VX		v3.0 V. 11001 001101 vextuhlx	I 11001 001110 vupkhsw	I	110
11010	v2.03 V) 11010 001000 I vsum2sws			11010 001011 I vmoduw	11010 001100 1 vmrgow	v3.0 V. 11010 001101 vextuwlx		X	110
11011	v2.03 V			v3.1 VX 11011 001011 I vmodud	v2.07 V2	X v3.0 V.	11011 001110 vupklsw	I	110
11100	11100 001000 I vsum4sbs			v3.1 VX 11100 001011 I vmodsq		11100 001101 rextubrx	v2.07 V	X	1110
11101	v2.03 V			v3.1 VX		v3.0 V. 11101 001101 vextuhrx	X		1110
11110	11110 001000 I VSUMSWS			11110 001011 I vmodsw	11110 001100 1 vmrgew	v3.0 V. 1 11110 001101 vextuwrx	X		1111
11111	v2.03 V			v3.1 VX 11111 001011 I vmodsd	v2.07 V	X v3.0 V.	X		111
	001000	001001	001010	v3.1 VX	001100	001101	001110	001111	4

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 3 of 8)

	010000	010001	010010	010011	010100	01	10101	010	0110	010111	
00000					01010. mtvsrbmi v3.1	I DX		00 01011 VS v3.1	o Idbi	I 010111 I vmsumcud N v3.1 VA	000
00001											000
00010											000
00011											000
00100											00
00101											00
00110											00
00111											00
01000											01
01001											01
01010											01
01011											01
01100											01
01101											01
01110											01
01111											0
10000											10
10001										1	10
10010											10
10011											10
10100											10
10101											10
10110											10
10111											10
11000											11
11001											11
11010											11
11011											11
11100											11
11101											11
11110											1
11111											11
	010000	010001	010010	010011	010100	01	10101	010	0110	010111][

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 4 of 8)

	011000	011001	011010	011011	011100	011101	011110	011111	
00000	011000 I vextdubvlx v3.1 VA	vextdubvrx	011010 I vextduhvlx v3.1 VA	011011 I vextduhvrx v3.1 VA	011100 I vextduwvlx v3.1 VA	011101 I vextduwvrx VA.1 VA	011110 I vextddvlx v3.1 VA	011111 I I vextddvrx VA	00000
00001	10.1	10.1	10.1	10.1	VO.1 VA	VO.1 VA	¥0.1 ¥A	VO.1 VA	00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	011000	011001	011010	011011	011100	011101	011110	011111	

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 5 of 8)

	100000	100001	100010	100011	100100	100101	100110	100111	
00000	100000 I vmhaddshs	vmhraddshs	vmladduhm	vmsumudm	100100 I vmsumubm	vmsummbm	100110 I vmsumuhm	vmsumuhs	00000
00001	v2.03 VA	V2.03 V/	A V2.03 VA	v3.0B VA	v2.03 VA	V2.03 VA	v2.03 VA	V2.03 VA	00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	100000	100001	100010	100011	100100	100101	100110	100111	

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 6 of 8)

	101000	101001	101010	101011	101100	101101	101110	101111	
00000	vmsumshm	I 101001 I vmsumshs VA	vsel	101011 I Vperm V2.03 VA	/ 101100 I vsldoi v2.03 VA	vpermxor	101110 I vmaddfp v2.03 VA	1011111 I I vnmsubfp V2.03 VA	00000
00001									00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000					/ 101100 vsldoi				10000
10001					(invalid)				10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	101000	101001	101010	101011	101100	101101	101110	101111	

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 7 of 8)

	110000		110001		110010		110011		110100	110101	110110	110111	
00000	110000 maddhd v3.0	I	maddhdu	I VA		v3.0	maddld	I VA					00000
00001													00001
00010													00010
00011													00011
00100													00100
00101													00101
00110													00110
00111													00111
01000													01000
01001													01001
01010													01010
01011													01011
01100													01100
01101													01101
01110													01110
01111													01111
10000													10000
10001													10001
10010													10010
10011													10011
10100													10100
10101													10101
10110													10110
10111													10111
11000													11000
11001													11001
11010													11010
11011													11011
11100													11100
11101													11101
11110													11110
11111													11111
	110000		110001		110010		110011		110100	110101	110110	110111	

Table 13:EXT004: Extended Opcode Map for Opcode Space 0, Primary Opcode 4 (bits 21:31) (Sheet 8 of 8)

	111000	111001	111010	or Opcode Spa	111100	111101	111110	111111	
00000				111011 I vpermr v3.0 VA	vaddeuqm	vaddecuq VA	1111110 I vsubeuqm v2.07 VA	vsubecuq VA	00000
00001									00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	111000	111001	111010	111011	111100	111101	111110	111111	

Table 14:EXT006: Extended Opcode Map for Opcode Space 0, Primary Opcode 6 (bits 28:31)

	00	01	10	11	
00	lxvp	0001 I stxvp v3.1 DQ			00
01					01
10					10
11					11
	00	01	10	11	

Table 15:EXT017: Extended Opcode Map for Opcode Space 0, Primary Opcode 17 (bits 30:31)

00	01	10	11	
	01 I SCV v3.0 SC	1/ sc PPC SC	1/ sc {invalid}	
00	01	10	11	

Table 16:EXT030: Extended Opcode Map for Opcode Space 0, Primary Opcode 30 (bits 27:30)

		00			01			10	11		
00	OOO.	rldicl[.]		OOO.	rldicl[.]		001. PPC	rldicr[.]	oo1. rldicr[.]	I MD	00
01	010. PPC	rldic[.]	MD	010. PPC	rldic[.]		O11.	rldimi[.]	oll. rldimi[.]	I MD	01
10	1000 PPC	ridci[.]	I MDS	1001 PPC	rldcr[.]	I MDS					10
11	1100 {reserved	}		1101 {reserved	1)		1110 {reserve	d}	1111 {reserved}		11
		00			01			10	11		

Table 17:EXT057: Extended Opcode Map for Opcode Space 0, Primary Opcode 57 (bits 30:31)

00		01	10		11		
00 Ifdp v2.05	DS I	01 {reserved}	10 lxsd v3.0		11 Ixssp	I DS	
00		01	10	·	11		

Table 18:EXT058: Extended Opcode Map for Opcode Space 0, Primary Opcode 58 (bits 30:31)

00	01	10	11	
00 Id PPC DS	ldu	IVA PPC DS	11 {reserved}	
00	01	10	11	

Table 19:EXT061: Extended Opcode Map for Opcode Space 0, Primary Opcode 61 (bits 29:31)

										•		
		00		01			10			11		
0	. 00 v2.05	stfdp	001 v3.0	lxv	I DQ	.10 v3.0	stxsd	I DS	.11 v3.0	stxssp	I DS	0
1			101 v3.0	stxv	I DQ							1
		00		01			10			11		

Table 20:EXT062: Extended Opcode Map for Opcode Space 0, Primary Opcode 62 (bits 30:31)

00		01		10			11	
00 std	I 01 DS PPC	stdu	I 1 DS v2	0 stc 2.03	I DS	11 {reserved}		
00		01		10			11	_

Table 21:EXT019: Extended Opcode Map for Opcode Space 0, Primary Opcode 19 (bits 28:31) (Sheet 1 of 4)

	00000	00001	00010	00011	00100	00101	00110	00111	
00000	00000 00000 :: mcrf P1 X		addpcis	X					00000
00001		00001 00001 I crnor	1						00001
00010		, ,							00010
00011									00011
00100		00100 00001 I crandc							00100
00101									00101
00110		00110 00001 I CTXOT P1 XL							00110
00111		00111 00001 I crnand	1						00111
01000		01000 00001 I							01000
01001		P1 XL 01001 00001 I creqv P1 XL	1						01001
01010		PI XL							01010
01011									01011
01100									01100
01101		01101 00001 I							01101
01110		01110 00001 I							01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010			1						11010
11011			1						11011
11100]						11100
11101]						11101
11110]						11110
11111]						11111
	00000	00001	00010	00011	00100	00101	00110	00111	

Table 21:EXT019: Extended Opcode Map for Opcode Space 0, Primary Opcode 19 (bits 28:31) (Sheet 2 of 4)

	01000	01001	01010	01011	01100	01101	01110	01111	
00000									00000
00001									00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	01000	01001	01010	01011	01100	01101	01110	01111	

Table 21:EXT019: Extended Opcode Map for Opcode Space 0, Primary Opcode 19 (bits 28:31) (Sheet 3 of 4)

	10000	10001	10010	or Opcode Sp 10011	10100	10101	10110	10111
00000	00000 10000 I bcir[i] P1 XL		00000 10010 III rfid PPC XI					00
00001			00001 10010	00001 10011				00
00010			(reserved) XI 00010 10010 III rfscv v3.0 XI					00
00011			700					00
00100			00100 10010 I rfebb v2.07 XI				00100 10110 II isync P1 XL	00
00101								00
00110								00
00111								00
01000			01000 10010 III hrfid					01
01001			V2.02 XI 01001 10010 III urfid					01
01010			v3.0C XI					01
01011			01011 10010 III stop v3.0 XI					01
01100			v3.0 XI 01100 10010 (reserved)					01
01101			01101 10010 {reserved}					01
01110			01110 10010 (reserved)					01
01111			01111 10010 (reserved)					01
10000	10000 10000 I bcctrl							10
10001	P1 XL 10001 10000 I bctarl							10
10010	v2.07 XL							10
10011								10
10100								10
10101								10
10110								10
10111								10
11000								11
11001								11
11010								11
11011								11
11100								11
11101								11
11110								11
11111								11
	10000	10001	10010	10011	10100	10101	10110	10111

Table 21:EXT019: Extended Opcode Map for Opcode Space 0, Primary Opcode 19 (bits 28:31) (Sheet 4 of 4)

	11000	11001	11010	or Opcode Spa	11100	11101	11110	11111	
00000									00000
00001									00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	11000	11001	11010	11011	11100	11101	11110	11111	

Table 22:EXT031: Extended Opcode Map for Opcode Space 0, Primary Opcode 31 (bits 21:30) (Sheet 1 of 4)

	00000	00001	00010	00011	00100	00101	00110	00111	JL
0000	00000 00000 cmp P1	(00000 00100 I tw		00000 00110 IVSI v2.03	I 00000 00111 I I I I I I I I I I I I I	0(
001	00001 00000 cmpl P1	i v			1 00100		00001 00110 Ivsr v2.03	I 00001 00111 I I Ivehx X v2.03 X	0
010	00010 00000 cmpla				(reserved) 1 00010 00100 1 td		V2.03	00010 00111 I lvewx	
011	PPCAS	X			PPC X			V2.03 X 00011 00111 I IVX	
100	00100 00000 : setb			00100 00011	{reserved}			v2.03 X 00100 00111 I stvebx	(
101	v3.0	/		{reserved} 00101 00011	1 00100			V2.03 X 00101 00111 I stvehx	(
110	00110 00000 : cmprb			{reserved}	{reserved}			v2.03 X 00110 00111 I stvewx	
	v3.0 00111 00000	X			1 00100			v2.03 X 00111 00111 I	
111	v3.0	X .			{reserved}		01000 00110	stvx v2.03 X	\ <u>'</u>
000							{reserved}		Ľ
001					1 00100 {reserved}				(
010				01010 00011 {reserved}					ŀ
011					1 00100 {reserved}			01011 00111 I VXI V2.03 X	(
100	01100 00000 setbc v3.1	X X						, and the second	Ì
101	01101 00000 setbcr v3.1	i v			1 00100 (reserved)				T,
110	01110 00000 : setnbc			01110 00011	Icociveuy		01110 00110		ı
111	v3.1 01111 00000 setnbcr v3.1			{reserved}	1 00100		(reserved) 01111 00110 (reserved)	01111 00111 I StvxI v2.03 X	
000	10000 00000				(reserved)		(reserveu)	1.000 00111	
001	(reserved) 10001 00000 mcrxrt				1 00100			{reserved} 1.001 00111	1
010	PPCAS 10010 00000 mcrxrx	({reserved}		10010 00110 lwat	{reserved}	╂.
	v3.0	X .			1 00100		v3.0 10011 00110	X	╂
011					{reserved}		v3.0	X 1.100 00111	
100					1 00100			(reserved) 1.101 00111	ĮĮ.
101					{reserved}		10110 00110	{reserved}	ļĽ
110					1 00100		v3.0	X	ļ
111					{reserved}		stdat v3.0	X	
000							11000 00110 copy v3.0	II 1.000 00111 X {reserved}	1
001					1 00100 {reserved}			1.001 00111 {reserved}	T.
010					[courses]		cpabort	II	T.
011					1 00100		v3.0	X	╁
100					{reserved}		11100 00110 paste[.]	II 1.100 00111	╁
101					1 00100		v3.0	X {reserved}	╫
110					{reserved}		11110 00110	{reserved}	╂
					1 00100		{reserved} 11111 00110		
111					{reserved}		{reserved}		

Table 22:EXT031: Extended Opcode Map for Opcode Space 0, Primary Opcode 31 (bits 21:30) (Sheet 2 of 4)

	01000	01001	01010	01011	01100	01101	01110	01111	
00000	00000 01000 I subfc[.]	/0000 01001 mulhdu[.]	I 00000 01010 I	/0000 01011 I mulhwu[.]	00000 01100 Ixsiwzx	I 00000 01101 I Ixvrbx		01111 I	00000
00001	00001 01000 I subf[.]	PPC	XO P1 XC	O PPC XO	v2.07	X v3.1) 00001 01101 I Ixvrhx		v2.03 A	00001
00010	110 //	/0010 01001 mulhd[.]	I /0010 01010 II addg6s X0 v2.06 X0	mulhw[.]	00010 01100 Ixsiwax v2.07	I 00010 01101 I IXVrwx	00010 01110 III msgsndu		00010
00011	00011 01000 I neg[.]			00011 01011 {reserved}		00011 01101 I Ixvrdx v3.1	00011 01110 III msgclru (v3.00 X		00011
00100	00100 01000 I subfe[.]		00100 01010 I adde[.]		00100 01100 stxsiwx v2.07	I 00100 01101 I stxvrbx	00100 01110 III msgsndp (v2.07 X		00100
00101	11 //		101 01010 I addex v3.0B Z2		12.01	00101 01101 I	00101 01110 III msgclrp		00101
00110	00110 01000 I subfze[.]		00110 01010 1 addze[.]	I .		00110 01101 I stxvrwx v3.1	00110 01110 III msgsnd		00110
00111	00111 01000 I subfme[.]	00111 01001 mulld[.]	I 00111 01010 I addme[.]			00111 01101 I stxvrdx	00111 01110 III msgclr (v2.07 X		00111
01000	01000 01000 {reserved}	01000 01001 modud v3.0	I 01000 01010 I	01000 01011 I moduw	0100/ 01100 IXVX v3.0	I 01000 01101 I IXVI			01000
01001	(rocerros)	10.0		, No.	0100/ 01100 IXVX (invalid)	01001 01101 I IXVII v3.0	01001 01110 I mfbhrbe (v2.07 XFX		01001
01010				01010 01011 {reserved}	01010 01100 Ixvdsx v2.06	I 01010 01101 I Ixvpx X v3.1)	(01010
01011	01011 01000 {reserved}			01011 01011 {reserved}	01011 01100 IXVWSX v3.0	X			01011
01100		01100 01001 divdeu[.] v2.06	XO	01100 01011 I divweu[.] v2.06 X0	01100 01100 stxvx v3.0	I 01100 01101 I STXVI X v3.0)	(01100
01101		01101 01001 divde[.] v2.06	I101 01010 I addex XO v3.0B Z2:	01101 01011 I divwe[.] 3 v2.06 XO		01101 01101 I stxvII v3.0)	01101 01110 I clrbhrb (v2.07 X		01101
01110		01110 01001 divdu[.] PPC	XO	01110 01011 I divwu[.] PPC X0		01110 01101 I stxvpx v3.1)	(01110
01111	01111 01000 {reserved}	01111 01001 divd[.] PPC	XO	01111 01011 I divw[.] PPC X0					01111
10000	10000 01000 I subfco[.]	mulhdu[.]	10000 01010 1 addco[.]	7 /0000 01011 mulhwu[.] 0 {invalid}	10000 01100 Ixsspx v2.07	X			10000
10001	10001 01000 I subfo[.] PPC XC								10001
10010		/0010 01001 mulhd[.] {invalid}	/0010 01010 addg6s {invalid}	/0010 01011 mulhw[.] {invalid}	10010 01100 xsdx v2.06	I X			10010
10011	nego[.]			10011 01011 {reserved}					10011
10100	10100 01000 I subfeo[.] P1 XC		10100 01010 addeo[.]		10100 01100 stxsspx v2.07	I X	10100 01110 II tbegin. v2.07 {reserved} X		10100
10101			101 01010 1 addex v3.0B Z2	3			10101 01110 II tend. v2.07 {reserved} X		10101
10110	10110 01000 I subfzeo[.] P1 XC		10110 01010 1 addzeo[.] P1 X(10110 01100 stxsdx v2.06	I X	10110 01110 II tcheck v2.07 {reserved} X		10110
10111	subfmeo[.]	10111 01001 mulldo[.] PPC	addmeo[.]	10111 01011 I mullwo[.] P1 X0			10111 01110 II tsr. v2.07 {reserved} X		10111
11000	11000 01000 {reserved}	11000 01001 modsd v3.0	addo[.]	1 11000 01011 I modsw 0 v3.0 X	11000 01100 XVW4X V2.06	I 11000 01101 I Ixsibzx X v3.0	11000 01110 II tabortwc. (v2.07 {reserved} X		11000
11001					11001 01100 xvh8x v3.0	I 11001 01101 I Ixsihzx X v3.0	11001 01110 II tabortdc. (v2.07 {reserved} X		11001
11010				11010 01011 {reserved}	11010 01100 xvd2x v2.06	X	11010 01110 II tabortwci. v2.07 {reserved} X		11010
11011	11011 01000 {reserved}			11011 01011 {reserved}	11011 01100 Ixvb16x v3.0	X	11011 01110 III tabortdci. v2.07 {reserved} X		11011
11100		11100 01001 divdeuo[.] v2.06	XO	11100 01011 I divweuo[.] v2.06 X0	11100 01100 stxvw4x v2.06	I 11100 01101 I stxsibx X v3.0	11100 01110 II tabort. (v2.07 {reserved} X		11100
11101		11101 01001 divdeo[.] v2.06	I101 01010 II addex XO v3.0B Z2	divweo[.] 3 v2.06 XO	11101 01100 stxvh8x v3.0	I 11101 01101 II	11101 01110 III treclaim. (v2.07 {reserved} X		11101
11110		11110 01001 divduo[.] PPC	XO XO	11110 01011 I divwuo[.] PPC X0	11110 01100 stxvd2x v2.06	X			11110
11111	11111 01000 {reserved}	11111 01001 divdo[.] PPC	XO XO	11111 01011 I divwo[.] PPC X0	11111 01100 stxvb16x v3.0	X	11111 01110 III trechkpt. v2.07 {reserved} X		11111
	01000	01001	01010	01011	01100	01101	01110	01111	

Table 22:EXT031: Extended Opcode Map for Opcode Space 0, Primary Opcode 31 (bits 21:30) (Sheet 3 of 4)

	10000	10001	10010	10011	10100	10101	10110	10111	$\Box \Box$
0000				00000 10011 I mfcr/mfocrf P1/v2.01 XFX	00000 10100 Iwarx PPC	II 00000 10101 Idx X PPC	icbt	I 00000 10111 IWZX X P1	I X 0
0001				00001 10011 I mfvsrd v2.07 X	00001 10100 Ibarx v2.06	II 00001 10101 Idux X PPC	I 00001 10110 I dcbst	I 00001 10111 wzux	I 0
010			00010 10010	00010 10011 III mfmsr	00010 10100 Idarx	II	00010 10110 I dcbf	X P1 I 00010 10111 Ibzx	ı 0
011			{reserved} 00011 10010	00011 10011 I mfvsrwz	PPC 00011 10100 Iharx	X	PPC 00011 10110	X P1 00011 10111 Ibzux	I 0
1100	00100 10000 I mtcrf/mtocrf		(reserved) 00100 10010 III mtmsr	V2.07 X I 00100 10011	v2.06	00100 10101 stdx	[reserved] I 00100 10110 I stwcx.	P1 I 00100 10111 stwx	I 0
0101	P1/v2.01 XFX	00101 10001 XPND031		X {reserved} I 00101 10011 I mtvsrd		PPC 00101 10101 stdux		X P1 I 00101 10111 Stwux	X I
		{expanded}	PPC 00110 10010 II	X v2.07 X I 00110 10011 I		PPC	X v2.07 00110 10110 I	X P1 I 00110 10111	X
110			{reserved} 00111 10010 II				00111 10110 I	Stbx X P1 I 00111 10111	X 0
111			(reserved)	mtvsrwz v2.07 X				stbux X P1	Х
000			01000 10010 II tlbiel v2.03	X	01000 10100 lqarx v2.07	I 01000 10101 X (reserved)	01000 10110 I dcbt PPC	I 01000 10111 Ihzx X P1	Ι χ
001			01001 10010 II tlbie P1	mfvsrld X v3.0 X	01001 10100 (reserved)		01001 10110 (reserved)	01001 10111 Ihzux P1	X O
010			01010 10010 II slbsync v3.0	I 01010 10011 X mfspr X P1 XFX		01010 10101 Iwax PPC	I 01010 10110 X (reserved)	01010 10111 	I X
011			01011 10010 (reserved)	01011 10011 II mftb		01011 10101 Iwaux PPC	I 01011 10110 X (reserved)	01011 10111 Ihaux	I C
100			01100 10010 II slbmte	01100 10011 I mtvsrws		rro	A [leselveu]	01100 10111 sthx	ı (
101			v2.00 01101 10010 III slbie	mtvsrdd			01101 10110	01101 10111 sthux	I
110			01110 10010 II slbieg	X v3.0 X I 01110 10011 X mtspr			(reserved) 01110 10110	P1	X
111			v3.0 01111 10010 II slbia	X P1 XFX			{reserved} 01111 10110		
'''			PPC 10000 10010	X {reserved}	10000 10100	I 10000 10101	(reserved) I 10000 10110	I 10000 10111	I
0000			{reserved-nop}	{reserved}	ldbrx v2.06	X P1 10001 10101	New New	Ifsx X P1	X 1
001			{reserved-nop}			{reserved}	tlbsync PPC	Ifsux X P1	, 1 X
010			10010 10010 {reserved-nop}	10010 10011 {reserved}		10010 10101 Iswi P1	I 10010 10110 I sync X P1	I 10010 10111 Ifdx X P1	1 X
011			10011 10010 {reserved-nop}	10011 10011 {reserved}		10011 10101 (reserved)	10011 10110 {reserved}	10011 10111 Ifdux P1	I X
100			10100 10010 II hashstp v3.1B		10100 10100 stdbrx v2.06	I 10100 10101 stswx X P1		I 10100 10111 Stfsx	I 1
101			10101 10010 II hashchkp		V2.00	10101 10101	10101 10110 I stbcx.	I 10101 10111 stfsux	I 1
110			hashst	I		(reserved) 10110 10101 stswi	I 10110 10110 I sthcx.	X P1 I 10110 10111 stfdx	1 1
1111			hashchk	X		P1 10111 10101	X v2.06	X P1 10111 10111 stfdux	I 1
000			v3.1B	X v3.0 X				P1 11000 10111	I
000			11001 10010				X P1 III 11001 10110	X v2.05 11001 10111	X 1
001			(reserved) 11010 10010 II	I 11010 10011 III		V2.05 11010 10101 :	X (reserved)	{reserved} I 11010 10111	1 I
010			slbiag v3.0B	slbmfev X v2.00 X		V2.05	eieio X PPC	Ifiwax X v2.05 I 11011 10111	X 1
)11			11100 10010	11100 10012		v2.05	msgsync X v3.0	Ifiwzx X v2.06	X 1
00			11100 10010 {reserved}	11100 10011 III slbmfee v2.00 X		v2.05	sthbrx X P1	I 11100 10111 stfdpx X v2.05	1 X
101			11101 10010 (reserved)			11101 10101 sthcix v2.05	X	11101 10111 (reserved)	1
110			11110 10010 (reserved)	11110 10011 III slbfee. v2.05 X			icbi	I 11110 10111 stfiwx X PPC	I X 1
111			11111 10010	Λ		11111 10101 stdcix	111 11111 10110 I	I	1
_	10000	10001	(reserved) 10010	10011	10100	v2.05 10101	X P1 10110	10111	

Table 22:EXT031: Extended Opcode Map for Opcode Space 0, Primary Opcode 31 (bits 21:30) (Sheet 4 of 4)

	11000	11001	11010	11011	11100	11101	11110	11111
00000	00000 11000 slw[.] P1	X	00000 11010 cntlzw[.] P1	I 00000 11011 sld[.] X PPC	00000 11100 and[.]	I 00000 11101 X {reserved}	00000 11110 II wait v2.03 X	
00001			00001 11010 cntlzd[.] PPC	00001 11011 cntlzdm X v3.1	00001 11100 andc[.]	I 00001 11101 X {reserved}		
00010						00010 11101 {reserved}		
00011			00011 11010 popcntb	I	00011 11100 nor[.]	I		
00100	00100 11000	00100 11001	v2.02 00100 11010 prtyw	I 00100 11011 brw	00100 11100 pdepd	I		
00101	{reserved} 00101 11000	(reserved)	v2.05 00101 11010 prtyd	X v3.1 I 00101 11011 brd	X v3.1 00101 11100 pextd	I		
00110	{reserved} 00110 11000	00110 11001	v2.05	X v3.1	X v3.1 00110 11100 cfuged	X		
00111	{reserved} 00111 11000	{reserved}		v3.1	X v3.1 00111 11100 bpermd	X I		
	{reserved}		01000 11010	I	V2.06 01000 11100	X		
)1000			v2.06 01001 11010	X	eqv[.] P1 01001 11100	X		
)1001			v2.06 cbcdtd	х	xor[.]	х		
01010			01011 11010	7				
01011			01011 11010 popcntw v2.06	X				
01100					01100 11100 orc[.] P1	I X		
01101					01101 11100 or[.]	X		
01110					01110 11100 nand[.]	I X		
01111			01111 11010 popcntd v2.06	I	01111 11100 cmpb v2.05	I		
10000	10000 11000 srw[.]	I 10000 11001	10000 11010 cnttzw[.]	I 10000 11011 srd[.]	I	10000 11101		
10001	P1	X {reserved}	v3.0 10001 11010 cnttzd[.]	X PPC I 10001 11011 cnttzdm	X	{reserved}		
10010			v3.0	X v3.1	X			
10011								
	10100 11000	10100 11001						
10100	{reserved} 10101 11000	{reserved}						
10101	{reserved} 10110 11000	10110 11001						
10110	{reserved} 10111 11000	{reserved}						
10111	{reserved}							
11000	11000 11000 sraw[.] P1	X	11000 11010 srad[.] PPC	X				
11001	11001 11000 srawi[.] P1	I X	11001 1101. sradi[.] PPC	I 11001 1101. sradi[.] XS PPC X	S			
1010								
1011			11011 1101. extswsli[.]	I 11011 1101. extswsli[.]	I			
1100	11100 11000	11100 11001	11100 11010 extsh[.]	XS v3.0 X	S			
11101	{reserved} 11101 11000	(reserved)	P1 11101 11010 extsb[.]	I				
1110	{reserved}		PPC 11110 11010 extsw[.]	X I				
			PPC PRO	X				
1111								

Table 23:EXT059: Extended Opcode Map for Opcode Space 0, Primary Opcode 59 (bits 21:30) (Sheet 1 of 4)

	00000	00001	00010	00011	00100	00101	00110	00111	
00000			00000 00010 dadd[.] v2.05	I000 00011 I dqua[.] X v2.05 Z23					0000
00001				I001 00011 I drrnd[.] X v2.05 Z23					0000
00010			.0010 00010 dscli[.]	I010 00011 I dquai[.]					0001
00011			.0011 00010 dscri[.]	I011 00011 I drintx[.]					0001
00100			00100 00010 dcmpo v2.05	I v					0010
00101			00101 00010 dtstex	I X					0010
00110				I					0011
00111			.0111 00010 dtstdg	I111 00011 I drintn[.]					0011
01000			01000 00010 dctdp[.]	I000 00011 I dqua[.]					0100
01001			01001 00010 dctfix[.]	X v2.05 Z23 I001 00011 I drrnd[.]					0100
01010			01010 00010 ddedpd[.]	X v2.05 Z23 I010 00011 I dquai[.]					0101
01011			01011 00010 dxex[.]	X v2.05 Z23 I011 00011 I drintx[.]					0101
01100			v2.05	X v2.05 Z23					0110
01101									0110
01110									0111
01111				111 00011 I drintn[.] v2.05 Z23					0111
10000			dsub[.]	I000 00011 I dqua[.]					1000
10001			10001 00010 ddiv[.]	X v2.05 Z23 I001 00011 I drrnd[.]					1000
10010			dscli[.]	X v2.05 Z23 I010 00011 I dquai[.]					1001
10011			.0011 00010 dscri[.]	22 v2.05 Z23 I011 00011 I					1001
10100				22 v2.05 Z23 I					1010
10101			10101 00010 dtstsf	I 10101 00011 I dtstsfi X v3.0 X					1010
10110				I					1011
10111			.0111 00010 dtstdg	I111 00011 I drintn[.]					1011
11000			11000 00010 drsp[.]	I000 00011 I dqua[.]					1100
11001			v2.05 11001 00010 dcffix[.]	X v2.05 Z23 I001 00011 I drrnd[.]					1100
11010			denbcd[.]	X v2.05 Z23 I010 00011 I dquai[.]					1101
11011			diex[.]	X v2.05 Z23 I011 00011 I drintx[.]					1101
11100			V2.05	X v2.05 Z23					1110
11101									1110
11110									1111
11111				111 00011 I drintn[.]					1111
	00000	00001	00010	v2.05 Z23	00100	00101	00110	00111	

Table 23:EXT059: Extended Opcode Map for Opcode Space 0, Primary Opcode 59 (bits 21:30) (Sheet 2 of 4)

	01000	01001	01010	01011	01100	01101	01110	01111	1
00000	00000 010 I [pm]xvi8ger4pp v3.1 [MMRR:]XX3	i			00000 011 I [pm]xvi8ger4 v3.1 [MMIRR:]XX3				00
00001									00
00010	00010 010 I [pm]xvf16ger2pp v3.1 [MMIRR:]XX3 00011 010 I	i			00010 011 I [pm]xvf16ger2 v3.1 [MMIRR:]XX3 00011 011 I [pm]xvf32ger				00
00011	[pm]xvf32gerpp v3.1 [MMIRR:]XX3				VO. 1 WINIII LIV. PARO				00
00100	00100 010 I [pm]xvi4ger8pp v3.1 [MMIRR:]XX3	i			00100 011 I [pm]xvi4ger8 v3.1 [MMIRR:]XX3				0
00101	[pm]xvi16ger2spp				00101 011 I [pm]xvi16ger2s v3.1 [MMIRR:]XX3				0
00110	v3.1 [MMIRR:]XX3 00110 010 I [pm]xvbf16ger2pp v3.1 [MMIRR:]XX3	i			00110 011 I [pm]xvbf16ger2 v3.1 [MMIRR:]XX3				0
00111	00111 010 I [pm]xvf64gerpp v3.1 [MMRR:]XX3				00111 011 I [pm]xvf64ger v3.1 [MMIRR:]XX3				0
01000									0
01001					01001 011 I [pm]xvi16ger2 v3.1 [MMIRR:]XX3			1	0
01010	01010 010 I [pm]xvf16ger2np v3.1 [MMIRR:]XX3				, parties				0
01011	01011 010 I [pm]xvf32gernp v3.1 [MMRR:]XX3								0
01100					01100 011 I [pm]xvi8ger4spp v3.1 [MMIRR:]XX3		•	•	0
01101					01101 011 I [pm]xvi16ger2pp v3.1 [MMIRR:]XX3				0
01110	01110 010 I [pm]xvbf16ger2np v3.1 [MMRR:]XX3		1						C
01111	01111 010 I [pm]xvf64gernp v3.1 [MMRR:]XX3	i							C
10000									
10001									1
10010	10010 010 I [pm]xvf16ger2pn v3.1 [MMIRR:]XX3								1
10011	10011 010 I [pm]xvf32gerpn								1
10100	v3.1 [MMIRR:]XX3								1
10101									1
10110	10110 010 I [pm]xvbf16ger2pn v3.1 [MMIRR:]XX3								1
10111	v3.1 [MMIRR:]XX3 10111 010 I [pm]xvf64gerpn v3.1 [MMIRR:]XX3	:							1
11000	TO.1 [mmirre.pote								
11001									1
11010	11010 010 I [pm]xvf16ger2nn v3.1 [MMRR:]XX3						11010 01110 I		1
11011	11011 010 I [pm]xvf32gernn						v2.06		1
11100	v3.1 [MMIRR:]XX3								
11101									1
11110	11110 010 I [pm]xvbf16ger2nn						11110 01110 I		1
11111	v3.1 [MMIRR:]XX3 11111 010 I [pm]xvf64gernn	i					v2.06	()	-
	v3.1 [MMIRR:]XX3	01001	01010	01011	01100	01101	01110	01111	1 L 7 F

Table 23:EXT059: Extended Opcode Map for Opcode Space 0, Primary Opcode 59 (bits 21:30) (Sheet 3 of 4)

	10000	10001	10010	r Opcode Spa	10100	10101	10110	10111	_
00000			///// 10010 I fdivs[.] PPC A		//// 10100 fsubs[.]	fadds[.]	I ///// 10110 I fsqrts[.] A PPC A	00	0000
00001			///// 10010 fdivs[.] {invalid}		//// 10100 fsubs[.] (invalid)	///// 10101 fadds[.] (invalid)	///// 10110 fsqrts[.] [invalid]	00	0001
00010								00	0010
00011								00	0011
00100								00	0100
00101								00	0101
00110								00	0110
00111								00	0111
01000								01	1000
01001			•					01	1001
01010								01	1010
01011								01	1011
01100								01	1100
01101								01	1101
01110								01	1110
01111								01	1111
10000								10	0000
10001			•					10	0001
10010								10	0010
10011								10	0011
10100								10	0100
10101								10	0101
10110								10	0110
10111								10	0111
11000								11	1000
11001								11	1001
11010								11	1010
11011								11	1011
11100								11	1100
11101								11	1101
11110								11	1110
11111								11	1111
	10000	10001	10010	10011	10100	10101	10110	10111	_

Table 23:EXT059: Extended Opcode Map for Opcode Space 0, Primary Opcode 59 (bits 21:30) (Sheet 4 of 4)

	11000	11001	11010	11011	11100	11101	11110	11111	
00000		11001 I fmuls[.]	///// 11010 I frsqrtes[.] V2.02 A		11100 fmsubs[.] PPC	fmadds[.]	fnmsubs[.]	11111 I fnmadds[.]	00000
00001	//// 11000 fres[.] {invalid}		///// 11010 frsqrtes[.] {invalid}						00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	11000	11001	11010	11011	11100	11101	11110	11111	

Table 24:EXT060: Extended Opcode Map for Opcode Space 0, Primary Opcode 60 (bits 21:30) (Sheet 1 of 4)

	00000 00001 00010 00011	00100 00101 00110 00111	_
00000	00000 000 I xsaddsp	00000 001 I xsmaddasp	00000
00001	/207 XX3 00001 000. I xssubsp	1207 XX3 00001 001. I xsmaddmsp	00001
	V2.07 XX3	\(\frac{\chi_007}{\chi_00010} \times	
00010	xsmulsp y2.07 XX3 00011 000 I	V2.07 XX3 00011 001 I	00010
00011	xsdivsp 12.07 XX3 00100 0000 I	xsmsubmsp v2.07	00011
00100	xsadddp v2.06 XX3	xsmaddadp ½2.06 XX3 001.01 001 I	00100
00101	xssubdp v2.06 XX3	xsmaddmdp v2.06 XX3	00101
00110	00110 000 I xsmuldp 1/2.06 XX3	00110 001 I	00110
00111	00111 000 I xsdivdp (206 XX3	00111 001 I **xsmsubmdp 1/206	00111
01000	01000 000 I xvaddsp	01000 001 I xvmaddasp	01000
01001	/206 XX3 01:001 000. I xvsubsp	\(\frac{1}{206} \) \(\times \text{XX3} \) \(\times \text{01001 001.} \) \(\text{r} \) \(\text{xvmaddmsp} \)	01001
	V2.06 XX3 01010 000 I	V2.06 XX3 01010 001 I	
01010	xvmulsp y2.06	xvmsubasp v2.06 XX3 01011 001 I	01010
01011	xvdivsp 12.06 XX3 01100 0000 I	xvmsubmsp v2.06 XX3 011100 001 I	01011
01100	xvadddp y2.06 XX3	xvmaddadp v2.06 XX3	01100
01101	01101 000. I xxvsubdp 12.06 XX3	01101 001 I xymaddmdp	01101
01110	01110 0000 I xxmuldp	01110 001 I xvmsubadp V206 XX3	01110
01111	01111 000 r xvdivdp /2.06 XX3	01111 001 I xvmsubmdp \(\frac{1}{2}\) \(\frac{1}{2}\) \(\frac{1}{2}\)	01111
10000	1 xsmaxcdp	1 xsnmaddasp	10000
10001	\(\frac{1}{20} \) \(\frac{1}{203} \) \(\frac{1}{2001} \) \(\frac{1}{	\(\frac{1207}{10001} \text{XX3} \\	10001
	V3.0 XX3	V2.07 XX3 10010 001 I	
10010	xsmaxjdp x30	xsnmsubasp v.07 XX3 10011 001 I	10010
10011	xsminjdp 1030 10100 1000. 1	xsnmsubmsp v2.07	10011
10100	xsmaxdp 1/2.06 XX3 10101 000 I	xsnmaddadp v2.06 XX3 101.01 001 I	10100
10101	xsmindp v2.06 XX3	xsnmaddmdp v2.06 XX3	10101
10110	10110 0000 I xscpsgndp 1/2.06 XX3	10110 001 I xsnmsubadp v2.06	10110
10111		10111 001 1 xsnmsubmdp (206 XX3	10111
11000	11000 000 I xvmaxsp	11000 001 I xvnmaddasp	11000
11001	1206 XX3 11001 000. I xvminsp	206	11001
	V2.06 XX3 11010 000 I	V2.06 XX3	
11010	vzcpsgnsp vz.06 XX3 II:011 000 I	xvnmsubasp v2.06 XX3 11011 001 I	11010
11011	xviexpsp 10.0	xvnmsubmsp v2.06 XX3 11100 001 I	11011
11100	xvmaxdp ½2.06	xvnmaddadp v206 XX3 11101 001 I	11100
11101	xvmindp y2.06 XX3	xvnmaddmdp v2.06 XX3	11101
11110	11110 000. 1 xvcpsgndp 12.06 XX3	11110 001	11110
11111	11111 000 r xviexpdp v30 xx3	11111 001 I xvnmsubmdp (206 XX3	11111
	00000 00001 00010 00011	00100 00101 00110 00111	5

Table 24:EXT060: Extended Opcode Map for Opcode Space 0, Primary Opcode 60 (bits 21:30) (Sheet 2 of 4)

	01000	01001	01010		01011	on Online	01101	01110	01111	
00000	000 010 I xxsldwi v2.06 XX3					00000 011 I xscmpeqdp v3.0 XX3				00000
00001	001 010 I xxpermdi v2.06 XX3					00001 011 I xscmpgtdp v3.0 XX3				0000
00010	00010 010 I xxmrghw					00010 011 I xscmpgedp				00010
00011	v2.06 XX3 00011 010 I xxperm					v3.0 XX3				0001
00100	000 010 I xxsldwi					00100 011 I xscmpudp				0010
00101	v2.06 XX3 001 010 I xxpermdi					v2.06 XX3 00101 011 I xscmpodp				00101
00110	v2.06 XX3 00110 010 I xxmrglw					v2.06 XX3	3			00110
00111	v2.06 XX3 00111 010 I xxpermr					00111 011 I xscmpexpdp				00111
04000	v3.0 XX3					v3.0 XX3				
01000	xxsldwi v2.06 XX3 001 010 I					xvcmpeqsp v2.06 XX3 01001 011 I				01000
01001	xxpermdi v2.06 XX3 01010 0100. I		01010 0101.	I		xvcmpgtsp v2.06 XX3 01010 011 I				01001
01010	xxspltw v2.06 XX2 01011 01000 XPND060-1			X2		xvcmpgesp v2.06 XX3	3			01010
01011	{expanded} 000 010 I		xxinsertw	X2		01100 011 I				01011
01100	xxsldwi v2.06 XX3 001 010 I	1				xvcmpeqdp v2.06 XX3				01100
01101	v2.06 XXX	I				xvcmpgtdp v2.06 XX3				01101
01110						xvcmpgedp v2.06 XX3		1	1	01110
01111										01111
10000	10000 010 I xxland v2.06 XX3									10000
10001	10001 010 I xxlandc v2.06 XX3									10001
10010	10010 010 I xxlor v2.06 XX3									10010
10011	10011 010 I xxlxor v2.06 XX3									10011
10100	10100 010 I									10100
10101	10101 010 I xxlorc									10101
10110	v2.07 XX3 10110 010 I xxlnand									10110
10111	v2.07 XX3 10111 010 I xxleqv									10111
11000	v2.07 XX3					11000 011 I xvcmpeqsp.				11000
11000						v2.06 XX3 11001 011 I xvcmpgtsp.				11000
						V2.06 XX3				╁
11010						xvcmpgesp.	3			11010
11011						11100 011 I				11011
11100						xvcmpeqdp. v2.06 XX3 11101 011 I				11100
11101						xvcmpgtdp. v2.06 XX3 11110 011 I				11101
11110						xvcmpgedp.	3			11110
11111										11111
	01000	01001	01010		01011	01100	01101	01110	01111	J L

Table 24:EXT060: Extended Opcode Map for Opcode Space 0, Primary Opcode 60 (bits 21:30) (Sheet 3 of 4)

10000	10001	10010	10011	10100	10101	10110	10111	
0				00000 1010. I xsrsqrtesp		00000 1011. I xssqrtsp		00
1				v2.07 XX2 00001 1010. I xsresp		v2.07 XX2		00
,				v2.07 XX2				00
								00
00100 1000. xscvdpuxws	I	00100 1001. I xsrdpi		00100 1010. I xsrsqrtedp		00100 1011. I xssqrtdp		00
xscvdpsxws	I	v2.06 XX2 00101 1001. I xsrdpiz		v2.06 XX2 00101 1010. I xsredp		v2.06 XX2		00
v2.06 X	.2	v2.06 XX2 00110 1001. I xsrdpip		v2.06 XX2 00110 1010. I xstsqrtdp		00110 1011. I xsrdpic		0
		00111 1001. I xsrdpim		v2.06 XX2 00111 101 I xstdivdp		v2.06 XX2		0
01000 1000.	I	v2.06 XX2		v2.06 XX3		01000 1011. I		<u>ا</u> ا
0 xvcvspuxws v2.06 X 01001 1000.	(2 T	xvrspi v2.06 XX2 01001 1001. I		xvrsqrtesp v2.06 XX2 01001 1010. I		v2.06 XX2		01
xvcvspsxws v2.06 X	2	v2.06 xvrspiz		v2.06 XVresp				0.
	I	01010 1001. I xvrspip v2.06 XX2		01010 1010. I xvtsqrtsp v2.06 XX2		01010 1011. I xvrspic v2.06 XX2		01
01011 1000. xvcvsxwsp v2.06 X	1 (2	01011 1001. I xvrspim v2.06 XX2		01011 101 I xvtdivsp v2.06 XX3				0.
	I	01100 1001. I xvrdpi v2.06 XX2		01100 1010. I xvrsqrtedp v2.06 XX2		01100 1011. I xvsqrtdp v2.06 XX2		0
	I	01101 1001. I xvrdpiz v2.06 XX2		01101 1010. I xvredp v2.06 XX2				0
	I	01110 1001. I xvrdpip v2.06 XX2		01110 1010. I xvtsqrtdp v2.06 XX2		01110 1011. I xvrdpic v2.06 XX2		0
	I	01111 1001. I xvrdpim v2.06 XX2		01111 101 I xvtdivdp v2.06 XX3		1		C
		10000 1001. I xscvdpsp				10000 1011. I xscvdpspn		1
		V2.06 XX2 10001 1001. I xsrsp				v2.07 XX2		10
xscvuxdsp	I	v2.07 XX2		10010 1010. I xststdcsp				1
xscvsxdsp	I			v3.0 XX2				1
xscvdpuxds	I	10100 1001. I xscvspdp				10100 1011. I xscvspdpn		1
v2.06 X 10101 1000. xscvdpsxds	I	V2.06 XXX 10101 1001. I xsabsdp				v2.07 XX2 10101 1011. XPND060-2		1
v2.06 X 10110 1000. xscvuxddp	I	v2.06 XXX 10110 1001. I xsnabsdp		10110 1010. I xststdcdp		{expanded}		1
xscvsxddp	I	v2.06 XX2 10111 1001. I xsnegdp		v3.0 XX2				1
	Í	v2.06 XX2						1
v2.06 X 11001 1000.	12 I	V2.06 XXX2						
	(2 I	xvabssp v2.06 XX2 11010 1001. I		1101. 101 I				1
	(2 I	xvnabssp v2.06 XX2 11011 1001. I		v3.0 xvtstdcsp XX2				1
	(2 I	v2.06 XXX2 11100 1001. I				I 11100 10110 I		1
	(2 I	xvcvspdp v2.06 XX2 11101 1001. I		11101 10100 I	11101 10101	xsiexpdp X v3.0 X 111101 1011.		1
xvcvdpsxds v2.06 X		xvabsdp v2.06 XX2 11110 1001. I		xxgenpcvwm	xxgenpcvdm	XPND060-3 (expanded)		1
v2.06 xvcvuxddp	(2	v2.06 xvnabsdp XX2		xvtstdcdp v3.0 XX2				1
11111 1000. xvcvsxddp v2.06 X	I (2	11111 1001. I xvnegdp v2.06 XX2						1
10000	10001	10010	10011	10100	10101	10110	10111	ПĒ

Table 24:EXT060: Extended Opcode Map for Opcode Space 0, Primary Opcode 60 (bits 21:30) (Sheet 4 of 4)

		11000		11001	11010	L	11011	11100	11101	11110	11111	
00000	v2.06	xxsel	I XX4									00000
00001												00001
00010												00010
00011												00011
00100												00100
00101												00101
00110												00110
00111												00111
01000												01000
01001												01001
01010												01010
01011												01011
01100												01100
01101												01101
01110												01110
01111												01111
10000												10000
10001												10001
10010												10010
10011												10011
10100												10100
10101												10101
10110												10110
10111												10111
11000												11000
11001												11001
11010												11010
11011												11011
11100												11100
11101												11101
11110												11110
11111												11111
		11000		11001	11010		11011	11100	11101	11110	11111	

Table 25:EXT063: Extended Opcode Map for Opcode Space 0, Primary Opcode 63 (bits 21:30) (Sheet 1 of 4)

	00000	00001	00010	00011	00100	00101	00110	00111	
00000	00000 00000 fcmpu P1	(00000 00010 daddq[.] v2.05	I000 00011 I dquaq[.] X v2.05 Z23	xsaddqp[o]		I 23		0000
00001	00001 00000 1 fcmpo		00001 00010 dmulq[.] v2.05	I001 00011 I drrndq[.] X v2.05 Z23	xsmulqp[o]	001 00101 xsrqpxp	I 00001 00110 mtfsb1[.]	Y Y	0000
00010	00010 00000 mcrfs	,	.0010 00010 dscliq[.]	i010 00011 I dquaiq[.] 22 v2.05 Z23	00010 00100 1 xscmpeqqp		00010 00110 mtfsb0[.]	I v	000
00011	iri .		.0011 00010 dscriq[.]	drintxq[.]	xscpsgnqp		FI	^	000
00100	00100 00000 1 ftdiv		00100 00010 dcmpoq	2 v2.05 Z23	v3.0 00100 00100 xscmpoqp		00100 00110 mtfsfi[.]	I	0010
00101	v2.06 2 00101 00000 1 ftsqrt		v2.05 00101 00010 dtstexq	X I	v3.0 00101 00100 10 xscmpexpqp		P1	X	0010
00110	v2.06		v2.05 .0110 00010 dtstdcq	X	v3.0 00110 00100 1 xscmpgeqp				0011
00111			v2.05 Z2 .0111 00010 dtstdgq	2 I111 00011 I drintnq[.]	v3.1 00111 00100 1 xscmpgtqp				0011
			01000 00010	2 v2.05 Z23 I000 00011 I	v3.1		I		
01000			v2.05 01001 00010	dquaq[.] X v2.05 Z23 I001 00011 I		001 00101	23 I		0100
01001			v2.05 01010 00010	drrndq[.] X v2.05 Z23 I010 00011 I		v3.0 xsrqpxp	23		0100
01010			v2.05 ddedpdq[.]	dquaiq[.] X v2.05 Z23 I011 00011 I					0101
01011			dxexq[.]	drintxq[.] X v2.05 Z23	01100 00100 1				010
01100					xsmaddqp[o] v3.0 01101 00100				0110
01101					xsmsubqp[o]				0110
01110					xsnmaddqp[o]	(0111
01111				111 00011 I drintnq[.] v2.05 Z23	01111 00100 xsnmsubqp[o] v3.0	(0111
10000			10000 00010 dsubq[.] v2.05	I000 00011 I dquaq[.] X v2.05 Z23	xssubqp[o]	xsrqpi[x] (v3.0 Z	I 23		1000
10001			10001 00010 ddivq[.] v2.05	I001 00011 I drrndq[.] X v2.05 Z23	10001 00100 xsdivqp[o]	001 00101 xsrqpxp	I 23		1000
10010			.0010 00010 dsclig[.]	I010 00011 I dquaiq[.] 2 v2.05 Z23	70.0	1,100		10010 00111 XPND063-4 {expanded}	1001
10011			.0011 00010 dscriq[.] v2.05 Z2	I011 00011 I drintxq[.]				[exhaunce]	1001
10100			10100 00010 dcmpuq	I v	10100 00100 xscmpuqp				1010
10101			v2.05 10101 00010 dtstsfq	I 10101 00011 I dtstsfiq	10101 00100 I				1010
10110			v2.05 .0110 00010 dtstdcq	X v3.0 X	v3.1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			10110 00111 I mtfsf[.]	101
10111			dtstdgq	I111 00011 I drintnq[.]	v3.0 2 10111 00100 3 xsmincqp			P1 XFL	1011
44,000			11000 00010	2 v2.05 Z23 I000 00011 I dquaq[.]	v3.1		I		
11000			v2.05	X v2.05 Z23 I001 00011 I	11001 00100 VPND063 3	001 00101	23 I		1100
11001				drrndq[.]	XPND063-2 {expanded} 11010 00100	v3.0 xsrqpxp	23 11010 00110 :	I	1100
11010			denbcdq[.] v2.05	dquaiq[.] X v2.05 Z23 I011 00011 I	XPND063-3 {expanded} 11011 00100 1		fmrgow v2.07	х	1101
11011			diexq[.]	drintxq[.] X v2.05 Z23	v3.0 xsiexpqp	(110
11100									111
11101							11110 00110		1110
11110			11111 00010	111 00011			fmrgew v2.07	X	111
11111			XPND063-1 {expanded}	111 00011 I drintnq[.] v2.05 Z23					111
	00000	00001	{expanded} 00010	v2.05 Z23	00100	00101	00110	00111	1

Table 25:EXT063: Extended Opcode Map for Opcode Space 0, Primary Opcode 63 (bits 21:30) (Sheet 2 of 4)

	01000	01001	01010	01011	01100	01101	01110	01111	
00000	00000 01000 I fcpsgn[.] v2.05 X				00000 01100 I frsp[.] P1 X		00000 01110 I fctiw[.]	00000 01111 I fctiwz[.]	00000
00001	00001 01000 I fneg[.]						12 n	Α.	00001
00010	00010 01000 I fmr[.]								00010
00011									00011
00100	00100 01000 I fnabs[.]						00100 01110 I fctiwu[.]	00100 01111 I fctiwuz[.] v2.06 X	00100
00101							142.00	Y2.00 A	00101
00110									00110
00111									00111
01000	01000 01000 I fabs[.]								01000
01001	PI X								01001
01010									01010
01011									01011
01100	01100 01000 I frin[.] v2.02 X								01100
01101	01101 01000 I friz[.] v2.02 X								01101
01110	01110 01000 I frip[.] v2.02 X								01110
01111	01111 01000 I frim[.] v2.02 X								01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001							fctid[.]	11001 01111 I fctidz[.]	11001
11010							11010 01110 I fcfid[.]	PPC X	11010
11011							PPC X		11011
11100									11100
11101							fctidu[.]	11101 01111 I fctiduz[.] v2.06 X	11101
11110							11110 01110 II fcfidu[.]	Y2.00 Å	11110
11111							YEAR A		11111
	01000	01001	01010	01011	01100	01101	01110	01111	İ

Table 25:EXT063: Extended Opcode Map for Opcode Space 0, Primary Opcode 63 (bits 21:30) (Sheet 3 of 4)

	10000	10001	10010	10011	10100	10101	10110	10111	
00000			///// 10010 I fdiv[.] P1 A		///// 10100 I fsub[.] P1 A	///// 10101 I fadd[.] P1 A	///// 10110 I fsqrt[.] P2 A	10111 I fsel[.]	00000
00001			///// 10010 fdiv[.] {invalid}		//// 10100 fsub[.] {invalid}	///// 10101 fadd[.] (invalid)	///// 10110 fsqrt[.] (invalid)		00001
00010					,				00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	10000	10001	10010	10011	10100	10101	10110	10111	

Table 25:EXT063: Extended Opcode Map for Opcode Space 0, Primary Opcode 63 (bits 21:30) (Sheet 4 of 4)

	11000	11001	11010	11011	11100	11101	11110	11111	
00000	///// 11000 I fre[.] v2.02 A	11001 I fmul[.] P1 /	///// 11010 I frsqrte[.]		11100 I fmsub[.]	11101 I fmadd[.]	fnmsub[.]	11111 I fnmadd[.]	00000
00001	//// 11000 fre[.] {invalid}		///// 11010 frsqrte[.] {invalid}						00001
00010									00010
00011									00011
00100									00100
00101									00101
00110									00110
00111									00111
01000									01000
01001									01001
01010									01010
01011									01011
01100									01100
01101									01101
01110									01110
01111									01111
10000									10000
10001									10001
10010									10010
10011									10011
10100									10100
10101									10101
10110									10110
10111									10111
11000									11000
11001									11001
11010									11010
11011									11011
11100									11100
11101									11101
11110									11110
11111									11111
	11000	11001	11010	11011	11100	11101	11110	11111	

Table 26:EXT132: Extended Opcode Map for Opcode Space 1, Primary Opcode 32 (bits 21:30)

	00	01	10	11			
00	000 I xxsplti32dx v3.1 8RR:D				0010. I xxspltidp v3.1 8RR:D	0011. I xxspltiw v3.1 8RR:D	00
01							01
10							10
11							11
	00	01	10	11			

Table 27:EXT133: Extended Opcode Map for Opcode Space 1, Primary Opcode 33 (bits 26:27)

	000	001	010	011	100	101	110	111	
00	00 I xxblendvb v3.1 8RR:XX4								00
01	01 I xxblendvh v3.1 8RR:XX4								01
10	xxblendvw v3.1 8RR:XX4								10
11	11 I xxblendvd v3.1 8RR:XX4								11
	000	001	010	011	100	101	110	111	

Table 28:EXT134: Extended Opcode Map for Opcode Space 1, Primary Opcode 34 (bits 26:30)

	000	001	010	011	100	101	110	111	
00	00 I xxpermx v3.1 8RR:XX4								00
01	01 I xxeval v3.1 8RR:XX4								01
10									10
11									11
	000	001	010	011	100	101	110	111	

Table 29:XPND004-1A: Expanded Opcode Map for Instruction 0x10000581 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	00000 1/110 000001 I bcdctsq. v3.0 VX		00010 1.110 000001 I bcdcfsq. v3.0 VX		bcdctz.	bcdctn.	bcdcfz.	00111 1.110 000001 I bcdcfn. v3.0 VX	00
01									01
10									10
11								11111 1.110 000001 I bcdsetsgn. v3.0 VX	11
	000	001	010	011	100	101	110	111	

Table 30:XPND004-1B: Expanded Opcode Map for Instruction 0x10000781 (bits 11:15)

	000	001	010	011	100	101	110	111	i 🔲
00	00000 1/110 000001 bcdctsq. {invalid}		00010 1.110 000001 I bcdcfsq. v3.0 VX		00100 1.110 000001 I bcdctz. v3.0 VX	bcdctn.	bcdcfz.	00111 1.110 000001 I bcdcfn. v3.0 VX	00
01									01
10									10
11								11111 1.110 000001 I bcdsetsgn. v3.0 VX	11
	000	001	010	011	100	101	110	111	

Table 31:XPND004-2: Expanded Opcode Map for Instruction 0x10000602 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	00000 11000 000010 I vclzlsbb v3.0 VX	00001 11000 000010 I					vnegw	00111 11000 000010 I vnegd v3.0 VX	00
01	01000 11000 000010 I vprtybw v3.0 VX	vprtybd	01010 11000 000010 I vprtybq v3.0 VX						01
10	vextsb2w v3.0 VX	10001 11000 000010 I vextsh2w v3.0 VX							10
11	11000 11000 000010 I vextsb2d v3.0 VX	vextsh2d	vextsw2d	11011 11000 000010 I vextsd2q v3.1 VX	vctzb	vctzh	vctzw	11111 11000 000010 I vctzd v3.0 VX	11
	000	001	010	011	100	101	110	111	

Table 32:XPND004-3: Expanded Opcode Map for Instruction 0x1000_0642 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	00000 11001 000010 vexpandbm v3.1	vexpandhm	vexpandwm	00011 11001 000010 I vexpanddm v3.1 VX	00100 11001 000010 vexpandqm v3.1	I X			00
01		vextracthm X v3.1 VX		01011 11001 000010 I vextractdm v3.1 VX	01100 11001 000010 vextractqm v3.1	I /X			01
10		i 10001 11001 000010 I	mtvsrwm (v3.1 VX	10011 11001 000010 I mtvsrdm VX	10100 11001 000010 mtvsrqm v3.1	I /X			10
11	1100. 11001 000010 vcntmbb v3.1	I X	vcntmbd v3.1 VX		v3.1	I /X	1111. 11001 000010 I vcntmbw v3.1 VX		11
	000	001	010	011	100	101	110	111	

Table 33:XPND004-4A: Expanded Opcode Map for Instruction 0x1000000D (bits 11:15)

	000	001	010	011	100	101	110	111	
00	vstribl	vstribr	vstrihl	00011 00000 001101 I vstrihr v3.1 VC					00
01									01
10									10
11									11
	000	001	010	011	100	101	110	111	

Table 34:XPND004-4B: Expanded Opcode Map for Instruction 0x1000040D (bits 11:15)

	000	001	010	011	100	101	110	111	
00	vstribl.	vstribr.	vstrihl.	00011 10000 001101 I vstrihr. v3.1 VC					00
01									01
10									10
11									11
	000	001	010	011	100	101	110	111	

Table 35:XPND031: Expanded Opcode Map for Instruction 0x7C000162 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	xxmfacc	00001 00101 10001 I xxmtacc v3.1 X		00011 00101 10001 I					00
01									01
10									10
11									11
	000	001	010	011	100	101	110	111	

Table 36:XPND060-1: Expanded Opcode Map for Instruction 0xF000_02D0 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	00 01011 01000 I xxspltib v3.0 X								00
01									01
10									10
11								11111 01011 01000 I IXVKQ v3.1 X	11
	000	001	010	011	100	101	110	111	

Table 37:XPND060-2: Expanded Opcode Map for Instruction 0xF000_056C (bits 11:15)

		•	•	•	_	•	•		
	000	001	010	011	100	101	110	111	
00	xsxexpdp	00001 10101 1011. I xsxsigdp v3.0 XX2							00
01									01
10	10000 10101 1011. I xscvhpdp v3.0 XX2	10001 10101 1011. I xscvdphp v3.0 XX2							10
11									11
	000	001	010	011	100	101	110	111	

Table 38:XPND060-3: Expanded Opcode Map for Instruction 0xF000_076C (bits 11:15)

	000	001	010	011	100	101	110	111	
00	xvxexpdp	xvxsigdp	00010 11101 1011. I xvtlsbb v3.1 XX2					00111 11101 1011. I xxbrh v3.0 XX2	00
01	xvxexpsp	01001 11101 1011. I xvxsigsp v3.0 XX2						01111 11101 1011. I xxbrw v3.0 XX2	01
10	10000 11101 1011. I xvcvbf16sp v3.1 XX2	10001 11101 1011. I xvcvspbf16 v3.1 XX2						10111 11101 1011. I xxbrd v3.0 XX2	10
11	xvcvhpsp	11001 11101 1011. I xvcvsphp v3.0 XX2						11111 11101 1011. I xxbrq v3.0 XX2	11
	000	001	010	011	100	101	110	111	

Table 39:XPND063-1: Expanded Opcode Map for Instruction 0xFC00_07C4 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	dcffixqq	00001 11111 00010 I dctfixqq v3.1 X							00
01									01
10									10
11									11
	000	001	010	011	100	101	110	111	i

Table 40:XPND063-2: Expanded Opcode Map for Instruction 0xFC00_0648 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	00000 11001 00100 I xsabsqp v3.0 X		00010 11001 00100 I xsxexpqp v3.0 X						00
01	01000 11001 00100 I								01
10	10000 11001 00100 I xsnegqp v3.0 X		10010 11001 00100 I						10
11				11011 11001 00100 I xssqrtqp[o] v3.0 X					11
	000	001	010	011	100	101	110	111	

Table 41:XPND063-3: Expanded Opcode Map for Instruction 0xFC00_0688 (bits 11:15)

	000	001	010	011	100	101	110	111	
00	00000 11010 00100 xscvqpuqz v3.1	xscvqpuwz X v3.0	xscvudqp	00011 11010 00100 I xscvuqqp (v3.1 X					00
01	01000 11010 00100 xscvqpsqz v3.1		xscvsdqp	01011 11010 00100 I xscvsqqp (v3.1 X					01
10		xscvqpudz v3.0	X		xscvqpdp[o] x3.0 X		10110 11010 00100 I		10
11		xscvqpsdz v3.0	X						1
	000	001	010	011	100	101	110	111	

Table 42:XPND063-4: Expanded Opcode Map for Instruction 0xFC00_048E (bits 11:15)

		-	-	-		•	•		
	000	001	010	011	100	101	110	111	
00	mffs[.]	00001 10010 00111 I mffsce v3.0B X							00
01									01
10					mffscdrn	mffscdrni	mffscrn	10111 10010 00111 I mffscrni v3.0B X	10
11	11000 10010 00111 I mtffsl v3.0B X								11
	000	001	010	011	100	101	110	111	

Appendix E. Power ISA Instruction Set Sorted by Opcode

This appendix lists all the instructions in the Power ISA, sorted by primary opcode (bits 0-5), then by extended opcode column (bits 26:31, if any), then by extended

opcode row (bits 21:25, if any), then by expanded opcode (bits 11:15, if any).

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000010	- 1	ХХ			tdi	PPC			98	Trap Doubleword Immediate D-form
000011	-	XXXX			twi	P1			97	Trap Word Immediate D-form
000100 00000 000000	ı	ХХ			vaddubm	v2.03			330	Vector Add Unsigned Byte Modulo VX-form
000100 00001 000000	ı	ХХ			vadduhm	v2.03			330	Vector Add Unsigned Halfword Modulo VX-form
000100 00010 000000	-	XX			vadduwm	v2.03			331	Vector Add Unsigned Word Modulo VX-form
000100 00011 000000	ı	ХХ			vaddudm	v2.07			331	Vector Add Unsigned Doubleword Modulo VX-form
000100 00100 000000	-	ХХ			vadduqm	v2.07			334	Vector Add Unsigned Quadword Modulo VX-form
000100 00101 000000	- 1	ХХ			vaddcuq	v2.07			335	Vector Add & write Carry Unsigned Quadword VX-form
000100 00110 000000	-	XX			vaddcuw	v2.03			328	Vector Add & write Carry Unsigned Word VX-form
000100 01000 000000	- 1	ХХ			vaddubs	v2.03			332	Vector Add Unsigned Byte Saturate VX-form
000100 01001 000000	- 1	ХХ			vadduhs	v2.03			332	Vector Add Unsigned Halfword Saturate VX-form
000100 01010 000000	-	ХХ			vadduws	v2.03			333	Vector Add Unsigned Word Saturate VX-form
000100 01100 000000	- 1	ХХ			vaddsbs	v2.03			328	Vector Add Signed Byte Saturate VX-form
000100 01101 000000	- 1	ХХ			vaddshs	v2.03			329	Vector Add Signed Halfword Saturate VX-form
000100 01110 000000		ХХ			vaddsws	v2.03			329	Vector Add Signed Word Saturate VX-form
000100 10000 000000	ı	XX			vsububm	v2.03			338	Vector Subtract Unsigned Byte Modulo VX-form
000100 10001 000000	- 1	ХХ			vsubuhm	v2.03			338	Vector Subtract Unsigned Halfword Modulo VX-form
000100 10010 000000		ХХ			vsubuwm	v2.03			339	Vector Subtract Unsigned Word Modulo VX-form
000100 10011 000000	ı	ХХ			vsubudm	v2.07			339	Vector Subtract Unsigned Doubleword Modulo VX-form
000100 10100 000000	ı	ХХ			vsubuqm	v2.07			342	Vector Subtract Unsigned Quadword Modulo VX-form
000100 10101 000000	I	ХХ			vsubcuq	v2.07			343	Vector Subtract & write Carry-out Unsigned Quadword VX-form
000100 10110 000000	Ι	XX			vsubcuw	v2.03			336	Vector Subtract & Write Carry-out Unsigned Word VX-form
000100 11000 000000	I	ХХ			vsububs	v2.03			340	Vector Subtract Unsigned Byte Saturate VX-form
000100 11001 000000	Ī	XX			vsubuhs	v2.03			340	Vector Subtract Unsigned Halfword Saturate VX-form
000100 11010 000000		XX			vsubuws	v2.03			341	Vector Subtract Unsigned Word Saturate VX-form
000100 11100 000000		XX			vsubsbs	v2.03			336	Vector Subtract Signed Byte Saturate VX-form
000100 11101 000000		XX			vsubshs	v2.03			337	Vector Subtract Signed Halfword Saturate VX-form
000100 11110 000000		XX			vsubsws	v2.03			337	Vector Subtract Signed Word Saturate VX-form
000100 //// 00000 000001	I	XX			vmul10cuq	v3.0			492	Vector Multiply-by-10 & write Carry-out Unsigned Quadword VX-form
000100 00001 000001	I	XX			vmul10ecuq	v3.0			493	Vector Multiply-by-10 Extended & write Carry-out Unsigned Quadword VX-form
000100// 00100 000001	Ī	ХХ			vcmpuq	v3.1			406	Vector Compare Unsigned Quadword VX-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 1 of 30)

00000	Instruction ¹	- Book	Compliancy Subsets²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Pagge	Name Vector Compare Signed Quadword VX-form
Note	000100 //// 01000 000001		ХХ			vmul10uq	v3.0			492	Vector Multiply-by-10 Unsigned Quadword VX-form
W-Horm	000100 01001 000001	1	χχ			vmul10eug	v3.0			493	Vector Multiply-by-10 Extended Unsigned Quadword
D00100		Ŀ									
										_	
		-									
		-									
										_	
									-		
Doctors									-		
D00100											
D00100		<u> </u>									
DOTTION COUNTY		<u> </u>				<u> </u>					ů
Deciration Control C		<u> </u>									
Doctor		<u> </u>									
D00100		<u> </u>									
Doctor D		H									
000100		Ė									· · ·
000100		Ė									
000100		H									
000100		i									
000100		i									
000100		Ť									
000100		Ť									
000100		П				vmaxsw				387	
00100		П								388	
00100	000100 01000 000010	Ι				vminub	v2.03			389	
000100		I	ХХ			vminuh	v2.03			390	Vector Minimum Unsigned Halfword VX-form
000100		Ι	ХХ			vminuw	v2.03			391	
Mathematical Control	000100 01011 000010	-	ХХ			vminud	v2.07			392	Vector Minimum Unsigned Doubleword VX-form
000100 01110 000010 I XX vminsw v2.03 391 Vector Minimum Signed Word VX-form 000100 01111 000010 I XX vminsd v2.07 392 Vector Minimum Signed Doubleword VX-form 000100 10000 000010 I XX vavgub v2.03 380 Vector Average Unsigned Byte VX-form 000100 10010 000010 I XX vavguh v2.03 381 Vector Average Unsigned Halfword VX-form 000100 10010 000010 I XX vavguw v2.03 382 Vector Average Unsigned Word VX-form 000100 10100 000010 I XX vavguw v2.03 380 Vector Average Unsigned Word VX-form 000100 10101 000010 I XX vavgsb v2.03 381 Vector Average Signed Byte VX-form 000100 10101 000010 I XX vavgsb v2.03 381 Vector Average Signed Byte VX-form 00100 10110 000010 I XX vavgsb v2.03 382	000100 01100 000010	-	ХХ			vminsb	v2.03			389	Vector Minimum Signed Byte VX-form
000100	000100 01101 000010	-	ХХ			vminsh	v2.03			390	Vector Minimum Signed Halfword VX-form
000100	000100 01110 000010					vminsw				391	
000100 10001 000010 I XX varguh v2.03 381 Vector Average Unsigned Halfword VX-form 000100 10010 000010 I XX vavguw v2.03 382 Vector Average Unsigned Word VX-form 000100 10100 000010 I XX vavgsb v2.03 380 Vector Average Signed Byte VX-form 000100 10101 000010 I XX vavgsh v2.03 381 Vector Average Signed Halfword VX-form 000100 10110 000010 I XX vavgsw v2.03 381 Vector Average Signed Byte VX-form 000100 10110 000010 I XX vavgsw v2.03 382 Vector Average Signed Byte VX-form 000100 11000 000010 I XX vavgsw v2.03 382 Vector Average Signed Byte VX-form 000100 11000 000010 I XX vavgsw v2.03 382 Vector Average Signed Byte VX-form 000100 11000 000010 I XX valos Vector Average Signed Byte VX-form	000100 01111 000010					vminsd					Vector Minimum Signed Doubleword VX-form
000100 10010 000010 I XX vavguw v2.03 382 Vector Average Unsigned Word VX-form 000100 10100 000010 I XX vavgsb v2.03 380 Vector Average Signed Byte VX-form 000100 10101 000010 I XX vavgsw v2.03 381 Vector Average Signed Halfword VX-form 000100 10110 000010 I XX vavgsw v2.03 382 Vector Average Signed Word VX-form 000100 10010 000010 I XX vavgsw v2.03 382 Vector Average Signed Word VX-form 000100 11000 000010 I XX vavgsw v2.03 382 Vector Average Signed Word VX-form 000100 00000 11000 000010 I XX vclzlsbb v3.0 458 Vector Count Leading Zero Least-Significant EVX-form 000100 000101 11000 000010 I XX vregw v3.0 376 Vector Negate Word VX-form 000100 01000 11000 000010 I XX						vavgub					
000100 10100 000010 I XX vavgsb v2.03 380 Vector Average Signed Byte VX-form 000100 10101 000010 I XX vavgsh v2.03 381 Vector Average Signed Halfword VX-form 000100 10110 000010 I XX vavgsw v2.03 382 Vector Average Signed Word VX-form 000100 00000 11000 000010 I XX vclzlsbb v3.0 458 Vector Count Leading Zero Least-Significant EVX-form 000100 00010 11000 000010 I XX vretzlsbb v3.0 458 Vector Count Trailing Zero Least-Significant BVX-form 000100 00110 11000 000010 I XX vnegw v3.0 376 Vector Negate Word VX-form 000100 01001 11000 000010 I XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I XX vprtybd v3.0 465 Vector Parity Byte Quadword VX-form						vavguh					
000100 10101 000010 I XX vavgsh v2.03 381 Vector Average Signed Halfword VX-form 000100 10110 000010 I XX vavgsw v2.03 382 Vector Average Signed Word VX-form 000100 00000 11000 000010 I XX vclzlsbb v3.0 458 Vector Count Leading Zero Least-Significant EVX-form 000100 00010 11000 000010 I XX vctzlsbb v3.0 458 Vector Count Trailing Zero Least-Significant BVX-form 000100 00110 11000 000010 I XX vnegw v3.0 376 Vector Negate Word VX-form 000100 001101 11000 000010 I XX vprtybw v3.0 376 Vector Negate Doubleword VX-form 000100 01001 11000 000010 I XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I XX vprtybd v3.0 465 Vector Parity Byte Quadword VX-form											
000100 10110 000010 I .XX vaygsw v2.03 382 Vector Average Signed Word VX-form 000100 00000 11000 000010 I .XX vctzlsbb v3.0 458 Vector Count Leading Zero Least-Significant EVX-form 000100 00010 11000 000010 I .XX vctzlsbb v3.0 458 Vector Count Trailing Zero Least-Significant BVX-form 000100 00110 11000 000010 I .XX vnegw v3.0 376 Vector Negate Word VX-form 000100 00110 11000 000010 I .XX vprtybw v3.0 376 Vector Negate Doubleword VX-form 000100 01001 11000 000010 I .XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I .XX vprtybd v3.0 465 Vector Parity Byte Quadword VX-form											0 0 7
000100 00000 11000 000010 I XX vclzlsbb v3.0 458 Vector Count Leading Zero Least-Significant E VX-form 000100 00010 11000 000010 I XX vctzlsbb v3.0 458 Vector Count Trailing Zero Least-Significant B VX-form 000100 00110 11000 000010 I XX vnegw v3.0 376 Vector Negate Word VX-form 000100 001101 11000 000010 I XX vnegd v3.0 376 Vector Negate Doubleword VX-form 000100 01000 11000 000010 I XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I XX vprtybd v3.0 464 Vector Parity Byte Doubleword VX-form 000100 01010 11000 000010 I XX vprtybq v3.0 465 Vector Parity Byte Quadword VX-form											
000100 000101 11000 000010 I XX vctzlsbb v3.0 458 Vector Count Trailing Zero Least-Significant B VX-form 000100 00110 11000 000010 I XX vnegw v3.0 376 Vector Negate Word VX-form 000100 00111 11000 000010 I XX vnegd v3.0 376 Vector Negate Doubleword VX-form 000100 01000 11000 000010 I XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I XX vprtybd v3.0 464 Vector Parity Byte Doubleword VX-form 000100 01010 11000 000010 I XX vprtybq v3.0 465 Vector Parity Byte Quadword VX-form			1								Vector Count Leading Zero Least-Significant Bits Byte
000100 00110 11000 000010 I .XX vnegw v3.0 376 Vector Negate Word VX-form 000100 00111 11000 000010 I .XX vnegd v3.0 376 Vector Negate Doubleword VX-form 00100 01000 11000 000010 I .XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I .XX vprtybd v3.0 464 Vector Parity Byte Doubleword VX-form 000100 01010 11000 000010 I .XX vprtybq v3.0 465 Vector Parity Byte Quadword VX-form											Vector Count Trailing Zero Least-Significant Bits Byte
000100 00111 11000 000010 I .XX vnegd v3.0 376 Vector Negate Doubleword VX-form 000100 01000 11000 000010 I .XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I .XX vprtybd v3.0 464 Vector Parity Byte Doubleword VX-form 000100 01010 .11000 000010 I .XX vprtybq v3.0 465 Vector Parity Byte Quadword VX-form	000100 00110 11000 00010		χγ			vneaw	v3 0			376	
000100 01000 11000 000010 I XX vprtybw v3.0 464 Vector Parity Byte Word VX-form 000100 01001 11000 000010 I XX vprtybd v3.0 464 Vector Parity Byte Doubleword VX-form 000100 01010 11000 000010 I XX vprtybq v3.0 465 Vector Parity Byte Quadword VX-form		+									· ·
000100		<u> </u>									
000100 01010 11000 000010 IXX vprtybq v3.0 465 Vector Parity Byte Quadword VX-form						1 /					
		H				· <i>'</i>					
TANALINA INDOMESTICAL INTERPRETATION OF THE PROPERTY OF T											
											Vector Extend Sign Halfword To Word VX-form
											Vector Extend Sign Byte To Doubleword VX-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 2 of 30)

Name	d VX-form dword VX-form m
	d VX-form dword VX-form m
COUTION 11001 11000 11001 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.000 1.00010 1.0000000 1.000 1.0000000 1.000 1.00000000 1.00000000 1.000 1.0000000 1.00000000 1.000000000 1.00000000 1.000000000 1.000000000 1.000000000 1.000000000 1.000000000 1.000000000 1.000000000 1.0000000000	d VX-form dword VX-form m
D00100	d VX-form dword VX-form m
New No. No. New No.	d VX-form dword VX-form m
00100 11001 11000 000010 1	d VX-form dword VX-form m
00100 11001 11000 000010 1	d VX-form dword VX-form m
00100 11001 11000 000010 1	d VX-form dword VX-form m
	d VX-form dword VX-form m
00100 11001 11000 000010 1	d VX-form dword VX-form m
00100 11001 11000 000010 1 XX	d VX-form dword VX-form m
000100	d VX-form dword VX-form m
000100	dword VX-form m
	m
000100	\-IUIIII
000100	rm
000100	
000100	۷ ۸-۱ ۱۱۱۱۱
000100	
000100	
000100	rm
000100	
000100	1
000100	
000100	
000100 01100 11001 000010 I I.XX vextractqm v3.1 478 Vector Extract Quadword Mask VX-form 000100 10000 11001 000010 I I.XX mtvsrbm v3.1 468 Move to VSR Byte Mask VX-form 000100 10001 11001 000010 I I.XX mtvsrbm v3.1 468 Move to VSR Word Mask VX-form 000100 10010 11001 000010 I I.XX mtvsrdm v3.1 469 Move to VSR Word Mask VX-form 000100 10011 11001 000010 I I.XX mtvsrdm v3.1 469 Move to VSR Doubleword Mask VX-form 000100 10100 11001 000010 I I.XX mtvsrdm v3.1 470 Move to VSR Quadword Mask VX-form 000100 1100. 11001 000010 I I.XX vcntmbb v3.1 474 Vector Count Mask Bits Byte VX-form 000100 1101. 11001 000010 I I.XX vcntmbb v3.1 475 Vector Count Mask Bits Doubleword VX-form 000100 11101. 11001 000010 I I.XX vcn	m
000100	
000100 10001 11001 0001010 I XX mtvsrhm v3.1 468 Move to VSR Halfword Mask VX-form 000100 10010 11001 000010 I XX mtvsrdm v3.1 469 Move to VSR Word Mask VX-form 000100 10011 11001 000010 I XX mtvsrdm v3.1 469 Move to VSR Doubleword Mask VX-form 000100 10100 11001 000010 I XX mtvsrdm v3.1 470 Move to VSR Quadword Mask VX-form 000100 1100 11001 000010 I XX vcntmbb v3.1 474 Vector Count Mask Bits Byte VX-form 000100 1101 11001 000010 I XX vcntmbb v3.1 475 Vector Count Mask Bits Doubleword VX-form 000100 11101 11001 000010 I XX vcntmbb v3.1 474 Vector Count Mask Bits Doubleword VX-form 000100 11101 11001 000010 I <t< td=""><td></td></t<>	
000100 10010 11001 0000101 I .XX mtvsrwm v3.1 469 Move to VSR Word Mask VX-form 000100 10011 11001 000010 I .XX mtvsrdm v3.1 469 Move to VSR Doubleword Mask VX-form 000100 10100 11001 000010 I .XX mtvsrqm v3.1 470 Move to VSR Quadword Mask VX-form 000100 1100 11001 000010 I .XX vcntmbb v3.1 474 Vector Count Mask Bits Byte VX-form 000100 1101 11001 000010 I .XX vcntmbd v3.1 474 Vector Count Mask Bits Doubleword VX-form 000100 11101 11001 000010 I .XX vcntmbh v3.1 474 Vector Count Mask Bits Balfword VX-form 000100 11101 11001 000010 I .XX vcntmbh v3.1 475 Vector Count Mask Bits Word VX-form 000100 11011 000010 I .XX	
000100 10011 11001 000010 I .XX mtvsrdm v3.1 469 Move to VSR Doubleword Mask VX-form 000100 10100 11001 000010 I .XX vcntmbb v3.1 470 Move to VSR Quadword Mask VX-form 000100 1100 11001 000010 I .XX vcntmbb v3.1 474 Vector Count Mask Bits Byte VX-form 000100 1101 11001 000010 I .XX vcntmbd v3.1 475 Vector Count Mask Bits Doubleword VX-form 000100 1110 11001 000010 I .XX vcntmbb v3.1 474 Vector Count Mask Bits Doubleword VX-form 000100 1110 11001 000010 I .XX vcntmbw v3.1 475 Vector Count Mask Bits Word VX-form 000100 1111 1100 000010 I .XX vcntmbw v3.1 475 Vector Count Mask Bits Malfwrd VX-form 000100 11010 000010 I .XX	
000100 10100 11001 000010 I XX mtvsrqm V3.1 470 Move to VSR Quadword Mask VX-form 000100 1100 11001 000010 I XX vcntmbb V3.1 474 Vector Count Mask Bits Byte VX-form 000100 1101 11001 000010 I XX vcntmbd V3.1 475 Vector Count Mask Bits Doubleword VX-form 000100 1110 11001 100010 I XX vcntmbh V3.1 474 Vector Count Mask Bits Halfword VX-form 000100 1111 11001 000010 I XX vcntmbw V3.1 475 Vector Count Mask Bits Word VX-form 000100 11111 11001 000010 I XX vcntmbw V3.1 475 Vector Count Mask Bits Word VX-form 000100 11010 000010 I XX vshasigmaw V2.07 444 Vector SHA-512 Sigma Doubleword VX-form 000100 11111 0000100 I XX vclzb	n
000100 1100 11001 000010 I XX vcntmbb V3.1 474 Vector Count Mask Bits Byte VX-form 000100 1101 11001 000010 I XX vcntmbd V3.1 475 Vector Count Mask Bits Doubleword VX-form 000100 1110 11001 000010 I XX vcntmbh V3.1 474 Vector Count Mask Bits Halfword VX-form 000100 1111 11001 000010 I XX vcntmbw V3.1 475 Vector Count Mask Bits Word VX-form 000100 1111 11001 000010 I XX vcntmbw V3.1 475 Vector Count Mask Bits Word VX-form 000100 11010 000010 I XX vshasigmaw v2.07 444 Vector SHA-512 Sigma Doubleword VX-form 000100 11111 000010 I XX vclzb v2.07 452 Vector Count Leading Zeros Byte VX-for 000100 1//// 11110 000010 I XX vclzw	
000100 1101 11001 0000100 I XX vcntmbd V3.1 475 Vector Count Mask Bits Doubleword VX 000100 1110 11001 000010 I XX vcntmbh V3.1 474 Vector Count Mask Bits Halfword VX-form 000100 1111 11001 000010 I XX vcntmbw V3.1 475 Vector Count Mask Bits Word VX-form 000100 11010 1000010 I XX vshasigmaw v2.07 444 Vector SHA-256 Sigma Word VX-form 000100 11011 000010 I XX vshasigmad v2.07 443 Vector SHA-512 Sigma Doubleword VX 000100 1//// 11100 000010 I XX vclzb v2.07 452 Vector Count Leading Zeros Byte VX-form 000100 1//// 11101 000010 I XX vclzh v2.07 452 Vector Count Leading Zeros Halfword VX 000100 1//// 11110 000010 I XX vclzw	
000100 1110 11001 000010 I XX vcntmbh v3.1 474 Vector Count Mask Bits Halfword VX-form 000100 1111 11001 000010 I XX vcntmbw v3.1 475 Vector Count Mask Bits Word VX-form 000100 11010 000010 I XX vshasigmaw v2.07 444 Vector SHA-512 Sigma Doubleword VX 000100 11011 000010 I XX vshasigmad v2.07 443 Vector SHA-512 Sigma Doubleword VX 000100 1//// 11100 000010 I XX vclzb v2.07 452 Vector Count Leading Zeros Byte VX-form 000100 1//// 11101 000010 I XX vclzh v2.07 452 Vector Count Leading Zeros Halfword VX-form 000100 1//// 11110 000010 I XX vclzw v2.07 452 Vector Count Leading Zeros Word VX-form 000100 1//// 11111 000010 I XX vclzw v2.07 453 Vector Count Leading Zeros Doubleword <td< td=""><td>-form</td></td<>	-form
000100 11010 000010 I XX vshasigmaw v2.07 444 Vector SHA-256 Sigma Word VX-form 000100 11011 000010 I XX vshasigmad v2.07 443 Vector SHA-512 Sigma Doubleword VX 000100 //// 11100 000010 I XX vclzb v2.07 452 Vector Count Leading Zeros Byte VX-for 000100 //// 11110 000010 I XX vclzh v2.07 452 Vector Count Leading Zeros Halfword V 000100 ///// 11110 000010 I XX vclzw v2.07 453 Vector Count Leading Zeros Word VX-form 000100 ///// 11111 000010 I XX vclzd v2.07 454 Vector Count Leading Zeros Doubleword 000100 10000 000011 I XX vclzd v2.07 454 Vector Count Leading Zeros Doubleword 000100 10000 000011 I XX vclzd v2.07 454 Vector Absolute Difference Unsigned By	m
000100 11010 000010 I XX vshasigmaw v2.07 444 Vector SHA-256 Sigma Word VX-form 000100 11011 000010 I XX vshasigmad v2.07 443 Vector SHA-512 Sigma Doubleword VX 000100 //// 11100 000010 I XX vclzb v2.07 452 Vector Count Leading Zeros Byte VX-for 000100 //// 11110 000010 I XX vclzh v2.07 452 Vector Count Leading Zeros Halfword V 000100 ///// 11110 000010 I XX vclzw v2.07 453 Vector Count Leading Zeros Word VX-form 000100 ///// 11111 000010 I XX vclzd v2.07 454 Vector Count Leading Zeros Doubleword 000100 10000 000011 I XX vclzd v2.07 454 Vector Count Leading Zeros Doubleword 000100 10000 000011 I XX vclzd v2.07 454 Vector Absolute Difference Unsigned By	
000100 //// 11100 000010 I XX vclzb v2.07 452 Vector Count Leading Zeros Byte VX-fo 000100 //// 11101 000010 I XX vclzh v2.07 452 Vector Count Leading Zeros Halfword V 000100 //// 11110 000010 I XX vclzw v2.07 453 Vector Count Leading Zeros Word VX-f 000100 //// 11111 000010 I XX vclzd v2.07 454 Vector Count Leading Zeros Doublewor 000100 10000 10000 100001 I XX vabsdub v3.0 383 Vector Absolute Difference Unsigned By	
000100 //// 11101 000010 I XX vclzh v2.07 452 Vector Count Leading Zeros Halfword V 000100 //// 11110 000010 I XX vclzw v2.07 453 Vector Count Leading Zeros Word VX-f 000100 //// 11111 000010 I XX vclzd v2.07 454 Vector Count Leading Zeros Doublewor 000100 10000 000011 I XX vabsdub v3.0 383 Vector Absolute Difference Unsigned By	form
000100 //// 11110 000010 I XX vclzw v2.07 453 Vector Count Leading Zeros Word VX-f 000100 //// 11111 000010 I .XX vclzd v2.07 454 Vector Count Leading Zeros Doublewor 000100 10000 000011 I .XX vabsdub v3.0 383 Vector Absolute Difference Unsigned By	:m
000100 //// 11111 000010 IXX vclzd v2.07 454 Vector Count Leading Zeros Doublewor 000100 10000 000011 IXX vabsdub v3.0 383 Vector Absolute Difference Unsigned By	X-form
000100 10000 000011 IXX vabsdub v3.0 383 Vector Absolute Difference Unsigned By	rm
000100	
000100	ord VX-form
000100 //// 11100 000011 IXX vpopcntb v2.07 462 Vector Population Count Byte VX-form	
000100 ///// 11101 000011 IXX vpopcnth v2.07 462 Vector Population Count Halfword VX-fd	rm
000100 ///// 11110 000011 IXX vpopcntw v2.07 463 Vector Population Count Word VX-form	
000100 ///// 11111 000011 IXX vpopcntd v2.07 463 Vector Population Count Doubleword V.	(-form
000100	
000100	
000100	
000100	
000100	
000100	
000100	
000100	
000100	
000100	
000100	
000100	
000100 01100 000100 IXX vsrab v2.03 424 Vector Shift Right Algebraic Byte VX-for	

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 3 of 30)

Instruction ¹	- Book	≳ Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name Vector Shift Right Algebraic Halfword VX-form
000100 01110 000100	+	XX			vsrah vsraw	v2.03			424	Vector Shift Right Algebraic Word VX-form
000100 01111 000100	1	XX			vsrad	v2.03			425	Vector Shift Right Algebraic Doubleword VX-form
000100 10000 000100	÷	XX			vand	v2.07			407	Vector Logical AND VX-form
000100 10001 000100	i	ХХ			vandc	v2.03			407	Vector Logical AND with Complement VX-form
000100 10010 000100	ı	ХХ			vor	v2.03			408	Vector Logical OR VX-form
000100 10011 000100	ı	ХХ			vxor	v2.03			408	Vector Logical XOR VX-form
000100 10100 000100		ХХ			vnor	v2.03			408	Vector Logical NOR VX-form
000100 10101 000100	I	ХХ			vorc	v2.07			408	Vector Logical OR with Complement VX-form
000100 10110 000100		ХХ			vnand	v2.07			408	Vector Logical NAND VX-form
000100 10111 000100	I	ХХ			vsld	v2.07			419	Vector Shift Left Doubleword VX-form
000100 //// //// 11000 000100	I	ХХ			mfvscr	v2.03			501	Move From Vector Status and Control Register VX-form
000100 //// //// 11001 000100	ı	ХХ			mtvscr	v2.03			501	Move To Vector Status and Control Register VX-form
000100 11010 000100	<u> </u>	ХХ			veqv	v2.07			408	Vector Logical Equivalence VX-form
000100 11011 000100	<u> </u>	XX			vsrd	v2.07			422	Vector Shift Right Doubleword VX-form
000100 11100 000100	<u> </u>	ХХ			vsrv	v3.0			307	Vector Shift Right Variable VX-form
000100 11101 000100	I	ХХ			vslv	v3.0			307	Vector Shift Left Variable VX-form
000100 11110 000100	I	ХХ			vclzdm	v3.1			454	Vector Count Leading Zeros Doubleword under bit Mask VX-form
000100 11111 000100	I	ХХ			vctzdm	v3.1			457	Vector Count Trailing Zeros Doubleword under bit Mask VX-form
000100 00000 000101	I	ХХ			vrlq	v3.1			410	Vector Rotate Left Quadword VX-form
000100 00001 000101	ı	ХХ			vrlqmi	v3.1			417	Vector Rotate Left Quadword then Mask Insert VX-form
000100 00010 000101	ı	ХХ			vrlwmi	v3.0			415	Vector Rotate Left Word then Mask Insert VX-form
000100 00011 000101	I	ХХ			vrldmi	v3.0			416	Vector Rotate Left Doubleword then Mask Insert VX-form
000100 00100 000101	I	ХХ			vslq	v3.1			420	Vector Shift Left Quadword VX-form
000100 00101 000101	I	ХХ			vrlqnm	v3.1			414	Vector Rotate Left Quadword then AND with Mask VX-form
000100 00110 000101	ı	ХХ			vrlwnm	v3.0			412	Vector Rotate Left Word then AND with Mask VX-form
000100 00111 000101	I	ХХ			vrldnm	v3.0			413	Vector Rotate Left Doubleword then AND with Mask VX-form
000100 01000 000101	I	ХХ			vsrq	v3.1			423	Vector Shift Right Quadword VX-form
000100 01100 000101		ХХ			vsraq	v3.1			426	Vector Shift Right Algebraic Quadword VX-form
0001000000 000110		ХХ			vcmpequb[.]	v2.03			393	Vector Compare Equal Unsigned Byte VC-form
0001000001 000110		ХХ			vcmpequh[.]	v2.03			394	Vector Compare Equal Unsigned Halfword VC-form
0001000010 000110		ХХ			vcmpequw[.]	v2.03			393	Vector Compare Equal Unsigned Word VC-form
000100	<u> </u>	XX			vcmpeqfp[.]	v2.03 v2.03			435 435	Vector Compare Equal Floating-Point VC-form Vector Compare Greater Than or Equal Floating-Point
0001001000 000110	<u> </u>	ХХ			vcmpgefp[.] vcmpgtub[.]	v2.03			398	VC-form Vector Compare Greater Than Unsigned Byte VC-form
0001001001 000110	ı	XX			vcmpgtub[.]	v2.03			399	Vector Compare Greater Than Unsigned Halfword
0001001010 000110	I	ХХ			vcmpgtuw[.]	v2.03			400	VC-form Vector Compare Greater Than Unsigned Word VC-form
000100 1011 000110	ı	ХХ			vcmpgtfp[.]	v2.03			436	Vector Compare Greater Than Floating-Point VC-form
0001001100 000110	I	ХХ			vcmpgtsb[.]	v2.03			398	Vector Compare Greater Than Signed Byte VC-form
0001001101 000110	I	ХХ			vcmpgtsh[.]	v2.03			399	Vector Compare Greater Than Signed Halfword VC-form
000100	I	ХХ			vcmpgtsw[.]	v2.03			400	Vector Compare Greater Than Signed Word VC-form
0001001111 000110	Ī	ХХ			vcmpbfp[.]	v2.03			434	Vector Compare Bounds Floating-Point VC-form
0001000000 000111	I	ХХ			vcmpneb[.]	v3.0			403	Vector Compare Not Equal Byte VC-form
0001000001 000111	1	ХХ			vcmpneh[.]	v3.0			404	Vector Compare Not Equal Halfword VC-form
0001000010 000111	<u> </u>	ХХ			vcmpnew[.]	v3.0			405	Vector Compare Not Equal Word VC-form
0001000011 000111	ı	ХХ			vcmpequd[.]	v2.07	<u> </u>		396	Vector Compare Equal Unsigned Doubleword VC-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 4 of 30)

	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
0001000100 000111	1	ХХ			vcmpnezb[.]	v3.0			403	Vector Compare Not Equal or Zero Byte VC-form
0001000101 000111	!	ХХ			vcmpnezh[.]	v3.0			404	Vector Compare Not Equal or Zero Halfword VC-form
000100	-	ХХ			vcmpnezw[.]	v3.0			405	Vector Compare Not Equal or Zero Word VC-form
0001000111 000111	ı	ХХ			vcmpequq[.]	v3.1			397	Vector Compare Equal Quadword VC-form
0001001010 000111	I	ХХ			vcmpgtuq[.]	v3.1			402	Vector Compare Greater Than Unsigned Quadword VC-form
0001001011 000111	I	ХХ			vcmpgtud[.]	v2.07			401	Vector Compare Greater Than Unsigned Doubleword VC-form
0001001110 000111	I	ХХ			vcmpgtsq[.]	v3.1			402	Vector Compare Greater Than Signed Quadword VC-form
0001001111 000111	1	ХХ			vcmpgtsd[.]	v2.07			401	Vector Compare Greater Than Signed Doubleword VC-form
000100 00000 001000	Ι	ХХ			vmuloub	v2.03			345	Vector Multiply Odd Unsigned Byte VX-form
000100 00001 001000	1	ХХ			vmulouh	v2.03			347	Vector Multiply Odd Unsigned Halfword VX-form
000100 00010 001000		ХХ			vmulouw	v2.07			349	Vector Multiply Odd Unsigned Word VX-form
000100 00011 001000		ХХ			vmuloud	v3.1			350	Vector Multiply Odd Unsigned Doubleword VX-form
000100 00100 001000		ХХ			vmulosb	v2.03			344	Vector Multiply Odd Signed Byte VX-form
000100 00101 001000		ХХ			vmulosh	v2.03			346	Vector Multiply Odd Signed Halfword VX-form
000100 00110 001000		ХХ			vmulosw	v2.07			348	Vector Multiply Odd Signed Word VX-form
000100 00111 001000		ХХ			vmulosd	v3.1			351	Vector Multiply Odd Signed Doubleword VX-form
000100 01000 001000	1	ХХ			vmuleub	v2.03			345	Vector Multiply Even Unsigned Byte VX-form
000100 01001 001000	1	ХХ			vmuleuh	v2.03			347	Vector Multiply Even Unsigned Halfword VX-form
000100 01010 001000		XX			vmuleuw	v2.07			349	Vector Multiply Even Unsigned Word VX-form
000100 01011 001000		ХХ			vmuleud	v3.1			350	Vector Multiply Even Unsigned Doubleword VX-form
000100 01100 001000		ХХ			vmulesb	v2.03			344	Vector Multiply Even Signed Byte VX-form
000100 01101 001000		XX			vmulesh	v2.03			346	Vector Multiply Even Signed Halfword VX-form
000100 01110 001000		XX			vmulesw	v2.07			348	Vector Multiply Even Signed Word VX-form
000100 01111 001000	1	XX			vmulesd	v3.1			351	Vector Multiply Even Signed Doubleword VX-form
000100 10000 001000	1	XX XX			vpmsumb	v2.07 v2.07			445	Vector Polynomial Multiply-Sum Byte VX-form Vector Polynomial Multiply-Sum Halfword VX-form
000100 10001 001000 000100 10010 001000	-	XX			vpmsumh	v2.07			446 447	, , ,
000100 10010 001000		XX			vpmsumw	v2.07			447	Vector Polynomial Multiply-Sum Word VX-form Vector Polynomial Multiply-Sum Doubleword VX-forn
000100 10100 001000	+	XX			vpmsumd vcipher	v2.07			440	Vector AES Cipher VX-form
000100 10101 001000	+	XX			vncipher	v2.07				Vector AES Inverse Cipher VX-form
000100 //// 10111 001000	1	XX			vsbox	v2.07			442	Vector AES SubBytes VX-form
000100 11000 001000	1	XX			vsum4ubs	v2.07			375	Vector Sum across Quarter Unsigned Byte Saturate
000100 11001 001000	1	XX			vsum4shs	v2.03			374	VX-form Vector Sum across Quarter Signed Halfword Satural
000100 11010 001000	I	ХХ			vsum2sws	v2.03			373	VX-form Vector Sum across Half Signed Word Saturate VX-form
000100 11100 001000	I	ХХ			vsum4sbs	v2.03			374	Vector Sum across Quarter Signed Byte Saturate VX-form
000100 11110 001000	1	ХХ			vsumsws	v2.03			372	Vector Sum across Signed Word Saturate VX-form
000100 00010 001001		ХХ			vmuluwm	v2.07			352	Vector Multiply Unsigned Word Modulo VX-form
000100 00111 001001		ХХ			vmulld	v3.1				Vector Multiply Low Doubleword VX-form
000100 01010 001001		ХХ			vmulhuw	v3.1				Vector Multiply High Unsigned Word VX-form
000100 01011 001001		ХХ			vmulhud	v3.1			354	Vector Multiply High Unsigned Doubleword VX-form
000100 01110 001001		ХХ			vmulhsw	v3.1				Vector Multiply High Signed Word VX-form
000100 01111 001001		ХХ			vmulhsd	v3.1			354	Vector Multiply High Signed Doubleword VX-form
000100 10100 001001		ХХ			vcipherlast	v2.07			440	Vector AES Cipher Last VX-form
000100 10101 001001 000100 00000 001010		ХХ			vncipherlast	v2.07			441	Vector AES Inverse Cipher Last VX-form
	1	XX			vaddfp	v2.03	1		427	Vector Add Floating-Point VX-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 5 of 30)

		sets ²	Sategory ³	Category ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 //// 00100 001010	-	ХХ			vrefp	v2.03			439	Vector Reciprocal Estimate Floating-Point VX-form
000100 ///// 00101 001010	I	ХХ			vrsqrtefp	v2.03			439	Vector Reciprocal Square Root Estimate Floating-Point VX-form
000100 ///// 00110 001010	I	ХХ			vexptefp	v2.03			437	Vector 2 Raised to the Exponent Estimate Floating-Point VX-form
000100 //// 00111 001010		ХХ			vlogefp	v2.03			438	Vector Log Base 2 Estimate Floating-Point VX-form
000100 ///// 01000 001010		ХХ			vrfin	v2.03			432	Vector Round to Floating-Point Integer Nearest VX-form
000100 ///// 01001 001010		ХХ			vrfiz	v2.03			433	Vector Round to Floating-Point Integer toward Zero VX-form Vector Round to Floating-Point Integer toward +Infinity
000100 ///// 01010 001010	I	ХХ			vrfip	v2.03			433	VX-form
000100 ///// 01011 001010	I	ХХ			vrfim	v2.03			432	Vector Round to Floating-Point Integer toward -Infinity VX-form
000100 01100 001010	I	ХХ			vcfux	v2.03			430	Vector Convert with round to nearest From Unsigned Word to floating-point format VX-form
000100 01101 001010	I	ХХ			vcfsx	v2.03			430	Vector Convert with round to nearest From Signed Word to floating-point format VX-form
000100 01110 001010	I	ХХ			vctuxs	v2.03			431	Vector Convert with round to zero from floating-point To Unsigned Word format Saturate VX-form
000100 01111 001010	1	ХХ			vctsxs	v2.03			431	Vector Convert with round to zero from floating-point To Signed Word format Saturate VX-form
000100 10000 001010		ХХ			vmaxfp	v2.03			429	Vector Maximum Floating-Point VX-form
000100 10001 001010 000100 00000 001011	-	XX			vminfp vdivug	v2.03 v3.1			429 367	Vector Minimum Floating-Point VX-form Vector Divide Unsigned Quadword VX-form
000100 00010 001011	<u> </u>	XX			vdivuw	v3.1			363	Vector Divide Unsigned Word VX-form
000100 00011 001011	İ	ХХ			vdivud	v3.1			365	Vector Divide Unsigned Doubleword VX-form
000100 00100 001011	Τ	ХХ			vdivsq	v3.1			367	Vector Divide Signed Quadword VX-form
000100 00110 001011	Ι	ХХ			vdivsw	v3.1			363	Vector Divide Signed Word VX-form
000100 00111 001011	I	ХХ			vdivsd	v3.1			365	Vector Divide Signed Doubleword VX-form
000100 01000 001011	_	ХХ			vdiveuq	v3.1			368	Vector Divide Extended Unsigned Quadword VX-form
000100 01010 001011	-	ХХ			vdiveuw	v3.1			364	Vector Divide Extended Unsigned Word VX-form
000100 01011 001011		ХХ			vdiveud	v3.1			366	Vector Divide Extended Unsigned Doubleword VX-form
000100 01100 001011		XX			vdivesq	v3.1 v3.1			368 364	Vector Divide Extended Signed Quadword VX-form
000100 01110 001011 000100 01111 001011	<u> </u>	XX			vdivesw vdivesd	v3.1				Vector Divide Extended Signed Word VX-form Vector Divide Extended Signed Doubleword VX-form
000100 11000 001011		XX			vmoduq	v3.1			371	Vector Modulo Unsigned Quadword VX-form
000100 11010 001011	H	XX			vmoduw	v3.1			369	Vector Modulo Unsigned Word VX-form
000100 11011 001011	Ι	ХХ			vmodud	v3.1			370	Vector Modulo Unsigned Doubleword VX-form
000100 11100 001011	Ι	ХХ			vmodsq	v3.1			371	Vector Modulo Signed Quadword VX-form
000100 11110 001011		ХХ			vmodsw	v3.1			369	Vector Modulo Signed Word VX-form
000100 11111 001011	_	ХХ			vmodsd	v3.1			370	Vector Modulo Signed Doubleword VX-form
000100 00000 001100	1	ХХ			vmrghb	v2.03			294	Vector Merge High Byte VX-form
000100 00001 001100	<u> </u>	ХХ			vmrghh	v2.03			295	Vector Merge High Halfword VX-form
000100 00010 001100 000100 00100 001100		XX			vmrghw	v2.03 v2.03			296 294	Vector Merge High Word VX-form Vector Merge Low Byte VX-form
000100 00100 001100		XX			vmrglb vmrglh	v2.03			294	Vector Merge Low Byte VX-form
000100 00110 001100	i i	XX			vmrglw	v2.03			296	Vector Merge Low Word VX-form
000100 / 01000 001100	Ť	ХХ			vspltb	v2.03			298	Vector Splat Byte VX-form
000100 // 01001 001100	Ι	ХХ			vsplth	v2.03			298	Vector Splat Halfword VX-form
000100 /// 01010 001100		ХХ			vspltw	v2.03			298	Vector Splat Word VX-form
000100 //// 01100 001100		ХХ			vspltisb	v2.03			300	Vector Splat Immediate Signed Byte VX-form
000100 //// 01101 001100		ХХ			vspltish	v2.03			300	Vector Splat Immediate Signed Halfword VX-form
000100 //// 01110 001100		ХХ			vspltisw	v2.03			300	Vector Splat Immediate Signed Word VX-form
000100 10000 001100	I	ХХ			vslo	v2.03	<u> </u>	<u> </u>	306	Vector Shift Left by Octet VX-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 6 of 30)

	1	1			<u> </u>			1	1	T
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 10001 001100		ХХ			vsro	v2.03			306	Vector Shift Right by Octet VX-form
000100 // 10011 001100		ХХ			vgnb	v3.1			451	Vector Gather every Nth Bit VX-form
000100 ///// 10100 001100 000100 10101 001100		XX			vgbbd vbpermq	v2.07 v2.07			450 467	Vector Gather Bits by Bytes by Doubleword VX-form Vector Bit Permute Quadword VX-form
000100 10101 001100	<u> </u>	XX			vbpermd	v3.0			466	Vector Bit Permute Quadword VX-form
000100 11010 001100	÷	XX			vmrgow	v2.07			297	Vector Merge Odd Word VX-form
000100 11110 001100	İ	XX			vmrgew	v2.07			297	Vector Merge Even Word VX-form
000100 000000000 001101	Ι	ХХ			vstribl[.]	v3.1			479	Vector String Isolate Byte Left-justified VX-form
000100 000010000 001101	I	ХХ			vstribr[.]	v3.1			480	Vector String Isolate Byte Right-justified VX-form
000100 000100000 001101	-	ХХ			vstrihl[.]	v3.1			480	Vector String Isolate Halfword Left-justified VX-form
000100 000110000 001101		ХХ			vstrihr[.]	v3.1			479	Vector String Isolate Halfword Right-justified VX-form
000100 00110 001101		ХХ			vclrlb	v3.1			481	Vector Clear Leftmost Bytes VX-form
000100 00111 001101	ı	ХХ			vclrrb	v3.1			481	Vector Clear Rightmost Bytes VX-form Vector Extract Unsigned Byte to VSR using
000100 / 01000 001101	ı	ХХ			vextractub	v3.0			309	immediate-specified index VX-form
000100 / 01001 001101	Ι	ХХ			vextractuh	v3.0			309	Vector Extract Unsigned Halfword to VSR using immediate-specified index VX-form
000100 / 01010 001101	I	ХХ			vextractuw	v3.0			310	Vector Extract Unsigned Word to VSR using immediate-specified index VX-form
000100 / 01011 001101	ı	ХХ			vextractd	v3.0			310	Vector Extract Doubleword to VSR using immediate-specified index VX-form
000100 / 01100 001101	Ι	ХХ			vinsertb	v3.0			318	Vector Insert Byte from VSR using immediate-specified index VX-form
000100 / 01101 001101	Ι	ХХ			vinserth	v3.0			318	Vector Insert Halfword from VSR using immediate-specified index VX-form
000100 / 01110 001101	Ι	ХХ			vinsertw	v3.0			319	Vector Insert Word from VSR using immediate-specified index VX-form
000100 / 01111 001101	1	ХХ			vinsertd	v3.0			319	Vector Insert Doubleword from VSR using immediate-specified index VX-form
000100 10101 001101	1	ХХ			vcfuged	v3.1			461	Vector Centrifuge Doubleword VX-form
000100 10110 001101		ХХ			vpextd	v3.1			460	Vector Parallel Bits Extract Doubleword VX-form
000100 10111 001101	ı	ХХ			vpdepd	v3.1			459	Vector Parallel Bits Deposit Doubleword VX-form
000100 11000 001101	Ι	ХХ			vextublx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Left-Index VX-form
000100 11001 001101	Ι	ХХ			vextuhlx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Left-Index VX-form
000100 11010 001101	Ι	ХХ			vextuwlx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Left-Index VX-form
000100 11100 001101	Ι	ХХ			vextubrx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Right-Index VX-form
000100 11101 001101	Ι	ХХ			vextuhrx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Right-Index VX-form
000100 11110 001101	Ι	ХХ			vextuwrx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Right-Index VX-form
000100 00000 001110		ХХ			vpkuhum	v2.03			287	Vector Pack Unsigned Halfword Unsigned Modulo VX-form
000100 00001 001110		ХХ			vpkuwum	v2.03			288	Vector Pack Unsigned Word Unsigned Modulo VX-form
000100 00010 001110	ı	ХХ			vpkuhus	v2.03			287	Vector Pack Unsigned Halfword Unsigned Saturate VX-form
000100 00011 001110	Ι	XX			vpkuwus	v2.03			288	Vector Pack Unsigned Word Unsigned Saturate VX-form
000100 00100 001110	1	ХХ			vpkshus	v2.03			284	Vector Pack Signed Halfword Unsigned Saturate VX-form
000100 00101 001110	Ī	ХХ			vpkswus	v2.03			285	Vector Pack Signed Word Unsigned Saturate VX-form
000100 00110 001110		XX			vpkshss	v2.03			284	Vector Pack Signed Halfword Signed Saturate VX-form
000100 00111 001110		ХХ			vpkswss	v2.03			285	Vector Pack Signed Word Signed Saturate VX-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 7 of 30)

Instruction ¹	- Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name Vector Unpack High Signed Byte VX-form
000100 //// 01001 001110	<u> </u>	XX			vupknsb	v2.03			290	Vector Unpack High Signed Halfword VX-form
000100 //// 01010 001110	'	XX			vupklsb	v2.03			290	Vector Unpack Flight Signed Byte VX-form
000100 //// 01011 001110	Ė	XX			vupklsh	v2.03			291	Vector Unpack Low Signed Halfword VX-form
000100 01100 001110	Ι	ХХ			vpkpx	v2.03			283	Vector Pack Pixel VX-form
000100 //// 01101 001110	I	ХХ			vupkhpx	v2.03			293	Vector Unpack High Pixel VX-form
000100 ///// 01111 001110		ХХ			vupklpx	v2.03			293	Vector Unpack Low Pixel VX-form
000100 10001 001110	I	ХХ			vpkudum	v2.07			289	Vector Pack Unsigned Doubleword Unsigned Modulo VX-form
000100 10011 001110	I	XX			vpkudus	v2.07			289	Vector Pack Unsigned Doubleword Unsigned Saturate VX-form
000100 10101 001110	I	ХХ			vpksdus	v2.07			286	Vector Pack Signed Doubleword Unsigned Saturate VX-form
000100 10111 001110	1	XX			vpksdss	v2.07			286	Vector Pack Signed Doubleword Signed Saturate VX-form
000100 //// 11001 001110	<u> </u>	ХХ			vupkhsw	v2.07			292	Vector Unpack High Signed Word VX-form
000100 //// 11011 001110		ХХ			vupklsw	v2.07			292	Vector Unpack Low Signed Word VX-form Vector Insert Byte from VSR using GPR-specified
000100 00000 001111	1	ХХ			vinsbvlx	v3.1			325	Left-Index VX-form Vector Insert Halfword from VSR using GPR-specified
000100 00001 001111	1	ХХ			vinshvlx	v3.1			326	Left-Index VX-form
000100 00010 001111	I	ХХ			vinswvlx	v3.1			327	Vector Insert Word from VSR using GPR-specified Left-Index VX-form
000100 / 00011 001111	I	ХХ			vinsw	v3.1			324	Vector Insert Word from GPR using immediate-specified index VX-form
000100 00100 001111	I	ХХ			vinsbvrx	v3.1			325	Vector Insert Byte from VSR using GPR-specified Right-Index VX-form
000100 00101 001111	I	ХХ			vinshvrx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified Right-Index VX-form
000100 00110 001111	I	ХХ			vinswvrx	v3.1			327	Vector Insert Word from VSR using GPR-specified Left-Index VX-form
000100 / 00111 001111	I	ХХ			vinsd	v3.1			324	Vector Insert Doubleword from GPR using immediate-specified index VX-form
000100 01000 001111	I	ХХ			vinsblx	v3.1			320	Vector Insert Byte from GPR using GPR-specified Left-Index VX-form
000100 01001 001111	I	ХХ			vinshlx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified Left-Index VX-form
000100 01010 001111	I	ХХ			vinswlx	v3.1			322	Vector Insert Word from GPR using GPR-specified Left-Index VX-form
000100 01011 001111	I	ХХ			vinsdlx	v3.1			323	Vector Insert Doubleword from GPR using GPR-specified Left-Index VX-form
000100 01100 001111	I	ХХ			vinsbrx	v3.1			320	Vector Insert Byte from GPR using GPR-specified Right-Index VX-form
000100 01101 001111	Ι	ХХ			vinshrx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified Right-Index VX-form
000100 01110 001111	I	ХХ			vinswrx	v3.1			322	Vector Insert Word from GPR using GPR-specified Right-Index VX-form
000100 01111 001111	I	ХХ			vinsdrx	v3.1			323	Vector Insert Doubleword from GPR using GPR-specified Right-Index VX-form
000100 01010.		ХХ			mtvsrbmi	v3.1			470	Move To VSR Byte Mask Immediate DX-form
000100 00 010110	<u> </u>	ХХ			vsldbi	v3.1			303	Vector Shift Left Double by Bit Immediate VN-form
000100 01 010110		ХХ			vsrdbi	v3.1			304	Vector Shift Right Double by Bit Immediate VN-form Vector Multiply-Sum & write Carry-out Unsigned
000100 010111		ХХ			vmsumcud	v3.1			362	Doubleword VA-form Vector Extract Double Unsigned Byte to VSR using
000100 011000	ı	ХХ			vextdubvlx	v3.1			314	GPR-specified Left-Index VA-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 8 of 30)

				4						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	None
000100 011001	_	XX	1	_	vextdubvrx	v3.1		~	314	Name Vector Extract Double Unsigned Byte to VSR using
000100 011010		XX			vextduhvlx	v3.1			315	GPR-specified Right-Index VA-form Vector Extract Double Unsigned Halfword to VSR using
000100 011011		XX			vextduhvrx	v3.1			315	GPR-specified Left-Index VA-form Vector Extract Double Unsigned Halfword to VSR using
000100 011100		XX			vextduwvlx	v3.1			316	GPR-specified Right-Index VA-form Vector Extract Double Unsigned Word to VSR using
000100 011101		XX			vextduwvrx	v3.1			316	GPR-specified Left-Index VA-form Vector Extract Double Unsigned Word to VSR using
	·									GPR-specified Right-Index VA-form Vector Extract Double Doubleword to VSR using
000100 011110		XX			vextddvlx	v3.1			317	GPR-specified Left-Index VA-form Vector Extract Double Doubleword to VSR using
000100 011111	ı	ХХ			vextddvrx	v3.1			317	GPR-specified Right-Index VA-form Vector Multiply-High-Add Signed Halfword Saturate
000100 100000	ı	ХХ			vmhaddshs	v2.03			356	VA-form VA-form
000100 100001	I	XX			vmhraddshs	v2.03			356	Vector Multiply-High-Round-Add Signed Halfword Saturate VA-form
000100 100010	I	XX			vmladduhm	v2.03			357	Vector Multiply-Low-Add Unsigned Halfword Modulo VA-form
000100 100011	I	XX			vmsumudm	v3.0B			361	Vector Multiply-Sum Unsigned Doubleword Modulo VA-form
000100 100100		ХХ			vmsumubm	v2.03			357	Vector Multiply-Sum Unsigned Byte Modulo VA-form
000100 100101	-	ХХ			vmsummbm	v2.03			358	Vector Multiply-Sum Mixed Byte Modulo VA-form
000100 100110	I	ХХ			vmsumuhm	v2.03			359	Vector Multiply-Sum Unsigned Halfword Modulo VA-form
000100 100111	I	ХХ			vmsumuhs	v2.03			360	Vector Multiply-Sum Unsigned Halfword Saturate VA-form
000100	Τ	ХХ			vmsumshm	v2.03			358	Vector Multiply-Sum Signed Halfword Modulo VA-form
000100	ı	XX			vmsumshs	v2.03			359	Vector Multiply-Sum Signed Halfword Saturate VA-form
000100 101010	Ť	ХХ			vsel	v2.03			302	Vector Select VA-form
000100	i	XX			vperm	v2.03			301	Vector Permute VA-form
000100 / 101100	i	XX			vsldoi	v2.03			303	Vector Shift Left Double by Octet Immediate VA-form
000100 101101	Ì	ХХ			vpermxor	v2.07			449	Vector Permute & Exclusive-OR VA-form
000100 101110	Ť	ХХ			vmaddfp	v2.03			428	Vector Multiply-Add Floating-Point VA-form
000100 101111	ı	ХХ			vnmsubfp	v2.03			428	Vector Negative Multiply-Subtract Floating-Point VA-form
000100 110000	ı	XX			maddhd	v3.0			87	Multiply-Add High Doubleword VA-form
000100	Ť	XX			maddhdu	v3.0			87	Multiply-Add High Doubleword Unsigned VA-form
000100 110011	i i	XX			maddld	v3.0			88	Multiply-Add Low Doubleword VA-form
000100	i i	XX			vpermr	v3.0			301	Vector Permute Right-indexed VA-form
000100 111100	ı	XX			vaddeuqm	v2.07			334	Vector Add Extended Unsigned Quadword Modulo VA-form
000100 111101	ı	XX			vaddecuq	v2.07			335	Vector Add Extended & write Carry Unsigned Quadword VA-form
000100 111110	ı	XX			vsubeuqm	v2.07			342	Vector Subtract Extended Unsigned Quadword Modulo VA-form
000100 111111	ı	XX			vsubecuq	v2.07			343	Vector Subtract Extended & write Carry-out Unsigned Quadword VA-form
0001100000	ı	XX			lxvp	v3.1			633	Load VSX Vector Paired DQ-form
0001100001		XX			stxvp	v3.1			662	Store VSX Vector Paired DQ-form
000111		XXXX			mulli	V3.1			81	Multiply Low Immediate D-form
001000	-	XXXX			subfic	P1		SR	77	Subtract From Immediate Carrying D-form
001010/.	1	XXXX		-	cmpli	P1		Οľ	93	Compare Logical Immediate D-form
	 	XXXX		-	cmpi	P1			93	Compare Immediate D-form
001011/.	1	XXXX		<u> </u>		P1	<u> </u>	SR		
001100		λλλλ			addic	۲۱		SK	77	Add Immediate Carrying D-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 9 of 30)

		l I		1				1		
			က္	Always Optional Category ⁴						
		~	Linux Optional Category ³	o g						
		ets,	teg	ate						
		Compliancy Subsets ²	ဒ) <u>F</u>						
		Su	nal	ů						
		5	ᅙ	pti	ပ		6	20		
		lian	o	o s	oni	n ₂	ge	Del		
	Уķ	μ	ž	/a	ů.	sio	vile	g	a e	
Instruction ¹	Book	Sol	Ë	₽	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
001101	Ī	XXXX			addic.	P1		SR	77	Add Immediate Carrying and Record D-form
001110	-	XXXX			addi	P1			76	Add Immediate D-form
000001 100// .//. 001110	1	ХХ			paddi	v3.1			76	Prefixed Add Immediate MLS:D-form
001111	Ι	ХХХХ			addis	P1			76	Add Immediate Shifted D-form
010000		ХХХХ			bc[l][a]	P1		CT	41	Branch Conditional B-form
010001 ///// //// ///////01	-	XXXX			SCV	v3.0			47	System Call Vectored SC-form
010001 ///// //// ///////1/	-	XXXX			SC	PPC			47	System Call SC-form
010010		XXXX			b[l][a]	P1			41	Branch I-form
010011//// //// 00000 00000/		XXXX			mcrf	P1			46	Move Condition Register Field XL-form
010011 00001 00001/ 010011 00100 00001/		XXXX			crnor	P1			45 45	Condition Register NOR XL-form Condition Register AND with Complement XL-form
010011 00100 00001/	-	XXXX			crandc crxor	P1 P1			45	Condition Register AND with Complement XL-form
010011 00110 00001/		XXXX			crnand	P1			44	Condition Register NAND XL-form
010011 01000 00001/		XXXX			crand	P1			44	Condition Register AND XL-form
010011 01001 00001/	İ	XXXX			creqv	P1			45	Condition Register Equivalent XL-form
010011 01101 00001/	ı	ХХХХ			crorc	P1			45	Condition Register OR with Complement XL-form
010011 01110 00001/	ı	ХХХХ			cror	P1			44	Condition Register OR XL-form
010011 00010.		ХХХХ			addpcis	v3.0			76	Add PC Immediate Shifted DX-form
010011 /// 00000 10000.	-	XXXX			bclr[l]	P1		CT	42	Branch Conditional to Link Register XL-form
010011 /// 10000 10000.	ı	XXXX			bcctr[l]	P1		CT	42	Branch Conditional to Count Register XL-form
010011 /// 10001 10000.	Ι	ХХХХ			bctar[l]	v2.07			43	Branch Conditional to Branch Target Address Register XL-form
010011 ///// //// //// 00000 10010/		ХХ			rfid	PPC	Р		1162	Return from Interrupt Doubleword XL-form
010011 //// //// //// 00010 10010/	111	ХХ	===		rfscv	v3.0	Р		1161	Return From System Call Vectored XL-form
010011 //// //// ///. 00100 10010/	111	Х	EBB		rfebb	v2.07	107		4400	Return from Event Based Branch XL-form
010011 //// //// 01000 10010/	111	X			hrfid urfid	v2.02	HV		1162	Return From Interrupt Doubleword Hypervisor XL-form
010011 //// //// //// 01001 10010/ 010011 //// ////		X			stop	v3.0C v3.0	P		1163 1165	Ultravisor Return From Interrupt Doubleword XL-form Stop XL-form
010011 //// //// //// 00100 10110/	Ш	Х			isync	P1	-		1086	Instruction Synchronize XL-form
010100	T	XXXX			rlwimi[.]	P1		SR	108	Rotate Left Word Immediate then Mask Insert M-form
010101	ī	ХХХХ			rlwinm[.]	P1		SR	107	Rotate Left Word Immediate then AND with Mask
010111		XXXX			rlwnm[.]	P1		SR	-	M-form Rotate Left Word then AND with Mask M-form
011000	İ	ХХХХ			ori	P1		- C. C.	99	OR Immediate D-form
011001	ı	ХХХХ			oris	P1			100	OR Immediate Shifted D-form
011010	ı	ХХХХ			xori	P1			100	XOR Immediate D-form
011011		ХХХХ			xoris	P1			100	XOR Immediate Shifted D-form
011100	ı	XXXX			andi.	P1		SR	99	AND Immediate D-form
011101		XXXX			andis.	P1		SR	99	AND Immediate Shifted D-form
011110000	I	ХХ			rldicl[.]	PPC		SR	110	Rotate Left Doubleword Immediate then Clear Left MD-form
011110001	I	ХХ			rldicr[.]	PPC		SR	110	Rotate Left Doubleword Immediate then Clear Right MD-form
011110010		ХХ			rldic[.]	PPC		SR	111	Rotate Left Doubleword Immediate then Clear MD-form
011110011	I	ХХ			rldimi[.]	PPC		SR	112	Rotate Left Doubleword Immediate then Mask Insert MD-form
0111101000.	Ι	ХХ			rldcl[.]	PPC		SR	111	Rotate Left Doubleword then Clear Left MDS-form
0111101001.	ı	ХХ			rldcr[.]	PPC		SR	112	Rotate Left Doubleword then Clear Right MDS-form
011111/ 00000 00000/		XXXX			cmp	P1			93	Compare X-form
011111/ 00001 00000/	-	XXXX			cmpl	P1			93	Compare Logical X-form
011111// //// 00100 00000/ 011111/ 00110 00000/	1	XXXX			setb	v3.0 v3.0			132 94	Set Boolean X-form Compare Ranged Byte X-form
VIIIII/ 00110 00000/	I	ΛΛΛΛ			cmprb	ขอ.บ			54	Compare Nangeu Dyle A-101111

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 10 of 30)

	¥	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	0	
Instruction ¹	Book	Som	inu-	NIW	Ine	/ers	rivi	Nod	Page	Nama
011111// 00111 00000/	_	XXXX		1	cmpeqb	v3.0	ш	_	95	Name Compare Equal Byte X-form
011111 //// 01100 00000/	<u> </u>	XXXX			setbc	v3.1			132	Set Boolean Condition X-form
011111 //// 01101 00000/	Ť	XXXX			setbcr	v3.1			132	Set Boolean Condition Reverse X-form
011111 //// 01110 00000/	Ī	XXXX			setnbc	v3.1				Set Negative Boolean Condition X-form
011111 //// 01111 00000/	ı	XXXX			setnbcr	v3.1				Set Negative Boolean Condition Reverse X-form
011111// //// //// 10010 00000/	ı	XXXX			mcrxrx	v3.0				Move to CR from XER Extended X-form
011111 00000 00100/	1	XXXX			tw	P1			97	Trap Word X-form
011111 00010 00100/		ХХ			td	PPC			98	Trap Doubleword X-form
011111 00000 00110/	Ī	ХХ			Ivsl	v2.03			282	Load Vector for Shift Left Indexed X-form
011111 00001 00110/	I	ХХ			lvsr	v2.03				Load Vector for Shift Right Indexed X-form
011111 10010 00110/	11	Х	AMO		lwat	v3.0				Load Word ATomic X-form
011111 10011 00110/	11	Х	AMO		Idat	v3.0				Load Doubleword ATomic X-form
011111 10110 00110/		Х	AMO		stwat	v3.0				Store Word ATomic X-form
011111 10111 00110/	11	Х	AMO		stdat	v3.0				Store Doubleword ATomic X-form
011111 //// 11000 00110/ 011111 //// ///// //// 11010 00110/		Х			copy	v3.0				Copy X-form
	11	X			cpabort	v3.0 v3.0				Copy-Paste Abort X-form Paste X-form
011111 /// 11100 00110. 011111 00000 00111/	-	XX			paste[.] lvebx	v3.0 v2.03				Load Vector Element Byte Indexed X-form
011111 00000 00111/	-	XX			Ivehx	v2.03			274	Load Vector Element Halfword Indexed X-form
011111 00001 00111/		XX			Ivenx	v2.03			275	Load Vector Element Word Indexed X-form
011111 00010 00111/	1	XX			lvx	v2.03			276	Load Vector Indexed X-form
011111 00100 00111/	÷	XX			stvebx	v2.03				Store Vector Element Byte Indexed X-form
011111 00101 00111/	i	XX			stvehx	v2.03			278	Store Vector Element Halfword Indexed X-form
011111 00110 00111/	Ť	XX			stvewx	v2.03			279	Store Vector Element Word Indexed X-form
011111 00111 00111/	İ	XX			stvx	v2.03			280	Store Vector Indexed X-form
011111 01011 00111/	Ī	XX			lvxl	v2.03			276	Load Vector Indexed Last X-form
011111 01111 00111/	ı	XX			stvxl	v2.03			280	Store Vector Indexed Last X-form
011111 00000 01000.	ı	XXXX			subfc[.]	P1		SR	78	Subtract From Carrying XO-form
011111 00001 01000.	ı	XXXX			subf[.]	PPC		SR	77	Subtract From XO-form
011111 //// 00011 01000.	ı	XXXX			neg[.]	P1		SR	80	Negate XO-form
011111 00100 01000.	ı	XXXX			subfe[.]	P1		SR	78	Subtract From Extended XO-form
011111 //// 00110 01000.	ı	XXXX			subfze[.]	P1		SR	78	Subtract From Zero Extended XO-form
011111 //// 00111 01000.	I	XXXX			subfme[.]	P1		SR		Subtract From Minus One Extended XO-form
011111 10000 01000.	Ī	ХХ			subfco[.]	P1		SR	78	Subtract From Carrying & record OV XO-form
011111 10001 01000.	I	ХХ			subfo[.]	PPC		SR	77	Subtract From & record OV XO-form
011111 //// 10011 01000.	ļ	ХХ			nego[.]	P1		SR	80	Negate & record OV XO-form
011111 10100 01000.	1	ХХ			subfeo[.]	P1		SR	78	Subtract From Extended & record OV XO-form
011111 //// 10110 01000.	1	ХХ			subfzeo[.]	P1		SR	78	Subtract From Zero Extended & record OV XO-form
011111 //// 10111 01000.	1	ХХ			subfmeo[.]	P1		SR	79	Subtract From Minus One Extended & record OV XO-form
011111 /0000 01001.	1	ХХ			mulhdu[.]	PPC		SR	87	Multiply High Doubleword Unsigned XO-form
011111 /0010 01001.	1	ХХ		<u> </u>	mulhd[.]	PPC		SR	87	Multiply High Doubleword XO-form
011111 00111 01001.	ļ	XX			mulld[.]	PPC		SR	87	Multiply Low Doubleword XO-form
011111 01000 01001/	1	XX			modud	v3.0		6D	91	Modulo Unsigned Doubleword X-form
011111 01100 01001.	1	XX			divdeu[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned XO-form
011111 01101 01001.	1	XX			divde[.]	v2.06 PPC		SR	90	Divide Doubleword Extended XO-form
011111 01110 01001.	1	XX			divdu[.]	PPC		SR SR	89	Divide Doubleword Unsigned XO-form Divide Doubleword XO-form
011111 01111 01001.	1	XX		-	divd[.]	PPC	-		89	
011111 10111 01001. 011111 11000 01001/	1	XX		-	mulldo[.] modsd	v3.0		SR	87 91	Multiply Low Doubleword & record OV XO-form Modulo Signed Doubleword X-form
	1			-						Divide Doubleword Extended Unsigned & record OV
011111 11100 01001.	I	XX			divdeuo[.]	v2.06		SR	90	XO-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 11 of 30)

				I _						
			λ3	Always Optional Category ⁴						
		32	Linux Optional Category ³	reg (
		Compliancy Subsets ²	ate	Cal						
		qn	2	nal						
		S	ons	Ę						
		anc	pţi	ဝီ	nic	ro.	မွ	Mode Dep ⁷		
	J	pli	o	ıys	و	io	leg	O		
	Book	om	<u>n</u>	lwa	Mnemonic	Version ⁵	Privilege ⁶	po	Page	
Instruction	B			٧			۵			Name
011111 11101 01001. 011111 11110 01001.		XX			divdeo[.] divduo[.]	v2.06 PPC		SR SR	90 89	Divide Doubleword Extended & record OV XO-form Divide Doubleword Unsigned & record OV XO-form
011111 11110 01001.	<u>'</u>	XX			divduo[.]	PPC		SR	89	Divide Doubleword & record OV XO-form
011111 101 01010/	Ė	XXXX			addex	v3.0B		U.V.	80	Add Extended using alternate carry bit Z23-form
011111 /0010 01010/	I	ХХХХ			addg6s	v2.06			118	Add and Generate Sixes XO-form
011111 00000 01010.		XXXX			addc[.]	P1		SR	78	Add Carrying XO-form
011111 00100 01010.	1	ХХХХ			adde[.]	P1		SR	78	Add Extended XO-form
011111 //// 00110 01010.		XXXX			addze[.]	P1		SR	79	Add to Zero Extended XO-form
011111 //// 00111 01010. 011111 01000 01010.	<u> </u>	XXXX			addme[.]	P1 P1		SR SR	79 77	Add to Minus One Extended XO-form Add XO-form
011111 10000 01010.	+	XX			add[.] addco[.]	P1		SR	78	Add Carrying & record OV XO-form
011111 10100 01010.	Ť	XX			addeo[.]	P1		SR	78	Add Extended & record OV XO-form
011111 //// 10110 01010.	-	ХХ			addzeo[.]	P1		SR	79	Add to Zero Extended & record OV XO-form
011111 //// 10111 01010.	_	ХХ			addmeo[.]	P1		SR	79	Add to Minus One Extended & record OV XO-form
011111 11000 01010.	_	ХХ			addo[.]	P1		SR	77	Add & record OV XO-form
011111 /0000 01011.		XXXX			mulhwu[.]	PPC		SR	81	Multiply High Word Unsigned XO-form
011111 /0010 01011.		XXXX			mulhw[.]	PPC		SR	81	Multiply High Word XO-form
011111 00111 01011. 011111 01000 01011/		XXXX			mullw[.] moduw	P1 v3.0		SR	81 85	Multiply Low Word XO-form Modulo Unsigned Word X-form
011111 01100 01011.	İ	XXXX			divweu[.]	v2.06		SR	83	Divide Word Extended Unsigned XO-form
011111 01101 01011.	İ	ХХХХ			divwe[.]	v2.06		SR	83	Divide Word Extended XO-form
011111 01110 01011.		ХХХХ			divwu[.]	PPC		SR	82	Divide Word Unsigned XO-form
011111 01111 01011.	-	ХХХХ			divw[.]	PPC		SR	82	Divide Word XO-form
011111 10111 01011.		ХХ			mullwo[.]	P1		SR	81	Multiply Low Word & record OV XO-form
011111 11000 01011/		XXXX XX			modsw	v3.0 v2.06		SR	85 83	Modulo Signed Word X-form Divide Word Extended Unsigned & record OV XO-form
011111 11100 01011. 011111 11101 01011.	1	XX			divweuo[.] divweo[.]	v2.06		SR	83	Divide Word Extended Onsigned & record OV XO-form
011111 11110 01011.	÷	XX			divweo[.]	PPC		SR	82	Divide Word Unsigned & record OV XO-form
011111 11111 01011.	İ	ХХ			divwo[.]	PPC		SR	82	Divide Word & record OV XO-form
011111 00000 01100.	ı	ХХ			lxsiwzx	v2.07			622	Load VSX Scalar as Integer Word & Zero Indexed X-form
011111 00010 01100.	ı	ХХ			Ixsiwax	v2.07			621	Load VSX Scalar as Integer Word Algebraic Indexed X-form
011111 00100 01100.	ı	ХХ			stxsiwx	v2.07			649	Store VSX Scalar as Integer Word Indexed X-form
011111 0100/ 01100.		ХХ			lxvx	v3.0			639	Load VSX Vector Indexed X-form
011111 01010 01100.	-	ХХ			Ixvdsx	v2.06			641	Load VSX Vector Doubleword & Splat Indexed X-form
011111 01011 01100.	_	ХХ			lxvwsx	v3.0			644	Load VSX Vector Word & Splat Indexed X-form
011111 01100 01100.		ХХ			stxvx	v3.0			664	Store VSX Vector Indexed X-form
011111 10000 01100. 011111 10010 01100.		XX			lxsspx lxsdx	v2.07 v2.06			624 619	Load VSX Scalar Single-Precision Indexed X-form Load VSX Scalar Doubleword Indexed X-form
011111 10100 01100.	<u> </u>	XX			stxsspx	v2.00			651	Store VSX Scalar Single-Precision Indexed X-form
011111 10110 01100.	Ė	ХХ			stxsdx	v2.06			647	Store VSX Scalar Doubleword Indexed X-form
011111 11000 01100.	Ι	ХХ			lxvw4x	v2.06			643	Load VSX Vector Word*4 Indexed X-form
011111 11001 01100.	ı	ХХ			lxvh8x	v3.0			642	Load VSX Vector Halfword*8 Indexed X-form
011111 11010 01100.	-	ХХ			lxvd2x	v2.06			627	Load VSX Vector Doubleword*2 Indexed X-form
011111 11011 01100.	1	XX			lxvb16x	v3.0			626	Load VSX Vector Byte*16 Indexed X-form
011111 11100 01100. 011111 11101 01100.		XX			stxvw4x stxvh8x	v2.06			661 655	Store VSX Vector Word*4 Indexed X-form Store VSX Vector Halfword*8 Indexed X-form
011111 11101 01100.	_	XX			stxvn8x stxvd2x	v3.0 v2.06			654	Store VSX Vector Hallword 8 Indexed X-form Store VSX Vector Doubleword*2 Indexed X-form
011111 11110 01100.	H	XX			stxvb16x	v2.00			653	Store VSX Vector Byte*16 Indexed X-form
011111 00000 01101.	Ť	ХХ			lxvrbx	v3.1			635	Load VSX Vector Rightmost Byte Indexed X-form
011111 00001 01101.		ХХ			lxvrhx	v3.1			637	Load VSX Vector Rightmost Halfword Indexed X-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 12 of 30)

				4 Y						
		32	gory ³	tegor						
		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴						
		cy Sı	tiona	ption	O			2		
	J	plian	k Opt	ys O	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	_	
Instruction ¹	Book	Som	-inu	۸Iwa	Mner	/ersi	rivi	Mode	Page	Name
011111 00010 01101.	Ϊ	XX	_	_	Ixvrwx	v3.1	_		638	Load VSX Vector Rightmost Word Indexed X-form
011111 00011 01101.	ı	XX			lxvrdx	v3.1			636	Load VSX Vector Rightmost Doubleword Indexed X-form
011111 00100 01101.	1	ХХ			stxvrbx	v3.1			659	Store VSX Vector Rightmost Byte Indexed X-form
011111 00101 01101.	÷	XX			stxvrhx	v3.1			660	Store VSX Vector Rightmost Halfword Indexed X-form
011111 00110 01101.	Ī	ХХ			stxvrwx	v3.1			660	Store VSX Vector Rightmost Word Indexed X-form
011111 00111 01101.	1	ХХ			stxvrdx	v3.1			659	Store VSX Vector Rightmost Doubleword Indexed X-form
011111 01000 01101.	ı	ХХ			lxvl	v3.0			629	Load VSX Vector with Length X-form
011111 01001 01101.	T	ХХ			lxvII	v3.0			631	Load VSX Vector with Length Left-justified X-form
011111 01010 01101/	ı	ХХ			lxvpx	v3.1			634	Load VSX Vector Paired Indexed X-form
011111 01100 01101.		XX			stxvl	v3.0			656	Store VSX Vector with Length X-form
011111 01101 01101.		XX			stxvll	v3.0			658	Store VSX Vector with Length Left-justified X-form
011111 01110 01101/		XX			stxvpx	v3.1			663	Store VSX Vector Paired Indexed X-form
011111 11000 01101.	I	XX			lxsibzx	v3.0			620	Load VSX Scalar as Integer Byte & Zero Indexed X-forn
011111 11001 01101.	I	ХХ			lxsihzx	v3.0			620	Load VSX Scalar as Integer Halfword & Zero Indexed X-form
011111 11100 01101.	I	ХХ			stxsibx	v3.0			648	Store VSX Scalar as Integer Byte Indexed X-form
011111 11101 01101.	ı	ХХ			stxsihx	v3.0			648	Store VSX Scalar as Integer Halfword Indexed X-form
011111 //// //// 00010 01110/	Ш	?X			msgsndu	v3.0C	UV		1347	Ultravisor Message SendX-form
	Ш	?X			msgclru	v3.0C	UV			Ultravisor Message Clear X-form
011111 //// //// 00100 01110/	Ш	Х			msgsndp	v2.07	Р		1350	Message Send Privileged X-form
	Ш	Х			msgclrp	v2.07	Р		1351	Message Clear Privileged X-form
	Ш	Х			msgsnd	v2.07	HV		1348	Message Send X-form
	Ш	Х			msgclr	v2.07	HV		1349	Message Clear X-form
011111 01001 01110/	I	Х	BHRB		mfbhrbe	v2.07				Move From BHRB XFX-form
011111 //// //// //// 01101 01110/	I	Х	BHRB		clrbhrb	v2.07				Clear BHRB X-form
011111 01111/		Х			isel	v2.03			98	Integer Select A-form
011111 0 / 00100 10000/	ı	XXXX			mtcrf	P1			130	Move To Condition Register Fields XFX-form
011111 1 / 00100 10000/	ı	XXXX			mtocrf	v2.01			130	Move To One Condition Register Field XFX-form
011111// 00000 //// 00101 10001/	ı		MMA	MMA	xxmfacc	v3.1			993	VSX Move From Accumulator X-form
011111// 00001 //// 00101 10001/	ı		MMA	MMA	xxmtacc	v3.1			994	VSX Move To Accumulator X-form
011111// 00011 //// 00101 10001/			MMA	MMA	xxsetaccz	v3.1			999	VSX Set Accumulator to Zero X-form
011111 ///. //// 00100 10010/					mtmsr	P1	P			Move To MSR X-form
011111 ////. //// 00101 10010/		Х			mtmsrd	PPC	Р			Move To MSR Doubleword X-form
011111 / 01000 10010/	<u> </u>	Х			tlbiel	v2.03	P	64		TLB Invalidate Entry Local X-form
011111 / 01001 10010/		Х			tlbie	P1	HV	64		TLB Invalidate Entry X-form
011111 //// //// 01010 10010/		Х			slbsync	v3.0	P			SLB Synchronize X-form
011111 //// 01100 10010/	111	Х			slbmte	v2.00	Р			SLB Move To Entry X-form
011111 //// //// 01101 10010/		X			slbie	PPC	Р			SLB Invalidate Entry X-form
		X			slbieg	v3.0	Р			SLB Invalidate Entry Global X-form
	111	Х			slbia	PPC	P P			SLB Invalidate All X-form
	<u> </u> 				hashstp hashchkp	v3.1B v3.1B	P			Hash Store Privileged X-form Hash Check Privileged X-form
011111 10101 10010.	111				hashst	v3.1B	r			Hash Store X-form
	<u> </u>				hashchk	v3.1B			121	Hash Check X-form
011111 10110 10010.			i	Ì			Р			SLB Invalidate All Global X-form
011111 10111 10010.	<u> </u> -				l elhian			i .	1400	
011111 10111 10010. 011111 //// 11010 10010/	<u> </u> 	Х			slbiag	v3.0B				
011111	 	X			mfcr	P1	·		131	Move From Condition Register XFX-form
011111	 	XXXX XXXX			mfcr mfocrf	P1 v2.01			131 131	Move From Condition Register XFX-form Move From One Condition Register Field XFX-form
011111	 	X XXXX XXXX XX			mfcr mfocrf mfvsrd	P1 v2.01 v2.07			131 131 123	Move From Condition Register XFX-form Move From One Condition Register Field XFX-form Move From VSR Doubleword X-form
011111	 	XXXX XXXX			mfcr mfocrf	P1 v2.01	P		131 131 123	Move From Condition Register XFX-form Move From One Condition Register Field XFX-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 13 of 30)

					ı			1	1	
		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	nic .	9	96	_de		
Instruction ¹	Book	Complia	Linux O	Always	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 //// 00110 10011.	Ι	ХХ			mtvsrwa	v2.07			125	Move To VSR Word Algebraic X-form
011111 //// 00111 10011.	-	ХХ			mtvsrwz	v2.07			125	Move To VSR Word and Zero X-form
011111 //// 01001 10011.		ХХ			mfvsrld	v3.0			123	Move From VSR Lower Doubleword X-form
011111 01010 10011/		XXXX			mfspr	P1	0		129 1184	Move From Special Purpose Register XFX-form
011111 01011 10011/	П	XXXX			mftb	PPC			1104	Move From Time Base XFX-form
011111 //// 01100 10011.		ХХ			mtvsrws	v3.0			126	Move To VSR Word & Splat X-form
011111 01101 10011.	-	ХХ			mtvsrdd	v3.0			126	Move To VSR Double Doubleword X-form
011111 01110 10011/	 	XXXX			mtspr	P1	0		127 1182	Move To Special Purpose Register XFX-form
011111 /// //// 10111 10011/		Х			darn	v3.0			86	Deliver A Random Number X-form
011111 //// 11010 10011/	Ш	Х			slbmfev	v2.00	Р			SLB Move From Entry VSID X-form
011111 //// 11100 10011/	Ш	Х			slbmfee	v2.00	Р			SLB Move From Entry ESID X-form
011111 //// 11110 100111		Х			slbfee.	v2.05	Р	SR		SLB Find Entry ESID X-form
011111 00000 10100/		ХХ			lwarx	PPC				Load Word & Reserve Indexed X-form
011111 00001 10100.	Ш	Х			Ibarx	v2.06			1087	Load Byte And Reserve Indexed X-form
011111 00010 10100/ 011111 00011 10100.	11	ХХ			Idarx	PPC v2.06			1092 1088	Load Doubleword And Reserve Indexed X-form Load Halfword And Reserve Indexed Xform
011111 01000 10100.	11	XX			lharx lgarx	v2.06 v2.07			1000	Load Quadword And Reserve Indexed X-form
011111 10000 10100/	<u> </u>	XX			ldbrx	v2.07			69	Load Doubleword Byte-Reverse Indexed X-form
011111 10100 10100/	<u> </u>	XX			stdbrx	v2.06			69	Store Doubleword Byte-Reverse Indexed X-form
011111 00000 10101/	H	XX			ldx	PPC			57	Load Doubleword Indexed X-form
011111 00001 10101/	Ť	ХХ			Idux	PPC			57	Load Doubleword with Update Indexed X-form
011111 00100 10101/	Ι	ХХ			stdx	PPC			62	Store Doubleword Indexed X-form
011111 00101 10101/	Ι	ХХ			stdux	PPC			63	Store Doubleword with Update Indexed X-form
011111 01010 10101/	ı	ХХ			lwax	PPC			56	Load Word Algebraic Indexed X-form
011111 01011 10101/		ХХ			lwaux	PPC			56	Load Word Algebraic with Update Indexed X-form
011111 10000 10101/		Х			Iswx	P1			72	Load String Word Indexed X-form
011111 10010 10101/	-	Х			Iswi	P1			72	Load String Word Immediate X-form
011111 10100 10101/		Х			stswx	P1			73	Store String Word Indexed X-form
011111 10110 10101/		Х			stswi	P1			73	Store String Word Immediate X-form
011111 11000 10101/	111	Х			lwzcix	v2.05	HV			Load Word & Zero Caching Inhibited Indexed X-form
011111 11001 10101/	111	Х			Ihzcix	v2.05	HV			Load Halfword & Zero Caching Inhibited Indexed X-form
011111 11010 10101/ 011111 11011 10101/		X			lbzcix ldcix	v2.05 v2.05	HV			Load Byte & Zero Caching Inhibited Indexed X-form Load Doubleword Caching Inhibited Indexed X-form
011111 11100 10101/	111	Х			stwcix	v2.05	HV			Store Word Caching Inhibited Indexed X-form
	111	Х			sthcix	v2.05	HV			Store Halfword Caching Inhibited Indexed X-form
	111	Х			stbcix	v2.05	HV			Store Byte Caching Inhibited Indexed X-form
011111 11111 10101/	111	Х			stdcix	v2.05	HV			Store Doubleword Caching Inhibited Indexed X-form
011111 / 00000 10110/	Ш	Х			icbt	v2.07				Instruction Cache Block Touch X-form
011111 //// 00001 10110/	Ш	Х			dcbst	PPC				Data Cache Block Store X-form
011111 /// 00010 10110/	П	Х			dcbf	PPC			1074	Data Cache Block Flush X-form
011111 00111 10110/	П	Х			dcbtst	PPC				Data Cache Block Touch for Store X-form
011111 01000 10110/	Ш	Х			dcbt	PPC				Data Cache Block Touch X-form
011111 10000 10110/		XXXX			lwbrx	P1			68	Load Word Byte-Reverse Indexed X-form
	Ш	Х			tlbsync	PPC	HV/P		-	TLB Synchronize X-form
011111 /// //// //// 10010 10110/	Ш	XX			sync	P1				Synchronize X-form
011111 10100 10110/	<u> </u>	XXXX			stwbrx	P1			68	Store Word Byte-Reverse Indexed X-form
011111 11000 10110/	11	X		<u> </u>	Ihbrx	P1			67	Load Halfword Byte-Reverse Indexed X-form
011111 //// //// //// 11010 10110/ 011111 //// ////	 	X			eieio	PPC v3.0	HV		1098 1351	Enforce In-order Execution of I/O X-form Message Synchronize X-form
011111 11100 10110/	111	XXXX		-	msgsync sthbrx	V3.0 P1	117		67	Store Halfword Byte-Reverse Indexed X-form
VIIIII IIIUV IVIIU/		$\Lambda\Lambda\Lambda\Lambda$		l	SUIDIA	[FI	1	1	07	Olore Hallword Dyle-Neverse Illuexed A-101111

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 14 of 30)

		s ²	gory³	tegory ⁴						
	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹				۷	_	PPC	۵	Σ		Name
011111 //// 11110 10110/ 011111 //// 11111 10110/	11	X			icbi dcbz	PPC P1			1062 1073	Instruction Cache Block Invalidate X-form Data Cache Block set to Zero X-form
011111 00100 101101	H	XX			stwcx.	PPC				Store Word Conditional Indexed X-form
011111 00101 101101	<u> </u>	X			stqcx.	v2.07			1001	Store Quadword Conditional Indexed X-form
011111 00110 101101	İ	ХХ			stdcx.	PPC			1092	Store Doubleword Conditional Indexed X-form
011111 10101 101101	П	Х			stbcx.	v2.06				Store Byte Conditional Indexed X-form
011111 10110 101101	П	Х			sthcx.	v2.06				Store Halfword Conditional Indexed X-form
011111 00000 10111/	I	XXXX			lwzx	P1			55	Load Word and Zero Indexed X-form
011111 00001 10111/		ХХХХ			lwzux	P1			55	Load Word and Zero with Update Indexed X-form
011111 00010 10111/		XXXX			lbzx	P1			52	Load Byte and Zero Indexed X-form
011111 00011 10111/	ı	XXXX			lbzux	P1				Load Byte and Zero with Update Indexed X-form
011111 00100 10111/		XXXX			stwx	P1			61	Store Word Indexed X-form
011111 00101 10111/	<u> </u>	ХХХХ			stwux	P1			61	Store Word with Update Indexed X-form
011111 00110 10111/	<u> </u>	XXXX			stbx	P1			59	Store Byte Indexed X-form
011111 00111 10111/		XXXX			stbux	P1			59	Store Byte with Update Indexed X-form
011111 01000 10111/	<u> </u>	XXXX			lhzx	P1			53	Load Halfword and Zero Indexed X-form
011111 01001 10111/	+	XXXX			lhzux	P1				Load Halfword and Zero with Update Indexed X-form
011111 01010 10111/	+	XXXX			lhax	P1 P1			54 54	Load Halfword Algebraic Indexed X-form Load Halfword Algebraic with Update Indexed X-form
011111 01011 10111/ 011111 01100 10111/	1	XXXX			lhaux sthx	P1			60	Store Halfword Indexed X-form
011111 01101 10111/	1	XXXX			sthux	P1			60	Store Halfword with Update Indexed X-form
011111 10000 10111/	1	. XXX			Ifsx	P1				Load Floating-Point Single Indexed X-form
011111 10000 10111/	<u> </u>	. XXX			Ifsux	P1				Load Floating-Point Single with Update Indexed X-form
011111 10010 10111/	÷	. XXX			Ifdx	P1				Load Floating-Point Double Indexed X-form
011111 10011 10111/	÷	. XXX			Ifdux	P1			156	Load Floating-Point Double with Update Indexed X-form
011111 10100 10111/	Ť	. XXX			stfsx	P1			159	Store Floating-Point Single Indexed X-form
011111 10101 10111/	Ť	. XXX			stfsux	P1			160	Store Floating-Point Single with Update Indexed X-form
011111 10110 10111/	÷	. XXX			stfdx	P1			161	Store Floating-Point Double Indexed X-form
011111 10111 10111/	Ť	. ХХХ			stfdux	P1			162	Store Floating-Point Double with Update Indexed X-form
011111 11000 10111/	1	Х			lfdpx	v2.05			163	Load Floating-Point Double Pair Indexed X-form
011111 11010 10111/	1	. XXX			lfiwax	v2.05			157	Load Floating-Point as Integer Word Algebraic Indexed
011111 11011 10111/		. XXX			lfiwzx	v2.06				X-form Load Floating-Point as Integer Word & Zero Indexed X-form
										A-101111
011111 11100 10111/	<u> </u>	. XXX			stfdpx	v2.05				Store Floating-Point Double Pair Indexed X-form
011111 11110 10111/	+	. XXXX			stfiwx	PPC P1		SR	162 113	Store Floating-Point as Integer Word Indexed X-form Shift Left Word X-form
011111 00000 11000.		XXXX			slw[.]	P1		SR	113	Shift Right Word X-form
011111 10000 11000 011111 11000 11000	1	XXXX			sraw[.]	P1		SR	114	Shift Right Algebraic Word X-form
011111 11000 11000.	+	XXXX			srawi[.]	P1		SR	114	Shift Right Algebraic Word X-rorm Shift Right Algebraic Word Immediate X-form
011111 11001 1100.	+	XX			sradi[.]	PPC		SR		Shift Right Algebraic Word Immediate X-form
011111 11011 1101.	÷	XX			extswsli[.]	v3.0		٠.\ ا	116	Extend Sign Word and Shift Left Immediate XS-form
011111 //// 00000 11010.	Ť	XXXX		 	cntlzw[.]	P1		SR	102	Count Leading Zeros Word X-form
011111 //// 00001 11010.	Ť	XX		 	cntlzd[.]	PPC		SR	104	Count Leading Zeros Doubleword X-form
011111 //// 00011 11010/	Ť	XXXX			popentb	v2.02		٠.٠	103	Population Count Bytes X-form
011111 //// 00100 11010/	Ť	XXXX			prtyw	v2.05			103	Parity Word X-form
011111 //// 00101 11010/	1	ХХ			prtyd	v2.05				Parity Doubleword X-form
011111 //// 01000 11010/	Τ	ХХХХ			cdtbcd	v2.06			117	Convert Declets To Binary Coded Decimal X-form
011111 //// 01001 11010/	Ι	ХХХХ			cbcdtd	v2.06			117	Convert Binary Coded Decimal To Declets X-form
011111 //// 01011 11010/	ı	ХХХХ			popcntw	v2.06				Population Count Words X-form
011111 //// 01111 11010/	ı	ХХ			popentd	v2.06			104	Population Count Doubleword X-form
011111 //// 10000 11010.	-	ХХХХ			cnttzw[.]	v3.0			102	Count Trailing Zeros Word X-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 15 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 //// 10001 11010.	<u> </u>	ХХ			cnttzd[.]	v3.0			104	Count Trailing Zeros Doubleword X-form
011111 11000 11010.	<u> </u>	XX			srad[.]	PPC		SR	115	Shift Right Algebraic Doubleword X-form
011111 //// 11100 11010. 011111 //// 11101 11010.	1	XXXX			extsh[.] extsb[.]	P1 PPC		SR SR	102	Extend Sign Halfword X-form Extend Sign Byte X-form
011111 //// 11110 11010.	1	XX			extsw[.]	PPC		SR	102	Extend Sign Word X-form
011111 00000 11011.	<u> </u>	ХХ			sld[.]	PPC		SR	115	Shift Left Doubleword X-form
011111 00001 11011/	ı	XX			cntlzdm	v3.1		OIX	105	Count Leading Zeros Doubleword under bit Mask X-form
011111 //// 00100 11011/	1	ХХХХ			brw	v3.1			119	Byte-Reverse Word X-form
011111 //// 00101 11011/	Ī	ХХ			brd	v3.1			119	Byte-Reverse Doubleword X-form
011111 //// 00110 11011/	ı	ХХХХ			brh	v3.1			119	Byte-Reverse Halfword X-form
011111 10000 11011.	ı	ХХ			srd[.]	PPC		SR	115	Shift Right Doubleword X-form
011111 10001 11011/	I	ХХ			cnttzdm	v3.1			105	Count Trailing Zeros Doubleword under bit Mask X-form
011111 00000 11100.		XXXX			and[.]	P1		SR	100	AND X-form
011111 00001 11100.		XXXX			andc[.]	P1		SR	101	AND with Complement X-form
011111 00011 11100.	ı	ХХХХ			nor[.]	P1		SR	101	NOR X-form
011111 00100 11100/	<u> </u>	ХХ			pdepd	v3.1			106	Parallel Bits Deposit Doubleword X-form
011111 00101 11100/	<u> </u>	ХХ			pextd	v3.1			106	Parallel Bits Extract Doubleword X-form
011111 00110 11100/	1	ХХ			cfuged	v3.1			106	Centrifuge Doubleword X-form
011111 00111 11100/ 011111 01000 11100.	1	XX XXXX			bpermd eqv[.]	v2.06 P1		SR	105 101	Bit Permute Doubleword X-form Equivalent X-form
011111 01001 11100.	1	XXXX			xor[.]	P1		SR	100	XOR X-form
011111 01100 11100.	<u> </u>	XXXX			orc[.]	P1		SR	101	OR with Complement X-form
011111 01101 11100.	i	XXXX			or[.]	P1		SR	101	OR X-form
011111 01110 11100.	i	XXXX			nand[.]	P1		SR	100	NAND X-form
011111 01111 11100/	ı	ХХХХ			cmpb	v2.05			102	Compare Bytes X-form
011111 /// ///// //// 00000 11110/	П	Х			wait	v3.0			1100	Wait X-form
100000		ХХХХ			lwz	P1			55	Load Word and Zero D-form
000001 100// .//	I	ХХ			plwz	v3.1			55	Prefixed Load Word and Zero MLS:D-form
000001 01000 0//// 100000 000	I	ХХ			xxsplti32dx	v3.1			1002	VSX Vector Splat Immediate32 Doubleword Indexed 8RR:D-form
000001 01000 0//// 100000 0010	I	ХХ			xxspltidp	v3.1			1001	VSX Vector Splat Immediate Double-Precision 8RR:D-form
000001 01000 0//// 100000 0011	I	ХХ			xxspltiw	v3.1			1002	VSX Vector Splat Immediate Word 8RR:D-form
100001		ХХХХ			lwzu	P1			55	Load Word and Zero with Update D-form
000001 01000 0//// ///// ///// ///// 100001 00	I	ХХ			xxblendvb	v3.1			971	VSX Vector Blend Variable Byte 8RR:XX4-form
000001 01000 0//// ///// ///// ///// 100001 01	I	ХХ			xxblendvh	v3.1			971	VSX Vector Blend Variable Halfword 8RR:XX4-form
000001 01000 0//// ///// ///// ///// 100001 10	I	ХХ			xxblendvw	v3.1			972	VSX Vector Blend Variable Word 8RR:XX4-form
000001 01000 0//// ///// ///// ///// 100001	I	ХХ			xxblendvd	v3.1			972	VSX Vector Blend Variable Doubleword 8RR:XX4-form
100010		ХХХХ			lbz	P1			52	Load Byte and Zero D-form
000001 100// .//	ı	ХХ			plbz	v3.1			52	Prefixed Load Byte and Zero MLS:D-form
100010		1 1				.04			997	VCV Vestes Deservite Fixes ded ODD:VV4 forms
000001 01000 0/// //// //// //// /// 100010 00	I	ХХ			xxpermx	v3.1			331	VSX Vector Permute Extended 8RR:XX4-form
000001 01000 0//// ///// ///// ////	 	XX XX			xxpermx	v3.1 v3.1 P1			976	VSX Vector Permute Extended 8RR:XX4-form VSX Vector Evaluate 8RR-XX4-form Load Byte and Zero with Update D-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 16 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 100// .// 100100	_	XX			pstw	v3.1			61	Prefixed Store Word MLS:D-form
100101	ı	ХХХХ			stwu	P1			61	Store Word with Update D-form
100110	I	XXXX			stb	P1			59	Store Byte D-form
000001 100// .// 100110	Ι	ХХ			pstb	v3.1			59	Prefixed Store Byte MLS:D-form
100111	1	XXXX			stbu	P1			59	Store Byte with Update D-form
101000 000001 100// .//		XXXX			lhz	P1			53	Load Halfword and Zero D-form
101000	I	ХХ			plhz	v3.1			53	Prefixed Load Halfword and Zero MLS:D-form
101001		XXXX			lhzu	P1			53	Load Halfword and Zero with Update D-form
000001 000// .//	1	ХХ			plwa	v3.1			56	Prefixed Load Word Algebraic 8LS:D-form
101010	ı	ХХХХ			lha	P1			54	Load Halfword Algebraic D-form
000001 000// .// 101010	1	ХХ			plxsd	v3.1			618	Prefixed Load VSX Scalar Doubleword 8LS:D-form
000001 100// .//	1	XX			plha	v3.1			54	Prefixed Load Halfword Algebraic MLS:D-form
101010	T	XXXX			lhau	P1			54	Load Halfword Algebraic with Update D-form
000001 000// .//	1	XX			plxssp	v3.1			623	Prefixed Load VSX Scalar Single-Precision 8LS:D-fo
101011	Ī	XXXX			sth	P1			60	Store Halfword D-form
000001 100// .//		XX			psth	v3.1			60	Prefixed Store Halfword MLS:D-form
101100	_	XXXX			sthu	P1			60	Store Halfword with Update D-form
101110	<u> </u>	X			Imw	P1			70	Load Multiple Word D-form
000001 000// .//	ı	XX			pstxsd	v3.1			646	Prefixed Store VSX Scalar Doubleword 8LS:D-form
101110 1011111	Τ	Х			stmw	P1			70	Store Multiple Word D-form
000001 000// .//	1	XX			pstxssp	v3.1			650	Prefixed Store VSX Scalar Single-Precision 8LS:D-fc
101111 110000	· 	. XXX			Ifs	P1			154	Load Floating-Point Single D-form
000001 100// .//	_	XX			plfs	v3.1			154	Prefixed Load Floating-Point Single MLS:D-form
110000	_									
110001	1	. XXX			lfsu	P1			154	Load Floating-Point Single with Update D-form
11001	I	ХХ			plxv	v3.1			625	Prefixed Load VSX Vector 8LS:D-form
110010		. XXX			lfd	P1			156	Load Floating-Point Double D-form
000001 100// .// 110010	Ι	ХХ			plfd	v3.1			156	Prefixed Load Floating-Point Double MLS:D-form
110011	Ι	. ХХХ			lfdu	P1			156	Load Floating-Point Double with Update D-form
110100	I	. XXX			stfs	P1			159	Store Floating-Point Single D-form
000001 100// .// 110100	1	ХХ			pstfs	v3.1			159	Prefixed Store Floating-Point Single MLS:D-form
110101	I	. XXX			stfsu	P1			159	Store Floating-Point Single with Update D-form
000001 000// .//11011.	Ι	XX			pstxv	v3.1			652	Prefixed Store VSX Vector 8LS:D-form
110110		. XXX			stfd	P1			161	Store Floating-Point Double D-form
000001 100// .// 110110	1	XX	Ī		pstfd	v3.1			161	Prefixed Store Floating-Point Double MLS:D-form
110111	Ι	. XXX			stfdu	P1			161	Store Floating-Point Double with Update D-form
111000	Ι	ХХ			lq	v2.03			65	Load Quadword DQ-form
000001 000// .// 111000	Ι	XX			plq	v3.1			65	Prefixed Load Quadword 8LS:D-form
000001 000// .//		XX			pld		1			

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 17 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	ıonic	on ⁵	₉ əɓe	Mode Dep ⁷		
Instruction ¹	Book	Comp	Linux	Alway	Mnemonic	Version ⁵	Privilege ⁶	Mode	Page	Name
111001 00	ı	Х			lfdp	v2.05			163	Load Floating-Point Double Pair DS-form
111001	I	ХХ			lxsd	v3.0			618	Load VSX Scalar Doubleword DS-form
111001	I	ХХ			lxssp	v3.0			623	Load VSX Scalar Single-Precision DS-form
000001 000// .//. 111010	I	ХХ			plxvp	v3.1			633	Prefixed Load VSX Vector Paired 8LS:D-form
111010 00		ХХ			ld	PPC			57	Load Doubleword DS-form
111010 01		ХХ			ldu	PPC			57	Load Doubleword with Update DS-form
111010 10		ХХ			lwa	PPC			56	Load Word Algebraic DS-form
1110110010 00010.	Τ	Х	DFP		dscli[.]	v2.05			242	DFP Shift Significand Left Immediate Z22-form
1110110011 00010.	I	Х	DFP		dscri[.]	v2.05				DFP Shift Significand Right Immediate Z22-form
111011//0110 00010/	-	Х	DFP		dtstdc	v2.05			217	DFP Test Data Class Z22-form
111011//0111 00010/	-	Х	DFP		dtstdg	v2.05				DFP Test Data Group Z22-form
111011 00000 00010.	-	Х	DFP		dadd[.]	v2.05				DFP Add X-form
111011 00001 00010.	-	Х	DFP		dmul[.]	v2.05				DFP Multiply X-form
111011// 00100 00010/		Х	DFP		dcmpo	v2.05				DFP Compare Ordered X-form
111011// 00101 00010/		Х	DFP		dtstex	v2.05				DFP Test Exponent X-form
111011 //// 01000 00010.		Х	DFP		dctdp[.]	v2.05				DFP Convert To DFP Long X-form
111011 //// 01001 00010.		Х	DFP		dctfix[.]	v2.05				DFP Convert To Fixed X-form
111011 01010 00010.		Х	DFP		ddedpd[.]	v2.05			239	DFP Decode DPD To BCD X-form
111011 //// 01011 00010.		Х	DFP		dxex[.]	v2.05				DFP Extract Biased Exponent X-form
111011 10000 00010.	<u> </u>	Х	DFP		dsub[.]	v2.05				DFP Subtract X-form
111011 10001 00010.	<u> </u>	Х	DFP		ddiv[.]	v2.05				DFP Divide X-form
111011// 10100 00010/	<u> </u>	Х	DFP		dcmpu	v2.05			215	DFP Compare Unordered X-form
111011// 10101 00010/		Х	DFP		dtstsf	v2.05				DFP Test Significance X-form
111011 //// 11000 00010.		Х	DFP		drsp[.]	v2.05			234	DFP Round To DFP Short X-form
111011 //// 11001 00010.		Х	DFP		dcffix[.]	v2.06			235	DFP Convert From Fixed X-form
111011 1/// 11010 00010.	-	Х	DFP		denbcd[.]	v2.05				DFP Encode BCD To DPD X-form
111011 11011 00010.	-	Х	DFP		diex[.]	v2.05				DFP Insert Biased Exponent X-form
111011	-	X	DFP		dqua[.]	v2.05				DFP Quantize Z23-form
111011	+	Х	DFP		drrnd[.]	v2.05				DFP Reround Z23-form DFP Quantize Immediate Z23-form
111011	_	X	DFP DFP		dquai[.]	v2.05				
111011 ////011 00011. 111011 ////111 00011.		Х	DFP		drintx[.] drintn[.]	v2.05				DFP Round To FP Integer With Inexact Z23-form
111011// 10101 00011/		N	DFP		dtstsfi	v2.05 v3.0			220	DFP Round To FP Integer Without Inexact Z23-form DFP Test Significance Immediate X-form
111011// 00000 010/	ı		MMA	MMA	xvi8ger4pp	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate XX3-form
000001 11100 1///// /// 111011// 00000 010/	ı		MMA	MMA	pmxvi8ger4pp	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 00010 010/	ı		MMA	MMA	xvf16ger2pp	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
000001 11100 1////// /// 111011// 00010 010/	I		MMA	MMA	pmxvf16ger2pp	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 00011 010/	I		MMA	MMA	xvf32gerpp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
000001 11100 1//// //// /// 111011// 00011 010/	I		MMA	MMA	pmxvf32gerpp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 00100 010/	1		MMA	MMA	xvi4ger8pp	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate XX3-form
000001 11100 1//// 00100 010/	I		MMA	MMA	pmxvi4ger8pp	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate MMIRR:XX3-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 18 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011// 00101 010/	I		MMA	MMA	xvi16ger2spp	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate XX3-form
000001 11100 1/////// /// 111011// 00101 010/	I		MMA	MMA	pmxvi16ger2spp	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 00110 010/	I		MMA	MMA	xvbf16ger2pp	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate XX3-form
000001 11100 1/////// /// 111011// 00110 010/	I		MMA	MMA	pmxvbf16ger2pp	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 00111 010/	I		MMA	MMA	xvf64gerpp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
000001 11100 1//// //// /// 111011// 00111 010/	I		MMA	MMA	pmxvf64gerpp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 01010 010/	I		MMA	MMA	xvf16ger2np	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate XX3-form
000001 11100 1/////// /// 111011// 01010 010/	I		MMA	MMA	pmxvf16ger2np	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form
111011// 01011 010/	I		MMA	MMA	xvf32gernp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
000001 11100 1//// //// ///	I		MMA	MMA	pmxvf32gernp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
111011// 01110 010/	I		MMA	MMA	xvbf16ger2np	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate XX3-form
000001 11100 1/////// /// 111011// 01110 010/	I		MMA	MMA	pmxvbf16ger2np	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate MMIRR:XX3-form
111011// 01111 010/	I		MMA	MMA	xvf64gernp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
000001 11100 1//// //// /// 111011// 01111 010/	I		MMA	MMA	pmxvf64gernp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
111011// 10010 010/	I		MMA	MMA	xvf16ger2pn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate XX3-form
000001 11100 1/////// /// 111011// 10010 010/	I		MMA	MMA	pmxvf16ger2pn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form
111011// 10011 010/	I		MMA	MMA	xvf32gerpn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
000001 11100 1//// //// /// 111011// 10011 010/	I		MMA	MMA	pmxvf32gerpn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
111011// 10110 010/	I		MMA	MMA	xvbf16ger2pn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate XX3-form
000001 11100 1/////// /// 111011// 10110 010/	I		MMA	MMA	pmxvbf16ger2pn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate MMIRR:XX3-form
111011// 10111 010/	I		MMA	MMA	xvf64gerpn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
000001 11100 1//// //// /// 111011// 10111 010/	I		MMA	MMA	pmxvf64gerpn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 19 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011// 11010 010/	_		MMA	MMA	xvf16ger2nn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate XX3-form
000001 11100 1/////// /// 111011// 11010 010/	I		MMA	MMA	pmxvf16ger2nn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form
111011// 11011 010/	I		MMA	MMA	xvf32gernn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
000001 11100 1//// ///// /// 111011// 11011 010/	-		MMA	MMA	pmxvf32gernn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
111011// 11110 010/	I		MMA	MMA	xvbf16ger2nn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate XX3-form
000001 11100 1/////// /// 111011// 11110 010/	I		MMA	MMA	pmxvbf16ger2nn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate MMIRR:XX3-form
111011// 11111 010/	I		MMA	MMA	xvf64gernn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
000001 11100 1//// ///// /// 111011// 11111 010/	-		MMA	MMA	pmxvf64gernn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
111011// 00000 011/	Ι		MMA	MMA	xvi8ger4	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) XX3-form
000001 11100 1///// /// 111011// 00000 011/	I		MMA	MMA	pmxvi8ger4	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) MMIRR:XX3-form
111011// 00010 011/	-		MMA	MMA	xvf16ger2	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) XX3-form
000001 11100 1/////// /// 111011// 00010 011/	I		MMA	MMA	pmxvf16ger2	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) MMIRR:XX3-form
111011// 00011 011/	I		MMA	MMA	xvf32ger	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) XX3-form
000001 11100 1//// //// /// 111011// 00011 011/	I		MMA	MMA	pmxvf32ger	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
111011// 00100 011/	I		MMA	MMA	xvi4ger8	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) XX3-form
000001 11100 1//// 00100 011/	I		MMA	MMA	pmxvi4ger8	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) MMIRR:XX3-form
111011// 00101 011/	Ι		MMA	MMA	xvi16ger2s	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation XX3-form
000001 11100 1/////// /// 111011// 00101 011/	-		MMA	MMA	pmxvi16ger2s	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation MMIRR:XX3-form
111011// 00110 011/	ı		MMA	MMA	xvbf16ger2	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) XX3-form
000001 11100 1/////// /// 111011// 00110 011/	I		MMA	MMA	pmxvbf16ger2	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) MMIRR:XX3-form
111011// 00111 011/	Ι		MMA	MMA	xvf64ger	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) XX3-form
000001 11100 1//// ///// ///	Ι		MMA	MMA	pmxvf64ger	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
111011// 01001 011/	I		MMA	MMA	xvi16ger2	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) XX3-form
000001 11100 1/////// /// 111011// 01001 011/	I		MMA	MMA	pmxvi16ger2	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) MMIRR:XX3-form
111011// 01100 011/	I		MMA	MMA	xvi8ger4spp	v3.1			898	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate XX3-form
000001 11100 1///// /// 111011// 01100 011/	Ι		MMA	MMA	pmxvi8ger4spp	v3.1			898	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate MMIRR:XX3-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 20 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	nic	5	99	ep ⁷		
Instruction ¹	Book	Compli	Linux C	Always	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011// 01101 011/	ı		MMA	MMA	xvi16ger2pp	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
000001 11100 1/////// /// 111011// 01101 011/	I		MMA	MMA	pmxvi16ger2pp	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
111011 ///// 11010 01110.	Ι	. XXX			fcfids[.]	v2.06			179	Floating Convert with round Signed Doubleword to Single-Precision format X-form
111011 ///// 11110 01110.	I	. XXX			fcfidus[.]	v2.06			180	Floating Convert with round Unsigned Doubleword to Single-Precision format X-form
111011 //// 10010.	-	. XXX			fdivs[.]	PPC			168	Floating Divide Single A-form
111011 //// 10100.		. XXX			fsubs[.]	PPC			167	Floating Subtract Single A-form
111011 //// 10101.	- 1	. XXX			fadds[.]	PPC			167	Floating Add Single A-form
111011 //// //// 10110.	I	. XXX			fsqrts[.]	PPC			169	Floating Square Root Single A-form
111011 //// //// 11000.	I	. XXX			fres[.]	PPC			169	Floating Reciprocal Estimate Single A-form
111011 11001.	- 1	. XXX			fmuls[.]	PPC			168	Floating Multiply Single A-form
111011 //// //// 11010.	- 1	. XXX			frsqrtes[.]	v2.02			170	Floating Reciprocal Square Root Estimate Single A-form
111011 11100.	I	. XXX			fmsubs[.]	PPC			172	Floating Multiply-Subtract Single A-form
111011 11101.	I	. XXX			fmadds[.]	PPC			172	Floating Multiply-Add Single A-form
111011 11110.	-	. XXX			fnmsubs[.]	PPC			173	Floating Negative Multiply-Subtract Single A-form
111011 11111.	I	. XXX			fnmadds[.]	PPC			173	Floating Negative Multiply-Add Single A-form
000001 000// .//	I	ХХ			pstq	v3.1			66	Prefixed Store Quadword 8LS:D-form
111100 00000 000	I	ХХ			xsaddsp	v2.07			672	VSX Scalar Add Single-Precision XX3-form
111100 00001 000	I	ХХ			xssubsp	v2.07			820	VSX Scalar Subtract Single-Precision XX3-form
111100 00010 000	T	ХХ			xsmulsp	v2.07			770	VSX Scalar Multiply Single-Precision XX3-form
111100 00011 000	I	ХХ			xsdivsp	v2.07			729	VSX Scalar Divide Single-Precision XX3-form
111100 00100 000	I	ХХ			xsadddp	v2.06			667	VSX Scalar Add Double-Precision XX3-form
111100 00101 000	T	ХХ			xssubdp	v2.06			816	VSX Scalar Subtract Double-Precision XX3-form
111100 00110 000	I	ХХ			xsmuldp	v2.06			766	VSX Scalar Multiply Double-Precision XX3-form
111100 00111 000	ΙĖ	XX			xsdivdp	v2.06			725	VSX Scalar Divide Double-Precision XX3-form
111100 01000 000	Ė	XX			xvaddsp	v2.06			834	VSX Vector Add Single-Precision XX3-form
111100 01001 000	ΙĖ	XX			xvsubsp	v2.06			961	VSX Vector Subtract Single-Precision XX3-form
111100 01010 000	Ė	XX			xvmulsp	v2.06			928	VSX Vector Multiply Single-Precision XX3-form
111100 01011 000	Ė	XX			xvdivsp	v2.06				VSX Vector Divide Single-Precision XX3-form
111100 01100 000	i	XX			xvadddp	v2.06			830	VSX Vector Add Double-Precision XX3-form
111100 01101 000	i	XX			xvsubdp	v2.06			959	VSX Vector Subtract Double-Precision XX3-form
111100 01110 000	Ė	XX			xvmuldp	v2.06			926	VSX Vector Multiply Double-Precision XX3-form
111100 01111 000	<u> </u>	XX			xvdivdp	v2.06	-		876	VSX Vector Divide Double-Precision XX3-form
111100 10000 000	ı	XX			xsmaxcdp	v3.0			744	VSX Scalar Maximum Type-C Double-Precision XX3-form
111100 10001 000	ı	XX			xsmincdp	v3.0			752	VSX Scalar Minimum Type-C Double-Precision XX3-form
111100 10010 000	ı	XX			xsmaxjdp	v3.0			748	VSX Scalar Maximum Type-J Double-Precision XX3-form
111100 10011 000	I	XX			xsminjdp	v3.0			755	VSX Scalar Minimum Type-J Double-Precision XX3-form
111100 10100 000	П	ХХ			xsmaxdp	v2.06			742	VSX Scalar Maximum Double-Precision XX3-form
111100 10101 000	i	ХХ			xsmindp	v2.06			750	VSX Scalar Minimum Double-Precision XX3-form
111100 10110 000	ı	ХХ			xscpsgndp	v2.06			690	VSX Scalar Copy Sign Double-Precision XX3-form
111100 11000 000	ı	ХХ			xvmaxsp	v2.06			914	VSX Vector Maximum Single-Precision XX3-form
111100 11001 000	i	ХХ			xvminsp	v2.06			918	VSX Vector Minimum Single-Precision XX3-form
111100 11010 000	П	XX			xvcpsgnsp	v2.06			847	VSX Vector Copy Sign Single-Precision XX3-form
111100 11011 000	П	ХХ			xviexpsp	v3.0			905	VSX Vector Insert Exponent Single-Precision XX3-form
111100 11100 000	Ė	XX			xvmaxdp	v2.06			912	VSX Vector Maximum Double-Precision XX3-form
		1	i		- · · · · · · · · · · · · · · · · · · ·		•			

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 21 of 30)

Instruction ¹	- Book	≳ Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page 616	Name VSX Vector Minimum Double-Precision XX3-form
111100 11110 000	<u> </u>	XX			xvcpsgndp	v2.06			847	VSX Vector Copy Sign Double-Precision XX3-form
111100 11111 000	i	ХХ			xviexpdp	v3.0			905	VSX Vector Insert Exponent Double-Precision XX3-form
111100 00000 001	I	ХХ			xsmaddasp	v2.07			736	VSX Scalar Multiply-Add Type-A Single-Precision XX3-form
111100 00001 001	1	ХХ			xsmaddmsp	v2.07			736	VSX Scalar Multiply-Add Type-M Single-Precision XX3-form
111100 00010 001	Ι	ХХ			xsmsubasp	v2.07			760	VSX Scalar Multiply-Subtract Type-A Single-Precision XX3-form
111100 00011 001	1	ХХ			xsmsubmsp	v2.07			760	VSX Scalar Multiply-Subtract Type-M Single-Precision XX3-form
111100 00100 001	I	ХХ			xsmaddadp	v2.06			733	VSX Scalar Multiply-Add Type-A Double-Precision XX3-form
111100 00101 001	I	ХХ			xsmaddmdp	v2.06			733	VSX Scalar Multiply-Add Type-M Double-Precision XX3-form
111100 00110 001	Ι	ХХ			xsmsubadp	v2.06			757	VSX Scalar Multiply-Subtract Type-A Double-Precision XX3-form
111100 00111 001	I	ХХ			xsmsubmdp	v2.06			757	VSX Scalar Multiply-Subtract Type-M Double-Precision XX3-form
111100 01000 001	I	ХХ			xvmaddasp	v2.06			909	VSX Vector Multiply-Add Type-A Single-Precision XX3-form
111100 01001 001	I	ХХ			xvmaddmsp	v2.06			909	VSX Vector Multiply-Add Type-M Single-Precision XX3-form
111100 01010 001	I	ХХ			xvmsubasp	v2.06			923	VSX Vector Multiply-Subtract Type-A Single-Precision XX3-form
111100 01011 001	I	ХХ			xvmsubmsp	v2.06			923	VSX Vector Multiply-Subtract Type-M Single-Precision XX3-form
111100 01100 001	Ι	ХХ			xvmaddadp	v2.06			906	VSX Vector Multiply-Add Type-A Double-Precision XX3-form
111100 01101 001	Ι	ХХ			xvmaddmdp	v2.06			906	VSX Vector Multiply-Add Type-M Double-Precision XX3-form
111100 01110 001	I	ХХ			xvmsubadp	v2.06			920	VSX Vector Multiply-Subtract Type-A Double-Precision XX3-form
111100 01111 001	Ι	ХХ			xvmsubmdp	v2.06			920	VSX Vector Multiply-Subtract Type-M Double-Precision XX3-form
111100 10000 001	I	ХХ			xsnmaddasp	v2.07			779	VSX Scalar Negative Multiply-Add Type-A Single-Precision XX3-form
111100 10001 001	Ι	ХХ			xsnmaddmsp	v2.07			779	VSX Scalar Negative Multiply-Add Type-M Single-Precision XX3-form
111100 10010 001	Ι	ХХ			xsnmsubasp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 10011 001	Ι	ХХ			xsnmsubmsp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 10100 001	Ι	ХХ			xsnmaddadp	v2.06			774	VSX Scalar Negative Multiply-Add Type-A Double-Precision XX3-form
111100 10101 001	I	ХХ			xsnmaddmdp	v2.06			774	VSX Scalar Negative Multiply-Add Type-M Double-Precision XX3-form
111100 10110 001	ı	ХХ			xsnmsubadp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 10111 001	Ι	ХХ			xsnmsubmdp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 11000 001	ı	ХХ			xvnmaddasp	v2.06			936	VSX Vector Negative Multiply-Add Type-A Single-Precision XX3-form
111100 11001 001	I	ХХ			xvnmaddmsp	v2.06			936	VSX Vector Negative Multiply-Add Type-M Single-Precision XX3-form
111100 11010 001	-	ХХ			xvnmsubasp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-A Single-Precision XX3-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 22 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 11011 001	ı	ХХ			xvnmsubmsp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 11100 001	ı	ХХ			xvnmaddadp	v2.06			932	VSX Vector Negative Multiply-Add Type-A Double-Precision XX3-form
111100 11101 001	ı	ХХ			xvnmaddmdp	v2.06			932	VSX Vector Negative Multiply-Add Type-M Double-Precision XX3-form
111100 11110 001	ı	ХХ			xvnmsubadp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 11111 001	ı	ХХ			xvnmsubmdp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 000 010	ı	XX			xxsldwi	v2.06			1000	VSX Vector Shift Left Double by Word Immediate XX3-form
111100 0. 01 010	1	XX			xxpermdi	v2.06			996	VSX Vector Permute Doubleword Immediate XX3-form
111100 00010 010	1	XX			xxmrghw	v2.06			992	VSX Vector Merge High Word XX3-form
111100 00011 010	Ė	XX			xxperm	v3.0			995	VSX Vector Permute XX3-form
111100 00110 010	i	XX			xxmrglw	v2.06			992	VSX Vector Merge Low Word XX3-form
111100 00111 010	<u> </u>	XX			xxpermr	v3.0			995	VSX Vector Permute Right-indexed XX3-form
111100 10000 010	1	XX			xxland	v2.06			988	VSX Vector Fermitie Right-Indexed XX3-101111
111100 10000 010	1	XX			xxlandc	v2.06			988	VSX Vector Logical AND with Complement XX3-form
111100 10010 010		XX			xxlor	v2.06			991	VSX Vector Logical OR XX3-form
111100 10010 010	1	XX			_	v2.06			991	Ŭ
111100 1010 010		XX			xxlxor	v2.06 v2.06			990	VSX Vector Logical XOR XX3-form VSX Vector Logical NOR XX3-form
	-				xxlnor					ů –
111100 10101 010	<u> </u>	XX			xxlorc	v2.07	ļ		990	VSX Vector Logical OR with Complement XX3-form
111100 10110 010	!	XX			xxlnand	v2.07			989	VSX Vector Logical NAND XX3-form
111100 10111 010		ХХ			xxleqv	v2.07			989	VSX Vector Logical Equivalence XX3-form
111100 /// 01010 0100		ХХ			xxspltw	v2.06			1003	VSX Vector Splat Word XX2-form
111100 00 01011 01000.	ı	ХХ			xxspltib	v3.0			1001	VSX Vector Splat Immediate Byte X-form
111100 11111 01011 01000.	-	ХХ			lxvkq	v3.1			628	Load VSX Vector Special Value Quadword X-form
111100 / 01010 0101		ХХ			xxextractuw	v3.0			978	VSX Vector Extract Unsigned Word XX2-form
111100 / 01011 0101	-	ХХ			xxinsertw	v3.0			978	VSX Vector Insert Word XX2-form
1111001000 011	I	ХХ			xvcmpeqsp[.]	v2.06			842	VSX Vector Compare Equal To Single-Precision XX3-form
1111001001 011	I	ХХ			xvcmpgtsp[.]	v2.06			846	VSX Vector Compare Greater Than Single-Precision XX3-form
1111001010 011	ı	ХХ			xvcmpgesp[.]	v2.06			844	VSX Vector Compare Greater Than or Equal To Single-Precision XX3-form
1111001100 011	ı	ХХ			xvcmpeqdp[.]	v2.06			841	VSX Vector Compare Equal To Double-Precision XX3-form
1111001101 011	I	ХХ			xvcmpgtdp[.]	v2.06			845	VSX Vector Compare Greater Than Double-Precision XX3-form
1111001110 011	ı	ХХ			xvcmpgedp[.]	v2.06			843	VSX Vector Compare Greater Than or Equal To Double-Precision XX3-form
111100 00000 011	1	XX			xscmpeqdp	v3.0			678	VSX Scalar Compare Equal Double-Precision XX3-form
111100 00001 011	ı	ХХ			xscmpgtdp	v3.0			682	VSX Scalar Compare Greater Than Double-Precision XX3-form
111100 00010 011	ı	ХХ			xscmpgedp	v3.0			680	VSX Scalar Compare Greater Than or Equal Double-Precision XX3-form
111100// 00100 011/	ı	ХХ			xscmpudp	v2.06			687	VSX Scalar Compare Unordered Double-Precision XX3-form
111100// 00101 011/	ı	ХХ			xscmpodp	v2.06			684	VSX Scalar Compare Ordered Double-Precision XX3-form
111100// 00111 011/	ı	ХХ			xscmpexpdp	v3.0			676	VSX Scalar Compare Exponents Double-Precision XX3-form
111100 ///// 00100 1000.	I	XX			xscvdpuxws	v2.06			701	VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format XX2-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 23 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 ///// 00101 1000	I	ХХ			xscvdpsxws	v2.06			697	VSX Scalar Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 01000 1000	Ι	ХХ			xvcvspuxws	v2.06			868	VSX Vector Convert with round to zero Single-Precision to Unsigned Word format XX2-form
111100 ///// 01001 1000	Ι	ХХ			xvcvspsxws	v2.06			864	VSX Vector Convert with round to zero Single-Precision to Signed Word format XX2-form
111100 ///// 01010 1000	I	ХХ			xvcvuxwsp	v2.06			875	VSX Vector Convert with round Unsigned Word to Single-Precision format XX2-form
111100 ///// 01011 1000	Ι	ХХ			xvcvsxwsp	v2.06			872	VSX Vector Convert with round Signed Word to Single-Precision format XX2-form
111100 ///// 01100 1000	I	XX			xvcvdpuxws	v2.06			856	VSX Vector Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 ///// 01101 1000	Ι	ХХ			xvcvdpsxws	v2.06			852	VSX Vector Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 01110 1000	_	ХХ			xvcvuxwdp	v2.06			875	VSX Vector Convert Unsigned Word to Double-Precision format XX2-form
111100 ///// 01111 1000	I	ХХ			xvcvsxwdp	v2.06			872	VSX Vector Convert Signed Word to Double-Precision format XX2-form
111100 ///// 10010 1000	Ι	ХХ			xscvuxdsp	v2.07			724	VSX Scalar Convert with round Unsigned Doubleword to Single-Precision XX2-form
111100 ///// 10011 1000	I	ХХ			xscvsxdsp	v2.07			721	VSX Scalar Convert with round Signed Doubleword to Single-Precision format XX2-form
111100 ///// 10100 1000	1	XX			xscvdpuxds	v2.06			699	VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 10101 1000	I	XX			xscvdpsxds	v2.06			695	VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 10110 1000	Ι	ХХ			xscvuxddp	v2.06			723	VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 ///// 10111 1000	-	ХХ			xscvsxddp	v2.06			720	VSX Scalar Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 ///// 11000 1000	I	ХХ			xvcvspuxds	v2.06			866	VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format XX2-form
111100 ///// 11001 1000	I	ХХ			xvcvspsxds	v2.06			862	VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format XX2-form
111100 ///// 11010 1000	I	ХХ			xvcvuxdsp	v2.06			874	VSX Vector Convert with round Unsigned Doubleword to Single-Precision format XX2-form
111100 ///// 11011 1000	I	ХХ			xvcvsxdsp	v2.06			871	VSX Vector Convert with round Signed Doubleword to Single-Precision format XX2-form
111100 ///// 11100 1000	I	ХХ			xvcvdpuxds	v2.06			854	VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 11101 1000	ı	XX			xvcvdpsxds	v2.06			850	VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 11110 1000	I	ХХ			xvcvuxddp	v2.06			873	VSX Vector Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 ///// 11111 1000	ı	ХХ			xvcvsxddp	v2.06			870	VSX Vector Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 ///// 00100 1001	I	ХХ			xsrdpi	v2.06			794	VSX Scalar Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 00101 1001	I	ХХ			xsrdpiz	v2.06			798	VSX Scalar Round to Double-Precision Integer using round toward Zero XX2-form
111100 ///// 00110 1001	I	ХХ			xsrdpip	v2.06			797	VSX Scalar Round to Double-Precision Integer using round toward +Infinity XX2-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 24 of 30)

	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	- B	XX		⋖	xsrdpim	v2.06	а.	2	796	Name VSX Scalar Round to Double-Precision Integer using
111100 //// 01000 1001		XX			xvrspi	v2.06			951	round toward -Infinity XX2-form VSX Vector Round to Single-Precision Integer using
					'					round to Nearest Away XX2-form VSX Vector Round to Single-Precision Integer using
111100 //// 01001 1001	ı	XX			xvrspiz	v2.06			954	round toward Zero XX2-form VSX Vector Round to Single-Precision Integer using
111100 ///// 01010 1001	ı	XX			xvrspip	v2.06			954	round toward +Infinity XX2-form
111100 ///// 01011 1001	I	ХХ			xvrspim	v2.06			953	VSX Vector Round to Single-Precision Integer using round toward -Infinity XX2-form
111100 ///// 01100 1001	I	ХХ			xvrdpi	v2.06			945	VSX Vector Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 01101 1001	I	ХХ			xvrdpiz	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward Zero XX2-form
111100 //// 01110 1001	I	XX			xvrdpip	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward +Infinity XX2-form
111100 ///// 01111 1001	ı	XX			xvrdpim	v2.06			947	VSX Vector Round to Double-Precision Integer using round toward -Infinity XX2-form
111100 //// 10000 1001	ı	XX			xscvdpsp	v2.06			693	VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form
111100 //// 10001 1001	ı	XX			xsrsp	v2.07			806	VSX Scalar Round to Single-Precision XX2-form
111100 //// 10100 1001	I	ХХ			xscvspdp	v2.06			717	VSX Scalar Convert Single-Precision to Double-Precision format XX2-form
111100 //// 10101 1001	Ι	ХХ			xsabsdp	v2.06			666	VSX Scalar Absolute Double-Precision XX2-form
111100 //// 10110 1001	1	ХХ			xsnabsdp	v2.06			772	VSX Scalar Negative Absolute Double-Precision XX2-form
111100 //// 10111 1001	Ι	ХХ			xsnegdp	v2.06			773	VSX Scalar Negate Double-Precision XX2-form
111100 //// 11000 1001	1	ХХ			xvcvdpsp	v2.06			849	VSX Vector Convert with round Double-Precision to Single-Precision format XX2-form
111100 //// 11001 1001	ı	ХХ			xvabssp	v2.06			829	VSX Vector Absolute Value Single-Precision XX2-form
111100 //// 11010 1001	1	ХХ			xvnabssp	v2.06			930	VSX Vector Negative Absolute Single-Precision
111100 //// 11011 1001	1	XX			xvnegsp	v2.06			931	XX2-form VSX Vector Negate Single-Precision XX2-form
111100 //// 11100 1001	ı	ХХ			xvcvspdp	v2.06			860	VSX Vector Convert Single-Precision to
111100 ///// 11101 1001		XX			xvabsdp	v2.06			829	Double-Precision format XX2-form VSX Vector Absolute Value Double-Precision XX2-form
111100 //// 11110 1001	i	ХХ			xvnabsdp	v2.06			930	VSX Vector Negative Absolute Double-Precision
111100 ///// 11111 1001		ХХ			xvnegdp	v2.06			931	VSX Vector Negate Double-Precision XX2-form
111100// 00111 101/	i	XX			xstdivdp	v2.06			822	VSX Scalar Test for software Divide Double-Precision
111100// 01011 101/	· 	XX			xvtdivsp	v2.06			964	XX3-form VSX Vector Test for software Divide Single-Precision
111100// 01111 101/	1	XX			xvtdivdp	v2.06			963	XX3-form VSX Vector Test for software Divide Double-Precision
111100 1101. 101	<u>'</u>	XX			xvtstdcsp	v3.0			967	XX3-form VSX Vector Test Data Class Single-Precision XX2-form
111100 1111. 101	Ť	XX			xvtstdcdp	v3.0			966	VSX Vector Test Data Class Double-Precision XX2-form
111100 ///// 00000 1010	I	XX			xsrsqrtesp	v2.07			808	VSX Scalar Reciprocal Square Root Estimate Single-Precision XX2-form
111100 ///// 00001 1010	I	XX			xsresp	v2.07			800	VSX Scalar Reciprocal Estimate Single-Precision XX2-form
111100 ///// 00100 1010	I	XX			xsrsqrtedp	v2.06			807	VSX Scalar Reciprocal Square Root Estimate Double-Precision XX2-form
111100 ///// 00101 1010	ı	XX			xsredp	v2.06			799	VSX Scalar Reciprocal Estimate Double-Precision XX2-form
111100// ///// 00110 1010./	ı	XX			xstsqrtdp	v2.06			823	VSX Scalar Test for software Square Root Double-Precision XX2-form
L	I	<u> </u>		.	i .	l	l	l		,

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 25 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 ///// 01000 1010	I	ХХ			xvrsqrtesp	v2.06			956	VSX Vector Reciprocal Square Root Estimate Single-Precision XX2-form
111100 ///// 01001 1010	I	ХХ			xvresp	v2.06			950	VSX Vector Reciprocal Estimate Single-Precision XX2-form
111100// //// 01010 1010./	ı	ХХ			xvtsqrtsp	v2.06			965	VSX Vector Test for software Square Root Single-Precision XX2-form
111100 ///// 01100 1010	ı	ХХ			xvrsqrtedp	v2.06			955	VSX Vector Reciprocal Square Root Estimate Double-Precision XX2-form
111100 //// 01101 1010	ı	ХХ			xvredp	v2.06			949	VSX Vector Reciprocal Estimate Double-Precision XX2-form
111100// //// 01110 1010./	I	ХХ			xvtsqrtdp	v2.06			965	VSX Vector Test for software Square Root Double-Precision XX2-form
111100 10010 1010./	ı	ХХ			xststdcsp	v3.0			826	VSX Scalar Test Data Class Single-Precision XX2-form
111100 10110 1010./	Ι	ХХ			xststdcdp	v3.0			824	VSX Scalar Test Data Class Double-Precision XX2-form
111100 11100 10100.	I	ХХ			xxgenpcvbm	v3.1			979	VSX Vector Generate PCV from Byte Mask X-form
111100 11101 10100.	I	ХХ			xxgenpcvwm	v3.1			983	VSX Vector Generate PCV from Word Mask X-form
111100 11100 10101.	-	ХХ			xxgenpcvhm	v3.1			981	VSX Vector Generate PCV from Halfword Mask X-form
111100 11101 10101.	I	ХХ			xxgenpcvdm	v3.1			985	VSX Vector Generate PCV from Doubleword Mask X-form
111100 //// 00000 1011	ı	ХХ			xssqrtsp	v2.07			814	VSX Scalar Square Root Single-Precision XX2-form
111100 //// 00100 1011	1	ХХ			xssqrtdp	v2.06			810	VSX Scalar Square Root Double-Precision XX2-form
111100 //// 00110 1011	ı	ХХ			xsrdpic	v2.06			795	VSX Scalar Round to Double-Precision Integer exact using Current rounding mode XX2-form
111100 ///// 01000 1011	ı	ХХ			xvsqrtsp	v2.06			958	VSX Vector Square Root Single-Precision XX2-form
111100 ///// 01010 1011	I	ХХ			xvrspic	v2.06			952	VSX Vector Round to Single-Precision Integer Exact using Current rounding mode XX2-form
111100 ///// 01100 1011	I	ХХ			xvsqrtdp	v2.06			957	VSX Vector Square Root Double-Precision XX2-form
111100 ///// 01110 1011	I	ХХ			xvrdpic	v2.06			946	VSX Vector Round to Double-Precision Integer Exact using Current rounding mode XX2-form
111100 ///// 10000 1011	ı	ХХ			xscvdpspn	v2.07			694	VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form
111100 //// 10100 1011	I	ХХ			xscvspdpn	v2.07			718	VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling XX2-form
111100 00000 10101 1011./	ı	ХХ			xsxexpdp	v3.0			827	VSX Scalar Extract Exponent Double-Precision XX2-form
111100 00001 10101 1011./	I	ХХ			xsxsigdp	v3.0			828	VSX Scalar Extract Significand Double-Precision XX2-form
111100 10000 10101 1011	I	ХХ			xscvhpdp	v3.0			703	VSX Scalar Convert Half-Precision to Double-Precision format XX2-form
111100 10001 10101 1011	I	ХХ			xscvdphp	v3.0			691	VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form
111100 00000 11101 1011	I	ХХ			xvxexpdp	v3.0			969	VSX Vector Extract Exponent Double-Precision XX2-form
111100 00001 11101 1011	I	ХХ			xvxsigdp	v3.0			970	VSX Vector Extract Significand Double-Precision XX2-form
111100// 00010 11101 1011./	Ī	ХХ			xvtlsbb	v3.1			968	VSX Vector Test Least-Significant Bit by Byte XX2-form
111100 00111 11101 1011	I	ХХ			xxbrh	v3.0			974	VSX Vector Byte-Reverse Halfword XX2-form
111100 01000 11101 1011	l	ХХ			xvxexpsp	v3.0			969	VSX Vector Extract Exponent Single-Precision XX2-form
111100 01001 11101 1011	I	ХХ			xvxsigsp	v3.0			970	VSX Vector Extract Significand Single-Precision XX2-form
111100 01111 11101 1011	Π	ХХ			xxbrw	v3.0			976	VSX Vector Byte-Reverse Word XX2-form
111100 10000 11101 1011	I	ХХ			xvcvbf16sp	v3.1			848	VSX Vector Convert bfloat16 to Single-Precision format Non-signaling XX2-form
111100 10001 11101 1011	I	ХХ			xvcvspbf16	v3.1			859	VSX Vector Convert with round Single-Precision to bfloat16 format XX2-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 26 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 10111 11101 1011	ı	ХХ			xxbrd	v3.0			973	VSX Vector Byte-Reverse Doubleword XX2-form
111100 11000 11101 1011	I	ХХ			xvcvhpsp	v3.0			858	VSX Vector Convert Half-Precision to Single-Precision format XX2-form
111100 11001 11101 1011	I	ХХ			xvcvsphp	v3.0			861	VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form
111100 11111 11101 1011		ХХ			xxbrq	v3.0			975	VSX Vector Byte-Reverse Quadword XX2-form
111100 11100 10110.	I	ХХ			xsiexpdp	v3.0			731	VSX Scalar Insert Exponent Double-Precision X-form
111100 11		ХХ			xxsel	v2.06			998	VSX Vector Select XX4-form
000001 000// .// 111101	-	ХХ			pstd	v3.1			62	Prefixed Store Doubleword 8LS:D-form
111101 00		. XXX			stfdp	v2.05			164	Store Floating-Point Double Pair DS-form
111101 10	I	ХХ			stxsd	v3.0			646	Store VSX Scalar Doubleword DS-form
111101 11	-	ХХ			stxssp	v3.0			650	Store VSX Scalar Single DS-form
111101001		ХХ			lxv	v3.0			625	Load VSX Vector DQ-form
111101 101	-	ХХ			stxv	v3.0			652	Store VSX Vector DQ-form
000001 000// .// 111110	Ι	XX			pstxvp	v3.1			662	Prefixed Store VSX Vector Paired 8LS:D-form
111110 00		ХХ			std	PPC			62	Store Doubleword DS-form
111110 01		ХХ			stdu	PPC			62	Store Doubleword with Update DS-form
111110 10	- 1	Х			stq	v2.03			66	Store Quadword DS-form
111111// 00000 00000/	I	. ХХХ			fcmpu	P1			183	Floating Compare Unordered X-form
111111 // 00001 00000/	-	. ХХХ			fcmpo	P1			183	Floating Compare Ordered X-form
111111//// //// 00010 00000/		. XXX			mcrfs	P1			188	Move to Condition Register from FPSCR X-form
111111// 00100 00000/		. XXX			ftdiv	v2.06			170	Floating Test for software Divide X-form
111111// //// 00101 00000/		. XXX	DED		ftsqrt	v2.06			171	Floating Test for software Square Root X-form
1111110010 00010.	-	Х	DFP		dscliq[.]	v2.05			242	DFP Shift Significand Left Immediate Quad Z22-form
1111110011 00010. 111111//0110 00010/		X	DFP DFP		dscriq[.] dtstdcq	v2.05 v2.05			242	DFP Shift Significand Right Immediate Quad Z22-ford DFP Test Data Class Quad Z22-form
			DFP		<u> </u>	v2.05 v2.05			217 217	DFP Test Data Group Quad Z22-form
111111//0111 00010/ 111111 00000 00010.	-	X	DFP		dtstdgq daddq[,]	v2.05 v2.05				DFP Add Quad X-form
111111 00001 00010.	1	Х	DFP		dmulq[.]	v2.05				DFP Multiply Quad X-form
111111// 00100 00010/	_	Х	DFP		dcmpoq	v2.05			216	DFP Compare Ordered Quad X-form
111111// 00101 00010/		Х	DFP		dtstexq	v2.05			-	
111111 ///// 01000 00010.	÷	Х	DFP		dctqpq[.]	v2.05				DFP Convert To DFP Extended X-form
111111 //// 01000 00010.	Ť	Х	DFP		dctfixq[.]	v2.05	1		237	DFP Convert To Fixed Quad X-form
111111 01010 00010.	i	Х	DFP		ddedpdq[.]	v2.05				DFP Decode DPD To BCD Quad X-form
111111 //// 01011 00010.	Ī	Х	DFP		dxexq[.]	v2.05				DFP Extract Biased Exponent Quad X-form
111111 10000 00010.	T	Х	DFP		dsubq[.]	v2.05				DFP Subtract Quad X-form
111111 10001 00010.	Ι	Х	DFP		ddivq[.]	v2.05				DFP Divide Quad X-form
111111 // 10100 00010/	Ι	Х	DFP		dcmpuq	v2.05				DFP Compare Unordered Quad X-form
111111// 10101 00010/	T	Х	DFP		dtstsfq	v2.05			219	DFP Test Significance Quad X-form
111111 ///// 11000 00010.		Х	DFP		drdpq[.]	v2.05				DFP Round To DFP Long X-form
111111 //// 11001 00010.		Х	DFP		dcffixq[.]	v2.05				DFP Convert From Fixed Quad X-form
111111 //// 11010 00010.		Х	DFP		denbcdq[.]	v2.05				DFP Encode BCD To DPD Quad X-form
111111 11011 00010.	Ī	Х	DFP		diexq[.]	v2.05				DFP Insert Biased Exponent Quad X-form
111111 00000 11111 00010/	-	Х	DFP		dcffixqq	v3.1				DFP Convert From Fixed Quadword Quad X-form
111111 00001 11111 00010/		Х	DFP		dctfixqq	v3.1			237	DFP Convert To Fixed Quadword Quad X-form
111111	-	Х	DFP		dquaq[.]	v2.05			223	DFP Quantize Quad Z23-form
111111001 00011.		Х	DFP		drrndq[.]	v2.05	<u> </u>		225	DFP Reround Quad Z23-form
111111		Х	DFP		dquaiq[.]	v2.05	<u> </u>		221	DFP Quantize Immediate Quad Z23-form
111111 ////	-	Х	DFP	ļ	drintxq[.]	v2.05			228	DFP Round To FP Integer With Inexact Quad Z23-fo DFP Round To FP Integer Without Inexact Quad

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 27 of 30)

11	Instruction ¹	- Book	Compliancy Subsets ²	뭐 Linux Optional Category ³	Always Optional Category ⁴	Mnemonic dtstsfig	⊛ Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name DFP Test Significance Immediate Quad X-form
-											VSX Scalar Add Quad-Precision [using round to Odd]
	1111 00000 00100.	ı	Х	BFP128		xsaddqp[o]	v3.0			674	X-form VSX Scalar Multiply Quad-Precision [using round to
11	1111 00001 00100.	Ι	Х	BFP128		xsmulqp[o]	v3.0			768	Odd] X-form
	1111 00010 00100/	ı	ХХ			xscmpeqqp	v3.1			679	VSX Scalar Compare Equal Quad-Precision X-form
11	1111 00011 00100/		Х	BFP128		xscpsgnqp	v3.0			690	VSX Scalar Copy Sign Quad-Precision X-form
	1111// 00100 00100/	ı	Х	BFP128		xscmpoqp	v3.0			686	VSX Scalar Compare Ordered Quad-Precision X-form
11	1111// 00101 00100/	ı	Х	BFP128		xscmpexpqp	v3.0			677	VSX Scalar Compare Exponents Quad-Precision X-form
11	1111 00110 00100/	-	ХХ			xscmpgeqp	v3.1			681	VSX Scalar Compare Greater Than or Equal Quad-Precision X-form
11	1111 00111 00100/	-	ХХ			xscmpgtqp	v3.1			683	VSX Scalar Compare Greater Than Quad-Precision X-form
11	1111 01100 00100.	_	Х	BFP128		xsmaddqp[o]	v3.0			739	VSX Scalar Multiply-Add Quad-Precision [using round to Odd] X-form
11	1111 01101 00100.	Ι	Х	BFP128		xsmsubqp[o]	v3.0			763	VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd] X-form
11	1111 01110 00100.	I	Х	BFP128		xsnmaddqp[o]	v3.0			782	VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd] X-form
11	1111 01111 00100.	I	Х	BFP128		xsnmsubqp[o]	v3.0			791	VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd] X-form
11	1111 10000 00100.	I	Х	BFP128		xssubqp[o]	v3.0			818	VSX Scalar Subtract Quad-Precision [using round to Odd] X-form
11	1111 10001 00100.	I	Х	BFP128		xsdivqp[o]	v3.0			727	VSX Scalar Divide Quad-Precision [using round to Odd] X-form
11	1111// 10100 00100/	-	Х	BFP128		xscmpuqp	v3.0			689	VSX Scalar Compare Unordered Quad-Precision X-form
11	1111 10101 00100/		ХХ			xsmaxcqp	v3.1			746	VSX Scalar Maximum Type-C Quad-Precision X-form
11	1111 10110 00100/		Х	BFP128		xststdcqp	v3.0			825	VSX Scalar Test Data Class Quad-Precision X-form
	1111 10111 00100/		ХХ			xsmincqp	v3.1			754	VSX Scalar Minimum Type-C Quad-Precision X-form
	1111 00000 11001 00100/		Х	BFP128		xsabsqp	v3.0			666	VSX Scalar Absolute Quad-Precision X-form
11	1111 00010 11001 00100/	- 1	Х	BFP128		xsxexpqp	v3.0			827	VSX Scalar Extract Exponent Quad-Precision X-form
	1111 01000 11001 00100/	- 1	Х	BFP128		xsnabsqp	v3.0			772	VSX Scalar Negative Absolute Quad-Precision X-form
	1111 10000 11001 00100/	ı	Х	BFP128		xsnegqp	v3.0			773	VSX Scalar Negate Quad-Precision X-form
11	1111 10010 11001 00100/	-	Х	BFP128		xsxsigqp	v3.0			828	VSX Scalar Extract Significand Quad-Precision X-form
11	1111 11011 11001 00100.	I	Х	BFP128		xssqrtqp[o]	v3.0			812	VSX Scalar Square Root Quad-Precision [using round to Odd] X-form
11	1111 00000 11010 00100/	I	ХХ			xscvqpuqz	v3.1			713	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword X-form
11	1111 00001 11010 00100/	-	Х	BFP128		xscvqpuwz	v3.0			715	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format X-form
11	1111 00010 11010 00100/	_	Х	BFP128		xscvudqp	v3.0			722	VSX Scalar Convert Unsigned Doubleword to Quad-Precision format X-form
11	1111 00011 11010 00100/	I	ХХ			xscvuqqp	v3.1			723	VSX Scalar Convert with round Unsigned Quadword to Quad-Precision X-form
11	1111 01000 11010 00100/		ХХ			xscvqpsqz	v3.1			707	VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword X-form
11	1111 01001 11010 00100/	I	Х	BFP128		xscvqpswz	v3.0			709	VSX Scalar Convert with round to zero Quad-Precision to Signed Word format X-form
11	1111 01010 11010 00100/	I	Х	BFP128		xscvsdqp	v3.0			722	VSX Scalar Convert Signed Doubleword to Quad-Precision format X-form
11	1111 01011 11010 00100/	I	ХХ			xscvsqqp	v3.1			719	VSX Scalar Convert with round Signed Quadword to Quad-Precision X-form
11	1111 10001 11010 00100/	I	Х	BFP128		xscvqpudz	v3.0			711	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format X-form
11	1111 10100 11010 00100.	I	Х	BFP128		xscvqpdp[o]	v3.0			704	VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] X-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 28 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name VSX Scalar Convert Double-Precision to
111111 10110 11010 00100/	I	Х	BFP128		xscvdpqp	v3.0			692	Quad-Precision format X-form
111111 11001 11010 00100/	I	Х	BFP128		xscvqpsdz	v3.0			705	VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format X-form
111111 11011 00100/	ı	Х	BFP128		xsiexpqp	v3.0			732	VSX Scalar Insert Exponent Quad-Precision X-form
111111 ////000 00101.	I	Х	BFP128		xsrqpi[x]	v3.0			802	VSX Scalar Round to Quad-Precision Integer [with Inexact] Z23-form
111111 ////001 00101/	I	Х	BFP128		xsrqpxp	v3.0			804	VSX Scalar Round Quad-Precision to Double-Extended Precision Z23-form
111111 ///// //// 00001 00110.	I	. XXX			mtfsb1[.]	P1			189	Move To FPSCR Bit 1 X-form
111111 //// //// 00010 00110.		. ХХХ			mtfsb0[.]	P1			189	Move To FPSCR Bit 0 X-form
111111 // //// 00100 00110.	<u> </u>	. XXX			mtfsfi[.]	P1			188	Move To FPSCR Field Immediate X-form
111111 11010 00110/	<u> </u>	. XXX			fmrgow	v2.07			166	Floating Merge Odd Word X-form
111111 11110 00110/	L.	. XXX			fmrgew	v2.07			166	Floating Merge Even Word X-form
111111 00000 //// 10010 00111.	<u> </u>	. XXX			mffs[.]	P1			186	Move From FPSCR X-form
111111 00001 //// 10010 00111/	<u> </u>	. XXX			mffsce	v3.0B			186	Move From FPSCR & Clear Enables X-form
111111 10100 10010 00111/		. ХХХ			mffscdrn	v3.0B			186	Move From FPSCR Control & Set DRN X-form
111111 10101 // 10010 00111/	I	. XXX			mffscdrni	v3.0B			187	Move From FPSCR Control & Set DRN Immediate X-form
111111 10110 10010 00111/		. XXX			mffscrn	v3.0B			187	Move From FPSCR Control & Set RN X-form
111111 10111 /// 10010 00111/	- 1	. XXX			mffscrni	v3.0B			187	Move From FPSCR Control & Set RN Immediate X-form
111111 11000 //// 10010 00111/	- 1	. XXX			mffsl	v3.0B			187	Move From FPSCR Lightweight X-form
111111 10110 00111.	-	. XXX			mtfsf[.]	P1			188	Move To FPSCR Fields XFL-form
111111 00000 01000.	-	. XXX			fcpsgn[.]	v2.05			165	Floating Copy Sign X-form
111111 ///// 00001 01000.	-	. XXX			fneg[.]	P1			165	Floating Negate X-form
111111 //// 00010 01000.	-	. XXX			fmr[.]	P1			165	Floating Move Register X-form
111111 ///// 00100 01000.	-	. XXX			fnabs[.]	P1			165	Floating Negative Absolute Value X-form
111111 //// 01000 01000.	-	. XXX			fabs[.]	P1			165	Floating Absolute Value X-form
111111 //// 01100 01000.	I	. XXX			frin[.]	v2.02			182	Floating Round to Integer Nearest X-form
111111 //// 01101 01000.	-	. XXX			friz[.]	v2.02			182	Floating Round to Integer Toward Zero X-form
111111 //// 01110 01000.	I	. ХХХ			frip[.]	v2.02			182	Floating Round to Integer Plus X-form
111111 //// 01111 01000.		. XXX			frim[.]	v2.02			182	Floating Round to Integer Minus X-form
111111 //// 00000 01100.		. XXX			frsp[.]	P1			174	Floating Round to Single-Precision X-form
111111 ///// 00000 01110.	I	. XXX			fctiw[.]	P2			176	Floating Convert with round Double-Precision To Signed Word format X-form
111111 ///// 00100 01110.	l -	. XXX			fctiwu[.]	v2.06		L	177	Floating Convert with round Double-Precision To Unsigned Word format X-form
111111 ///// 11001 01110.	I	. XXX			fctid[.]	PPC			174	Floating Convert with round Double-Precision To Signed Doubleword format X-form
111111 ///// 11010 01110.	ı	. XXX			fcfid[.]	PPC			178	Floating Convert with round Signed Doubleword to Double-Precision format X-form
111111 ///// 11101 01110.	I	. XXX			fctidu[.]	v2.06			175	Floating Convert with round Double-Precision To Unsigned Doubleword format X-form
111111 ///// 11110 01110.	ı	. XXX			fcfidu[.]	v2.06			179	Floating Convert with round Unsigned Doubleword to Double-Precision format X-form
111111 ///// 00000 01111.	ı	. XXX			fctiwz[.]	P2			177	Floating Convert with truncate Double-Precision To Signed Word fomat X-form
111111 ///// 00100 01111.	ı	. XXX			fctiwuz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Word format X-form
111111 ///// 11001 01111.	I	. XXX			fctidz[.]	PPC			175	Floating Convert with truncate Double-Precision To Signed Doubleword format X-form
111111 ///// 11101 01111.	I	. XXX			fctiduz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Doubleword format X-form
111111 //// 10010.	I	. XXX			fdiv[.]	P1			168	Floating Divide A-form
111111 //// 10100.		. XXX			fsub[.]	P1			167	Floating Subtract A-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 29 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 //// 10101.	_	. ХХХ			fadd[.]	P1			167	Floating Add A-form
111111 ///// ///// 10110.	-	. ХХХ			fsqrt[.]	P2			169	Floating Square Root A-form
111111 10111.		. ХХХ			fsel[.]	PPC			184	Floating Select A-form
111111 ///// ///// 11000.		. XXX			fre[.]	v2.02			169	Floating Reciprocal Estimate A-form
111111 11001.		. ХХХ			fmul[.]	P1			168	Floating Multiply A-form
111111 //// //// 11010.	_	. XXX			frsqrte[.]	PPC			170	Floating Reciprocal Square Root Estimate A-form
111111 11100.	_	. XXX			fmsub[.]	P1			172	Floating Multiply-Subtract A-form
111111 11101.	Ī	. XXX			fmadd[.]	P1			172	Floating Multiply-Add A-form
111111 11110.	Ī	. XXX			fnmsub[.]	P1			173	Floating Negative Multiply-Subtract A-form
111111 11111.	I	. XXX			fnmadd[.]	P1			173	Floating Negative Multiply-Add A-form
000001 11000 000// ///// ///// ///// /////	I	ХХ			pnop	v3.1			133	Prefixed Nop MRR:*-form

Figure 95. Power ISA AS Instruction Set Sorted by Opcode (Sheet 30 of 30)

1. Instruction

- Instruction bit that corresponds to a reserved field, must have a value of 0, otherwise invalid form.
- Instruction bit that corresponds to an operand bit, may have a value of either 0 or 1.
- Instruction bit that corresponds to an opcode bit having a value 0.
- Instruction bit that corresponds to an opcode bit having a value 1.

2. OpenPOWER Compliancy Subsets

- Instruction included in the Scalar Fixed-Point Compliancy subset Instruction included in the Scalar Fixed-Point + Floating-Point Compliancy subset. Instruction included in the Linux Compliancy subset. Instruction included in the AIX Compliancy subset.

3. Linux Optional Category

AMO	Instruction part of Atomic Memory Operations category.
BFP128	Instruction part of Quad-Precision Floating-Point category.
BHRB	Instruction part of Branch History Rolling Buffer category.
DFP	Instruction part of Decimal Floating-Point category.
EBB	Instruction part of Event-Based Branch category.
MMA	Instruction part of Matrix-Multiplication Assist category.

4. Always Optional Category

MMA Instruction part of Matrix-Multiplication Assist category.

5. Version

P1	Instruction introduced in POWER Architecture.
P2	Instruction introduced in POWER2 Architecture.
PPC	Instruction introduced in PowerPC Architecture prior to v2.00.
v2.00	Instruction introduced in PowerPC Architecture Version 2.00.
v2.01	Instruction introduced in PowerPC Architecture Version 2.01.
v2.02	Instruction introduced in PowerPC Architecture Version 2.02.
v2.03	Instruction introduced in Power ISA Version 2.03.
v2.04	Instruction introduced in Power ISA Version 2.04.
v2.05	Instruction introduced in Power ISA Version 2.05.
v2.06	Instruction introduced in Power ISA Version 2.06.
v2.07	Instruction introduced in Power ISA Version 2.07.
v3.0	Instruction introduced in Power ISA Version 3.0.
v3.0B	Instruction introduced in Power ISA Version 3.0B.
v3.0C	Instruction introduced in Power ISA Version 3.0C.
v3.1	Instruction introduced in Power ISA Version 3.1.

6. Privilege

Denotes an instruction that is treated as privileged.

0 Denotes an instruction that is treated as privileged or nonprivileged (or hypervisor-privileged for mtspr), depending on the

SPR or PMR number.

HV

Denotes an instruction that is illegal in privileged state.

Denotes an instruction that can be executed only in hypervisor state.

Denotes an instruction that can be executed only in ultravisor state.

7. Mode Dependency.

Except as described below and in Section 1.10.3, "Effective Address Calculation", in Book I, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

CT If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode.

The setting of status registers (such as XER and CR0) is mode-dependent.

SR SF=1 The instruction can be executed only in 64-bit mode.

Appendix F. Power ISA Instruction Set Sorted by Version

This appendix lists all the instructions in the Power ISA, sorted in reverse order by ISA version, then by mnemonic.

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 10111 10010.					hashchk	v3.1B			121	Hash Check X-form
011111 10101 10010.	\equiv				hashchkp	v3.1B	Р		1175	Hash Check Privileged X-form
011111 10110 10010.	_				hashst	v3.1B			121	Hash Store X-form
011111 10100 10010.	Ш				hashstp	v3.1B	Р		1175	Hash Store Privileged X-form
011111 ///// 00101 11011/	-	ХХ			brd	v3.1			119	Byte-Reverse Doubleword X-form
011111 ///// 00110 11011/	-	XXXX			brh	v3.1			119	Byte-Reverse Halfword X-form
011111 //// 00100 11011/	-	XXXX			brw	v3.1			119	Byte-Reverse Word X-form
011111 00110 11100/	-	ХХ			cfuged	v3.1			106	Centrifuge Doubleword X-form
011111 00001 11011/	-	XX			cntlzdm	v3.1			105	Count Leading Zeros Doubleword under bit Mask X-form
011111 10001 11011/	_	ХХ			cnttzdm	v3.1			105	Count Trailing Zeros Doubleword under bit Mask X-form
111111 00000 11111 00010/	_	Х	DFP		dcffixqq	v3.1			236	DFP Convert From Fixed Quadword Quad X-form
111111 00001 11111 00010/	_	Х	DFP		dctfixqq	v3.1			237	DFP Convert To Fixed Quadword Quad X-form
111100 11111 01011 01000.	_	ХХ			lxvkq	v3.1			628	Load VSX Vector Special Value Quadword X-form
0001100000	ı	ХХ			lxvp	v3.1			633	Load VSX Vector Paired DQ-form
011111 01010 01101/	_	ХХ			lxvpx	v3.1			634	Load VSX Vector Paired Indexed X-form
011111 00000 01101.	_	ХХ			lxvrbx	v3.1			635	Load VSX Vector Rightmost Byte Indexed X-form
011111 00011 01101.	Ι	XX			lxvrdx	v3.1			636	Load VSX Vector Rightmost Doubleword Indexed X-form
011111 00001 01101.	-	ХХ			lxvrhx	v3.1			637	Load VSX Vector Rightmost Halfword Indexed X-form
011111 00010 01101.	Τ	ХХ			lxvrwx	v3.1			638	Load VSX Vector Rightmost Word Indexed X-form
000100 10000 11001 000010	_	ХХ			mtvsrbm	v3.1			468	Move to VSR Byte Mask VX-form
000100 01010.	ı	ХХ			mtvsrbmi	v3.1			470	Move To VSR Byte Mask Immediate DX-form
000100 10011 11001 000010	ı	ХХ			mtvsrdm	v3.1			469	Move to VSR Doubleword Mask VX-form
000100 10001 11001 000010	_	ХХ			mtvsrhm	v3.1			468	Move to VSR Halfword Mask VX-form
000100 10100 11001 000010	Ī	XX			mtvsrqm	v3.1			470	Move to VSR Quadword Mask VX-form
000100 10010 11001 000010	Ī	XX			mtvsrwm	v3.1			469	Move to VSR Word Mask VX-form
000001 100// .//	I	XX			paddi	v3.1			76	Prefixed Add Immediate MLS:D-form
	Ī	XX			pdepd	v3.1			106	Parallel Bits Deposit Doubleword X-form
011111 00101 11100/	Ι	XX			pextd	v3.1			106	Parallel Bits Extract Doubleword X-form
000001 100// .//	Ι	XX			plbz	v3.1			52	Prefixed Load Byte and Zero MLS:D-form
000001 000// .//. 111001	I	XX	_		pld	v3.1			57	Prefixed Load Doubleword 8LS:D-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 1 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 100// .// 110010	I	ХХ			plfd	v3.1			156	Prefixed Load Floating-Point Double MLS:D-form
000001 100// .// 110000	I	ХХ			plfs	v3.1			154	Prefixed Load Floating-Point Single MLS:D-form
000001 100// .// 101010	I	ХХ			plha	v3.1			54	Prefixed Load Halfword Algebraic MLS:D-form
000001 100// .// 101000	I	ХХ			plhz	v3.1			53	Prefixed Load Halfword and Zero MLS:D-form
000001 000// .// 111000	I	ХХ			plq	v3.1			65	Prefixed Load Quadword 8LS:D-form
000001 000// .// 101001	I	ХХ			plwa	v3.1			56	Prefixed Load Word Algebraic 8LS:D-form
000001 100// .// 100000	I	ХХ			plwz	v3.1			55	Prefixed Load Word and Zero MLS:D-form
000001 000// .// 101010	I	ХХ			plxsd	v3.1			618	Prefixed Load VSX Scalar Doubleword 8LS:D-form
000001 000// .// 101011	I	ХХ			plxssp	v3.1			623	Prefixed Load VSX Scalar Single-Precision 8LS:D-form
000001 000// .// 11001	I	ХХ			plxv	v3.1			625	Prefixed Load VSX Vector 8LS:D-form
000001 000// .// 111010	I	ХХ			plxvp	v3.1			633	Prefixed Load VSX Vector Paired 8LS:D-form
000001 11100 1/////// /// 111011// 00110 011/	I		MMA	MMA	pmxvbf16ger2	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 11110 010/	ļ		MMA	MMA	pmxvbf16ger2nn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01110 010/	I		MMA	MMA	pmxvbf16ger2np	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// /// ///	I		MMA	MMA	pmxvbf16ger2pn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// /// /// 111011 // 00110 010 /	ı		MMA	MMA	pmxvbf16ger2pp	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00010 011/	I		MMA	MMA	pmxvf16ger2	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 11010 010/	I		MMA	MMA	pmxvf16ger2nn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01010 010/	I		MMA	MMA	pmxvf16ger2np	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 10010 010/	ı		MMA	MMA	pmxvf16ger2pn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00010 010/	ı		MMA	MMA	pmxvf16ger2pp	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011 // 00011 011 /	ı		MMA	MMA	pmxvf32ger	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 11011 010/	ı		MMA	MMA	pmxvf32gernn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 01011 010/			MMA	MMA	pmxvf32gernp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 2 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 11100 1//// //// /// 111011// 10011 010/	I		MMA	MMA	pmxvf32gerpn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 00011 010/	I		MMA	MMA	pmxvf32gerpp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 00111 011/	I		MMA	MMA	pmxvf64ger	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
000001 11100 1//// //// ///	I		MMA	MMA	pmxvf64gernn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 01111 010/	I		MMA	MMA	pmxvf64gernp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 10111 010/	I		MMA	MMA	pmxvf64gerpn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 00111 010/	I		MMA	MMA	pmxvf64gerpp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01001 011/	I		MMA	MMA	pmxvi16ger2	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01101 011/	1		MMA	MMA	pmxvi16ger2pp	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00101 011/	I		MMA	MMA	pmxvi16ger2s	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00101 010/	I		MMA	MMA	pmxvi16ger2spp	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// 00100 011/	I		MMA	MMA	pmxvi4ger8	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) MMIRR:XX3-form
000001 11100 1//// 00100 010/	I		MMA	MMA	pmxvi4ger8pp	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1///// /// 111011// 00000 011/	I		MMA	MMA	pmxvi8ger4	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) MMIRR:XX3-form
000001 11100 1///// ///. 111011// 00000 010/	I		MMA	MMA	pmxvi8ger4pp	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1///// ///. 111011// 01100 011/	I		MMA	MMA	pmxvi8ger4spp	v3.1			898	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11000 000// ///// ///// ///// /////	I	XX			pnop	v3.1			133	Prefixed Nop MRR:*-form
000001 100// .//. 100110	I	XX			pstb	v3.1			59	Prefixed Store Byte MLS:D-form
000001 000// .//. 111101	I	XX			pstd	v3.1			62	Prefixed Store Doubleword 8LS:D-form
000001 100// .//. 110110	I	XX			pstfd	v3.1			161	Prefixed Store Floating-Point Double MLS:D-form
000001 100// .//. 110100	I	XX			pstfs	v3.1			159	Prefixed Store Floating-Point Single MLS:D-form
000001 100// .//. 101100	I	XX			psth	v3.1			60	Prefixed Store Halfword MLS:D-form
000001 000// .//. 111100	I	XX			pstq	v3.1			66	Prefixed Store Quadword 8LS:D-form
000001 100// .//. 100100	ı	ХХ			pstw	v3.1			61	Prefixed Store Word MLS:D-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 3 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
101110	I	ХХ			pstxsd	v3.1			646	Prefixed Store VSX Scalar Doubleword 8LS:D-form
000001 000// .//	I	ХХ			pstxssp	v3.1			650	Prefixed Store VSX Scalar Single-Precision 8LS:D-form
000001 000// .//. 11011. 000001 000// .//.	I	ХХ			pstxv	v3.1			652	Prefixed Store VSX Vector 8LS:D-form
000001 000// .// 111110	I	ХХ			pstxvp	v3.1			662	Prefixed Store VSX Vector Paired 8LS:D-form
111110 011111 //// 01100 00000/		XXXX			setbc	v3.1			132	Set Boolean Condition X-form
011111 //// 01101 00000/	Ι	ХХХХ			setbcr	v3.1			132	Set Boolean Condition Reverse X-form
011111 //// 01110 00000/	Ι	ХХХХ			setnbc	v3.1			132	Set Negative Boolean Condition X-form
011111 //// 01111 00000/	Ι	ХХХХ			setnbcr	v3.1			132	Set Negative Boolean Condition Reverse X-form
0001100001		ХХ			stxvp	v3.1			662	Store VSX Vector Paired DQ-form
011111 01110 01101/	Ι	ХХ			stxvpx	v3.1			663	Store VSX Vector Paired Indexed X-form
011111 00100 01101.		ХХ			stxvrbx	v3.1			659	Store VSX Vector Rightmost Byte Indexed X-form
011111 00111 01101.		ХХ			stxvrdx	v3.1			659	Store VSX Vector Rightmost Doubleword Indexed X-form
011111 00101 01101.		ХХ			stxvrhx	v3.1			660	Store VSX Vector Rightmost Halfword Indexed X-form
011111 00110 01101.	Ι	ХХ			stxvrwx	v3.1			660	Store VSX Vector Rightmost Word Indexed X-form
000100 10101 001101		ХХ			vcfuged	v3.1			461	Vector Centrifuge Doubleword VX-form
000100 00110 001101		ХХ			vclrlb	v3.1			481	Vector Clear Leftmost Bytes VX-form
000100 00111 001101	Ī	ХХ			vclrrb	v3.1			481	Vector Clear Rightmost Bytes VX-form
000100	ı	ХХ			vclzdm	v3.1			454	Vector Count Leading Zeros Doubleword under bit Mask VX-form
0001000111 000111	T	ХХ			vcmpequq[.]	v3.1			397	Vector Compare Equal Quadword VC-form
000100	I	ХХ			vcmpgtsq[.]	v3.1			402	Vector Compare Greater Than Signed Quadword VC-form
0001001010 000111	I	ХХ			vcmpgtuq[.]	v3.1			402	Vector Compare Greater Than Unsigned Quadword VC-form
000100// 00101 000001	Ι	ХХ			vcmpsq	v3.1			406	Vector Compare Signed Quadword VX-form
000100// 00100 000001	Ī	ХХ			vcmpuq	v3.1			406	Vector Compare Unsigned Quadword VX-form
000100 1100 11001 000010	İ	ХХ			vcntmbb	v3.1			474	Vector Count Mask Bits Byte VX-form
000100 1101 11001 000010		ХХ			vcntmbd	v3.1			475	Vector Count Mask Bits Doubleword VX-form
000100 1110 11001 000010	Ī	ХХ			vcntmbh	v3.1			474	Vector Count Mask Bits Halfword VX-form
000100 1111 11001 000010	İ	ХХ			vcntmbw	v3.1			475	Vector Count Mask Bits Word VX-form
000100 11111 000100	I	ХХ			vctzdm	v3.1			457	Vector Count Trailing Zeros Doubleword under bit Mask VX-form
000100 01111 001011	Ι	ХХ			vdivesd	v3.1			366	Vector Divide Extended Signed Doubleword VX-form
000100 01100 001011	Ι	ХХ			vdivesq	v3.1			368	Vector Divide Extended Signed Quadword VX-form
000100 01110 001011	Ι	ХХ			vdivesw	v3.1			364	Vector Divide Extended Signed Word VX-form
000100 01011 001011	Ι	ХХ			vdiveud	v3.1			366	Vector Divide Extended Unsigned Doubleword VX-form
000100 01000 001011		ХХ			vdiveug	v3.1			368	Vector Divide Extended Unsigned Quadword VX-form
000100 01010 001011	İ	ХХ			vdiveuw	v3.1			364	Vector Divide Extended Unsigned Word VX-form
000100 00111 001011		ХХ			vdivsd	v3.1			365	Vector Divide Signed Doubleword VX-form
000100 00100 001011	Τ	XX			vdivsq	v3.1			367	Vector Divide Signed Quadword VX-form
000100 00110 001011	i	XX			vdivsw	v3.1			363	Vector Divide Signed Word VX-form
000100 00011 001011	Т	XX			vdivud	v3.1			365	Vector Divide Unsigned Doubleword VX-form
000100 00000 001011	_	XX			vdivuq	v3.1			367	Vector Divide Unsigned Quadword VX-form
000100 00010 001011	_	XX			vdivuw	v3.1			363	Vector Divide Unsigned Word VX-form
000100 00000 11001 000010	_	XX			vexpandbm	v3.1			471	Vector Expand Byte Mask VX-form
000100 00011 11001 000010	_	XX			vexpanddm	v3.1	-		472	Vector Expand Doubleword Mask VX-form
000100 00011 11001 000010	1				νολραπαίπ	۷٥.۱				
		YΥ			vernandhm	v/2 1			<u>⊿</u> 71	Vector Expand Halfword Mask \/X-form
000100 00001 11001 000010 000100 00100 11001 000010	_	XX			vexpandhm vexpandqm	v3.1 v3.1			471 473	Vector Expand Halfword Mask VX-form Vector Expand Quadword Mask VX-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 4 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name Vector Extract Double Doubleword to VSR using
000100 011110	I	ХХ			vextddvlx	v3.1			317	GPR-specified Left-Index VA-form
000100 011111	I	ХХ			vextddvrx	v3.1			317	Vector Extract Double Doubleword to VSR using GPR-specified Right-Index VA-form
000100 011000	1	ХХ			vextdubvlx	v3.1			314	Vector Extract Double Unsigned Byte to VSR using GPR-specified Left-Index VA-form
000100 011001	I	ХХ			vextdubvrx	v3.1			314	Vector Extract Double Unsigned Byte to VSR using GPR-specified Right-Index VA-form
000100 011010	ı	ХХ			vextduhvlx	v3.1			315	Vector Extract Double Unsigned Halfword to VSR using GPR-specified Left-Index VA-form
000100 011011	I	ХХ			vextduhvrx	v3.1			315	Vector Extract Double Unsigned Halfword to VSR using GPR-specified Right-Index VA-form
000100 011100	1	ХХ			vextduwvlx	v3.1			316	Vector Extract Double Unsigned Word to VSR using GPR-specified Left-Index VA-form
000100 011101	I	ХХ			vextduwvrx	v3.1			316	Vector Extract Double Unsigned Word to VSR using GPR-specified Right-Index VA-form
000100 01000 11001 000010	Ι	ХХ			vextractbm	v3.1			476	Vector Extract Byte Mask VX-form
000100 01011 11001 000010	П	ХХ			vextractdm	v3.1			477	Vector Extract Doubleword Mask VX-form
000100 01001 11001 000010	П	ХХ			vextracthm	v3.1			476	Vector Extract Halfword Mask VX-form
000100 01100 11001 000010	П	ХХ			vextractqm	v3.1			478	Vector Extract Quadword Mask VX-form
000100 01010 11001 000010	ı	ХХ			vextractwm	v3.1			477	Vector Extract Word Mask VX-form
000100 11011 11000 000010	Ι	ХХ			vextsd2q	v3.1			379	Vector Extend Sign Doubleword to Quadword VX-form
000100 // 10011 001100	Ι	ХХ			vgnb	v3.1			451	Vector Gather every Nth Bit VX-form
000100 01000 001111	ı	ХХ			vinsblx	v3.1			320	Vector Insert Byte from GPR using GPR-specified Left-Index VX-form
000100 01100 001111	I	ХХ			vinsbrx	v3.1			320	Vector Insert Byte from GPR using GPR-specified Right-Index VX-form
000100 00000 001111	I	ХХ			vinsbvlx	v3.1			325	Vector Insert Byte from VSR using GPR-specified Left-Index VX-form
000100 00100 001111	ı	ХХ			vinsbvrx	v3.1			325	Vector Insert Byte from VSR using GPR-specified Right-Index VX-form
000100 / 00111 001111	ı	ХХ			vinsd	v3.1			324	Vector Insert Doubleword from GPR using immediate-specified index VX-form
000100 01011 001111	I	ХХ			vinsdlx	v3.1			323	Vector Insert Doubleword from GPR using GPR-specified Left-Index VX-form
000100 01111 001111	I	ХХ			vinsdrx	v3.1			323	Vector Insert Doubleword from GPR using GPR-specified Right-Index VX-form
000100 01001 001111	I	ХХ			vinshlx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified Left-Index VX-form
000100 01101 001111	I	ХХ			vinshrx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified Right-Index VX-form
000100 00001 001111	I	ХХ			vinshvlx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified Left-Index VX-form
000100 00101 001111	I	ХХ			vinshvrx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified Right-Index VX-form
000100 / 00011 001111	I	ХХ			vinsw	v3.1			324	Vector Insert Word from GPR using immediate-specified index VX-form
000100 01010 001111	I	ХХ			vinswlx	v3.1			322	Vector Insert Word from GPR using GPR-specified Left-Index VX-form
000100 01110 001111	I	ХХ			vinswrx	v3.1			322	Vector Insert Word from GPR using GPR-specified Right-Index VX-form
000100 00010 001111	I	ХХ			vinswvlx	v3.1			327	Vector Insert Word from VSR using GPR-specified Left-Index VX-form
000100 00110 001111	I	ХХ			vinswvrx	v3.1			327	Vector Insert Word from VSR using GPR-specified Left-Index VX-form
000100 11111 001011		ХХ			vmodsd	v3.1			370	Vector Modulo Signed Doubleword VX-form
000100 11100 001011		ХХ			vmodsq	v3.1			371	Vector Modulo Signed Quadword VX-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 5 of 30)

Instruction ¹	- Book	≳ Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 11110 001011		XX			vmodsw	v3.1			369 370	Vector Modulo Signed Word VX-form
000100 11011 001011 000100 11000 001011		XX			vmodud	v3.1			370	Vector Modulo Unsigned Doubleword VX-form
000100 11010 001011		XX			vmoduq vmoduw	v3.1 v3.1			369	Vector Modulo Unsigned Quadword VX-form Vector Modulo Unsigned Word VX-form
000100 010111	ı	XX			vmsumcud	v3.1			362	Vector Multiply-Sum & write Carry-out Unsigned Doubleword VA-form
000100 01111 001000	П	ХХ			vmulesd	v3.1			351	Vector Multiply Even Signed Doubleword VX-form
000100 01011 001000	İ	XX			vmuleud	v3.1			350	Vector Multiply Even Unsigned Doubleword VX-form
000100 01111 001001	Ť	ХХ			vmulhsd	v3.1			354	Vector Multiply High Signed Doubleword VX-form
000100 01110 001001	T	ХХ			vmulhsw	v3.1			352	Vector Multiply High Signed Word VX-form
000100 01011 001001	T	ХХ			vmulhud	v3.1			354	Vector Multiply High Unsigned Doubleword VX-form
000100 01010 001001	T	ХХ			vmulhuw	v3.1			353	Vector Multiply High Unsigned Word VX-form
000100 00111 001001	ı	ХХ			vmulld	v3.1			355	Vector Multiply Low Doubleword VX-form
000100 00111 001000	Ι	ХХ			vmulosd	v3.1			351	Vector Multiply Odd Signed Doubleword VX-form
000100 00011 001000	I	ХХ			vmuloud	v3.1			350	Vector Multiply Odd Unsigned Doubleword VX-form
000100 10111 001101	I	ХХ			vpdepd	v3.1			459	Vector Parallel Bits Deposit Doubleword VX-form
000100 10110 001101	I	ХХ			vpextd	v3.1			460	Vector Parallel Bits Extract Doubleword VX-form
000100 00000 000101	I	ХХ			vrlq	v3.1			410	Vector Rotate Left Quadword VX-form
000100 00001 000101	I	ХХ			vrlqmi	v3.1			417	Vector Rotate Left Quadword then Mask Insert VX-form
000100 00101 000101	1	ХХ			vrlqnm	v3.1			414	Vector Rotate Left Quadword then AND with Mask VX-form
000100 00 010110	ı	ХХ			vsldbi	v3.1			303	Vector Shift Left Double by Bit Immediate VN-form
000100 00100 000101	ı	ХХ			vslq	v3.1			420	Vector Shift Left Quadword VX-form
000100 01100 000101	I	ХХ			vsraq	v3.1			426	Vector Shift Right Algebraic Quadword VX-form
000100 01 010110	1	ХХ			vsrdbi	v3.1			304	Vector Shift Right Double by Bit Immediate VN-form
000100 01000 000101		ХХ			vsrq	v3.1			423	Vector Shift Right Quadword VX-form
000100 000000000 001101	-	ХХ			vstribl[.]	v3.1			479	Vector String Isolate Byte Left-justified VX-form
000100 000010000 001101	-	ХХ			vstribr[.]	v3.1			480	Vector String Isolate Byte Right-justified VX-form
000100 000100000 001101	ı	ХХ			vstrihl[.]	v3.1			480	Vector String Isolate Halfword Left-justified VX-form
000100 000110000 001101	I	ХХ			vstrihr[.]	v3.1			479	Vector String Isolate Halfword Right-justified VX-form
111111 00010 00100/	ı	ХХ			xscmpeqqp	v3.1			679	VSX Scalar Compare Equal Quad-Precision X-form
111111 00110 00100/	I	ХХ			xscmpgeqp	v3.1			681	VSX Scalar Compare Greater Than or Equal Quad-Precision X-form
111111 00111 00100/	ı	ХХ			xscmpgtqp	v3.1			683	VSX Scalar Compare Greater Than Quad-Precision X-form
111111 01000 11010 00100/	I	ХХ			xscvqpsqz	v3.1			707	VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword X-form
111111 00000 11010 00100/	I	ХХ			xscvqpuqz	v3.1			713	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword X-form
111111 01011 11010 00100/	I	ХХ			xscvsqqp	v3.1			719	VSX Scalar Convert with round Signed Quadword to Quad-Precision X-form
111111 00011 11010 00100/	I	ХХ			xscvuqqp	v3.1			723	VSX Scalar Convert with round Unsigned Quadword to Quad-Precision X-form
111111 10101 00100/	<u> </u>	ХХ			xsmaxcqp	v3.1			746	VSX Scalar Maximum Type-C Quad-Precision X-form
111111 10111 00100/	<u> </u>	ХХ			xsmincqp	v3.1			754	VSX Scalar Minimum Type-C Quad-Precision X-form
111011// 00110 011/	ı		MMA	MMA	xvbf16ger2	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) XX3-form
111011// 11110 010/	ı		MMA	MMA	xvbf16ger2nn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate XX3-form
111011// 01110 010/	I		MMA	MMA	xvbf16ger2np	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate XX3-form
111011// 10110 010/	I		MMA	MMA	xvbf16ger2pn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate XX3-form
	·				I					

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 6 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011// 00110 010/	I		MMA	MMA	xvbf16ger2pp	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate XX3-form
111100 10000 11101 1011	I	XX			xvcvbf16sp	v3.1			848	VSX Vector Convert bfloat16 to Single-Precision format Non-signaling XX2-form
111100 10001 11101 1011	I	ХХ			xvcvspbf16	v3.1			859	VSX Vector Convert with round Single-Precision to bfloat16 format XX2-form
111011// 00010 011/	I		MMA	MMA	xvf16ger2	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) XX3-form
111011// 11010 010/	ı		MMA	MMA	xvf16ger2nn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate XX3-form
111011// 01010 010/	I		MMA	MMA	xvf16ger2np	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate XX3-form
111011// 10010 010/	I		MMA	MMA	xvf16ger2pn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate XX3-form
111011// 00010 010/	I		MMA	MMA	xvf16ger2pp	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
111011// 00011 011/	I		MMA	MMA	xvf32ger	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) XX3-form
111011// 11011 010/	ı		MMA	MMA	xvf32gernn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
111011// 01011 010/	I		MMA	MMA	xvf32gernp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
111011// 10011 010/	I		MMA	MMA	xvf32gerpn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
111011// 00011 010/	I		MMA	MMA	xvf32gerpp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
111011// 00111 011/	I		MMA	MMA	xvf64ger	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) XX3-form
111011// 11111 010/	I		MMA	MMA	xvf64gernn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
111011// 01111 010/	I		MMA	MMA	xvf64gernp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
111011// 10111 010/	I		MMA	MMA	xvf64gerpn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
111011// 00111 010/	I		MMA	MMA	xvf64gerpp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
111011// 01001 011/	I		MMA	MMA	xvi16ger2	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) XX3-form
111011// 01101 011/	I		MMA	MMA	xvi16ger2pp	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
111011// 00101 011/	I		MMA	MMA	xvi16ger2s	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation XX3-form
111011// 00101 010/	ı		MMA	MMA	xvi16ger2spp	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate XX3-form
111011// 00100 011/	I		MMA	MMA	xvi4ger8	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) XX3-form
111011// 00100 010/	ı		MMA	MMA	xvi4ger8pp	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate XX3-form
111011// 00000 011/	I		MMA	MMA	xvi8ger4	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) XX3-form
111011// 00000 010/	ı		MMA	MMA	xvi8ger4pp	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate XX3-form
111011// 01100 011/	I		MMA	MMA	xvi8ger4spp	v3.1			898	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate XX3-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 7 of 30)

		sets ²	ategory ³	Category ⁴						
	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	де	
Instruction ¹	Во	င္၀	Ë	₹	Mn	Ver	Pri	Me	Page	Name
111100// 00010 11101 1011./	ı	ХХ			xvtlsbb	v3.1			968	VSX Vector Test Least-Significant Bit by Byte XX2-form
000001 01000 0//// ///// ///// 100001 00	I	ХХ			xxblendvb	v3.1			971	VSX Vector Blend Variable Byte 8RR:XX4-form
000001 01000 0//// //// ///// ///// 100001 11	ı	ХХ			xxblendvd	v3.1			972	VSX Vector Blend Variable Doubleword 8RR:XX4-form
000001 01000 0//// ///// ///// 100001 01	Ι	ХХ			xxblendvh	v3.1			971	VSX Vector Blend Variable Halfword 8RR:XX4-form
000001 01000 0//// //// ///// ///// 100001 10	I	ХХ			xxblendvw	v3.1			972	VSX Vector Blend Variable Word 8RR:XX4-form
000001 01000 0//// //// /// 100010 01	I	ХХ			xxeval	v3.1			976	VSX Vector Evaluate 8RR-XX4-form
111100 11100 10100.		ХХ			xxgenpcvbm	v3.1			979	VSX Vector Generate PCV from Byte Mask X-form
111100 11101 10101.	I	ХХ			xxgenpcvdm	v3.1			985	VSX Vector Generate PCV from Doubleword Mask X-form
111100 11100 10101.		ХХ			xxgenpcvhm	v3.1			981	VSX Vector Generate PCV from Halfword Mask X-form
111100 11101 10100. 011111// 00000 //// 00101 10001/		ХХ	MANA	NANAA	xxgenpcvwm	v3.1			983	VSX Vector Generate PCV from Word Mask X-form VSX Move From Accumulator X-form
011111// 00000 //// 00101 10001/			MMA MMA	MMA MMA	xxmfacc xxmtacc	v3.1 v3.1			993 994	VSX Move To Accumulator X-form VSX Move To Accumulator X-form
000001 01000 0//// //// ///// ////		ХХ	IVIIVIA	IVIIVIA	xxpermx	v3.1			997	VSX Vector Permute Extended 8RR:XX4-form
100010 00 011111// 00011 //// 00101 10001/	-		MMA	MMA	xxsetaccz	v3.1			999	VSX Set Accumulator to Zero X-form
000001 01000 0////	'		IVIIVIA	IVIIVIA						VSX Vector Splat Immediate32 Doubleword Indexed
100000 000. 000001 01000 0////		ХХ			xxsplti32dx	v3.1			1002	8RR:D-form
100001 01000 0/// 100000 0010.	-	ХХ			xxspltidp	v3.1			1001	VSX Vector Splat Immediate Double-Precision 8RR:D-form
100000 0011 00011 01110/	1	XX			xxspltiw	v3.1 v3.0C	UV		1002	VSX Vector Splat Immediate Word 8RR:D-form
011111 //// //// 00011 01110/	111	?X			msgclru msgsndu	v3.0C	UV		1347	Ultravisor Message Clear X-form Ultravisor Message SendX-form
010011 //// //// //// 01001 10010/	111	?X			urfid	v3.0C	UV		1163	Ultravisor Return From Interrupt Doubleword XL-form
011111	111	XXXX			addex	v3.0B	ΟV		80	Add Extended using alternate carry bit Z23-form
111111 10100 10010 00111/	i	. XXX			mffscdrn	v3.0B			186	Move From FPSCR Control & Set DRN X-form
111111 10101 // 10010 00111/	ı	. XXX			mffscdrni	v3.0B			187	Move From FPSCR Control & Set DRN Immediate X-form
111111 00001 //// 10010 00111/	Ι	. ХХХ			mffsce	v3.0B			186	Move From FPSCR & Clear Enables X-form
111111 10110 10010 00111/	I	. ХХХ			mffscrn	v3.0B			187	Move From FPSCR Control & Set RN X-form
111111 10111 /// 10010 00111/	Ι	. ХХХ			mffscrni	v3.0B			187	Move From FPSCR Control & Set RN Immediate X-form
111111 11000 //// 10010 00111/	I	. ХХХ			mffsl	v3.0B			187	Move From FPSCR Lightweight X-form
011111 ///// 11010 10010/	111	Х			slbiag	v3.0B	Р			SLB Invalidate All Global X-form Vector Multiply-Sum Unsigned Doubleword Modulo
000100		XX XXXX			vmsumudm	v3.0B			361	VA-form Add PC Immediate Shifted DX-form
010011 00010. 000100 00111 1.110 000001		XX			addpcis bcdcfn.	v3.0 v3.0			76 485	Decimal Convert From National VX-form
000100 00010 1.110 000001	+	XX			bcdcfsq.	v3.0			490	Decimal Convert From National VX-form Decimal Convert From Signed Quadword VX-form
000100 00110 1.110 000001	i i	XX			bcdcfz.	v3.0			486	Decimal Convert From Zoned VX-form
000100 01101 000001	İ	ХХ			bcdcpsgn.	v3.0			494	Decimal Copy Sign VX-form
000100 00101 1/110 000001	I	ХХ			bcdctn.	v3.0			488	Decimal Convert To National VX-form
000100 00000 1/110 000001		ХХ			bcdctsq.	v3.0			491	Decimal Convert To Signed Quadword VX-form
000100 00100 1.110 000001	Ι	ХХ			bcdctz.	v3.0			489	Decimal Convert To Zoned VX-form
000100 1.011 000001		ХХ			bcds.	v3.0			496	Decimal Shift VX-form
000100 11111 1.110 000001		XX			bcdsetsgn.	v3.0			495	Decimal Set Sign VX-form
000100 1.111 000001 000100 1.100 000001		XX			bcdsr. bcdtrunc.	v3.0 v3.0			498 499	Decimal Shift and Round VX-form Decimal Truncate VX-form
000100 1/010 000001	 	XX			bcdus.	v3.0			499	Decimal Unsigned Shift VX-form
000100 1/010 000001	<u> </u>	۸۸			vouus.	٧٥.0			731	Dooma Onagrica Juli VA-10111

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 8 of 30)

			_	4 4						
			Linux Optional Category ³	Always Optional Category ⁴						
		Compliancy Subsets ²	obe	atec						
		set	ate	ပိ						
		qn) E	nal						
		y S	ous	tio						
		ınc	pti	О	je	10	90	_Z da		
		plis	0)	ys	ē	ou	eg	Ŏ		
	Book	l m	nu)	wa	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	В		ΙŢ	١٧	Σ	PΛ	Ьr	W		Name
000100 1/101 000001	-	ХХ			bcdutrunc.	v3.0				Decimal Unsigned Truncate VX-form
011111// 00111 00000/		XXXX			cmpeqb	v3.0			95	Compare Equal Byte X-form
011111/ 00110 00000/ 011111 //// 10001 11010.		XXXX XX			cmprb	v3.0 v3.0			94	Compare Ranged Byte X-form
011111 //// 10000 11010.	-	XXXX			cnttzd[.]	v3.0				Count Trailing Zeros Doubleword X-form Count Trailing Zeros Word X-form
011111 //// 11000 00110/	11	X			CODY	v3.0				Copy X-form
011111 //// //// 11010 00110/	ii.	Х			cpabort	v3.0				Copy-Paste Abort X-form
011111 /// //// 10111 10011/	Ī	Х			darn	v3.0			86	Deliver A Random Number X-form
111011// 10101 00011/	Ι	Х	DFP		dtstsfi	v3.0			220	DFP Test Significance Immediate X-form
111111// 10101 00011/	-	Х	DFP		dtstsfiq	v3.0			220	DFP Test Significance Immediate Quad X-form
011111 11011 1101	-	ХХ			extswsli[.]	v3.0			116	Extend Sign Word and Shift Left Immediate XS-form
011111 10011 00110/	П	Х	AMO		ldat	v3.0				Load Doubleword ATomic X-form
011111 10010 00110/	11	Х	AMO		lwat	v3.0				Load Word ATomic X-form
111001	-	XX			lxsd	v3.0			618	Load VSX Scalar Doubleword DS-form
011111 11000 01101.	ı	ХХ			lxsibzx	v3.0			620	Load VSX Scalar as Integer Byte & Zero Indexed X-form Load VSX Scalar as Integer Halfword & Zero Indexed
011111 11001 01101.	I	ХХ			lxsihzx	v3.0			620	X-form
111001 11	ı	ХХ			Ixssp	v3.0			623	Load VSX Scalar Single-Precision DS-form
111101001	I	ХХ			lxv	v3.0			625	Load VSX Vector DQ-form
011111 11011 01100.		XX			lxvb16x	v3.0			626	Load VSX Vector Byte*16 Indexed X-form
011111 11001 01100.	-	ХХ			lxvh8x	v3.0				Load VSX Vector Halfword*8 Indexed X-form
011111 01000 01101.	1	ХХ			lxvl	v3.0				Load VSX Vector with Length X-form
011111 01001 01101.		ХХ			lxvII	v3.0			631	Load VSX Vector with Length Left-justified X-form
0111111 01011 01100. 011111 0100/ 01100.	-	XX			lxvwsx lxvx	v3.0 v3.0			644 639	Load VSX Vector Word & Splat Indexed X-form Load VSX Vector Indexed X-form
000100 110000	-	XX			maddhd	v3.0			87	Multiply-Add High Doubleword VA-form
000100	÷	XX			maddhdu	v3.0			-	Multiply-Add High Doubleword Unsigned VA-form
000100 110011	İ	XX			maddld	v3.0				Multiply-Add Low Doubleword VA-form
011111// //// //// 10010 00000/	I	XXXX			mcrxrx	v3.0			130	Move to CR from XER Extended X-form
011111 //// 01001 10011.	-	ХХ			mfvsrld	v3.0			123	Move From VSR Lower Doubleword X-form
011111 11000 01001/	-	ХХ			modsd	v3.0				Modulo Signed Doubleword X-form
011111 11000 01011/	-	XXXX			modsw	v3.0				Modulo Signed Word X-form
011111 01000 01001/		XX			modud	v3.0				Modulo Unsigned Doubleword X-form
011111 01000 01011/ 011111 //// //// //// 11011 10110/	1	XXXX			moduw	v3.0 v3.0	HV			Modulo Unsigned Word X-form Message Synchronize X-form
011111 01101 10011.	111	XX			msgsync mtvsrdd	v3.0	П۷			Move To VSR Double Doubleword X-form
011111 //// 01100 10011.	<u> </u>	XX			mtvsrws	v3.0				Move To VSR Word & Splat X-form
011111 /// 11100 00110.	i II	XX			paste[.]	v3.0				Paste X-form
011111 // //// 00100 00000/	Ť	XXXX			setb	v3.0				Set Boolean X-form
011111 //// 01110 10010/	Ш	Х			slbieg	v3.0	Р		1236	SLB Invalidate Entry Global X-form
011111 //// //// //// 01010 10010/	Ш	Х			slbsync	v3.0	Р			SLB Synchronize X-form
011111 10111 00110/	П	Х	AMO		stdat	v3.0				Store Doubleword ATomic X-form
010011 //// //// 01011 10010/	Ш	Х	4110		stop	v3.0	Р			Stop XL-form
011111 10110 00110/	-	X	AMO		stwat	v3.0				Store Word ATomic X-form Store VSX Scalar Doubleword DS-form
111101 10		XX			stxsd stxsibx	v3.0				Store VSX Scalar Doubleword DS-form Store VSX Scalar as Integer Byte Indexed X-form
011111 11100 01101 011111 11101 01101	1	XX			stxsibx	v3.0 v3.0				Store VSX Scalar as Integer Byte Indexed X-form Store VSX Scalar as Integer Halfword Indexed X-form
111101 11	+	XX			stxssp	v3.0				Store VSX Scalar Single DS-form
111101 101	Ť	XX			stxv	v3.0				Store VSX Vector DQ-form
011111 11111 01100.	Ī	XX			stxvb16x	v3.0				Store VSX Vector Byte*16 Indexed X-form
011111 11101 01100.	Π	ХХ			stxvh8x	v3.0				Store VSX Vector Halfword*8 Indexed X-form
011111 01100 01101.		ХХ			stxvl	v3.0			656	Store VSX Vector with Length X-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 9 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 01101 01101. 011111 01100 01100.	1	XX			stxvII	v3.0 v3.0			658 664	Store VSX Vector with Length Left-justified X-form Store VSX Vector Indexed X-form
000100 10000 000011	1	XX			stxvx vabsdub	v3.0			383	Vector Absolute Difference Unsigned Byte VX-form
000100 10001 000011	÷	XX			vabsdub	v3.0			383	Vector Absolute Difference Unsigned Halfword VX-form
000100 10010 000011		ХХ			vabsduw	v3.0			384	Vector Absolute Difference Unsigned Word VX-form
000100 10111 001100		ХХ			vbpermd	v3.0			466	Vector Bit Permute Doubleword VX-form
000100 00000 11000 000010	I	ХХ			vclzlsbb	v3.0			458	Vector Count Leading Zero Least-Significant Bits Byte VX-form
000100	1	ХХ			vcmpneb[.]	v3.0			403	Vector Compare Not Equal Byte VC-form
0001000001 000111	1	ХХ			vcmpneh[.]	v3.0	-		404	Vector Compare Not Equal Halfword VC-form
0001000010 000111 0001000100 000111	<u> </u>	XX			vcmpnew[.]	v3.0 v3.0			405 403	Vector Compare Not Equal Word VC-form Vector Compare Not Equal or Zero Byte VC-form
0001000101 000111	<u> </u>	XX			vcmpnezb[.]	v3.0			404	Vector Compare Not Equal or Zero Byte vC-form Vector Compare Not Equal or Zero Halfword VC-form
0001000110 000111	i	XX			vcmpnezw[.]	v3.0			405	Vector Compare Not Equal or Zero Word VC-form
000100 11100 11000 000010	Ť	ХХ			vctzb	v3.0			455	Vector Count Trailing Zeros Byte VX-form
000100 11111 11000 000010	ı	ХХ			vctzd	v3.0			457	Vector Count Trailing Zeros Doubleword VX-form
000100 11101 11000 000010		ХХ			vctzh	v3.0			455	Vector Count Trailing Zeros Halfword VX-form
000100 00001 11000 000010	l	ХХ			vctzlsbb	v3.0			458	Vector Count Trailing Zero Least-Significant Bits Byte VX-form
000100 11110 11000 000010	I	ХХ			vctzw	v3.0			456	Vector Count Trailing Zeros Word VX-form
000100 / 01011 001101	I	ХХ			vextractd	v3.0			310	Vector Extract Doubleword to VSR using immediate-specified index VX-form
000100 / 01000 001101	I	ХХ			vextractub	v3.0			309	Vector Extract Unsigned Byte to VSR using immediate-specified index VX-form
000100 / 01001 001101	I	ХХ			vextractuh	v3.0			309	Vector Extract Unsigned Halfword to VSR using immediate-specified index VX-form
000100 / 01010 001101	I	ХХ			vextractuw	v3.0			310	Vector Extract Unsigned Word to VSR using immediate-specified index VX-form
000100 11000 11000 000010	<u> </u>	ХХ			vextsb2d	v3.0			378	Vector Extend Sign Byte To Doubleword VX-form
000100 10000 11000 000010 000100 11001 11000 000010	+	XX			vextsb2w vextsh2d	v3.0 v3.0			377 378	Vector Extend Sign Byte To Word VX-form Vector Extend Sign Halfword To Doubleword VX-form
000100 10001 11000 000010	<u> </u>	XX			vextsh2w	v3.0			377	Vector Extend Sign Halfword To Word VX-form
000100 11010 11000 000010	i	ХХ			vextsw2d	v3.0			377	Vector Extend Sign Word To Doubleword VX-form
000100 11000 001101	I	ХХ			vextublx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Left-Index VX-form
000100 11100 001101	I	ХХ			vextubrx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Right-Index VX-form
000100 11001 001101	I	ХХ			vextuhlx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Left-Index VX-form
000100 11101 001101	I	ХХ			vextuhrx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Right-Index VX-form
000100 11010 001101	I	ХХ			vextuwlx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Left-Index VX-form
000100 11110 001101	I	ХХ			vextuwrx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Right-Index VX-form
000100 / 01100 001101	I	ХХ			vinsertb	v3.0			318	Vector Insert Byte from VSR using immediate-specified index VX-form
000100 / 01111 001101	I	ХХ			vinsertd	v3.0			319	Vector Insert Doubleword from VSR using immediate-specified index VX-form
000100 / 01101 001101	I	ХХ			vinserth	v3.0			318	Vector Insert Halfword from VSR using immediate-specified index VX-form
000100 / 01110 001101	I	ХХ			vinsertw	v3.0			319	Vector Insert Word from VSR using immediate-specified index VX-form
000100 //// 00000 000001	I	ХХ			vmul10cuq	v3.0			492	Vector Multiply-by-10 & write Carry-out Unsigned Quadword VX-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 10 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 00001 000001	Ι	XX			vmul10ecuq	v3.0			493	Vector Multiply-by-10 Extended & write Carry-out Unsigned Quadword VX-form
000100 01001 000001	Τ	XX			vmul10euq	v3.0			493	Vector Multiply-by-10 Extended Unsigned Quadword VX-form
000100 //// 01000 000001	1	ХХ			vmul10uq	v3.0			492	Vector Multiply-by-10 Unsigned Quadword VX-form
000100 00111 11000 000010	-	ХХ			vnegd	v3.0			376	Vector Negate Doubleword VX-form
000100 00110 11000 000010		ХХ			vnegw	v3.0			376	Vector Negate Word VX-form
000100 111011		ХХ			vpermr	v3.0			301	Vector Permute Right-indexed VA-form
000100 01001 11000 000010	-	ХХ			vprtybd	v3.0			464	Vector Parity Byte Doubleword VX-form
000100 01010 11000 000010	-	ХХ			vprtybq	v3.0			465	Vector Parity Byte Quadword VX-form
000100 01000 11000 000010	-	ХХ			vprtybw	v3.0			464	Vector Parity Byte Word VX-form
000100 00011 000101	Ι	XX			vrldmi	v3.0			416	Vector Rotate Left Doubleword then Mask Insert VX-form
000100 00111 000101	Ι	XX			vrldnm	v3.0			413	Vector Rotate Left Doubleword then AND with Mask VX-form
000100 00010 000101		ХХ			vrlwmi	v3.0			415	Vector Rotate Left Word then Mask Insert VX-form
000100 00110 000101		XX			vrlwnm	v3.0			412	Vector Rotate Left Word then AND with Mask VX-form
000100 11101 000100		XX			vslv	v3.0			307	Vector Shift Left Variable VX-form
000100 11100 000100		ХХ			vsrv	v3.0			307	Vector Shift Right Variable VX-form
011111 /// //// //// 00000 11110/	-	X	BFP128		wait	v3.0			1100	Wait X-form
111111 00000 11001 00100/ 111111 00000 00100.	1	Х	BFP128		xsabsqp xsaddqp[o]	v3.0 v3.0			666 674	VSX Scalar Absolute Quad-Precision X-form VSX Scalar Add Quad-Precision [using round to Odd] X-form
111100 00000 011	1	XX			xscmpeqdp	v3.0			678	VSX Scalar Compare Equal Double-Precision XX3-form
111100// 00111 011/	ı	XX			xscmpexpdp	v3.0			676	VSX Scalar Compare Exponents Double-Precision XX3-form
111111// 00101 00100/		Х	BFP128		xscmpexpqp	v3.0			677	VSX Scalar Compare Exponents Quad-Precision X-form
111100 00010 011	Ī	XX	220		xscmpgedp	v3.0			680	VSX Scalar Compare Greater Than or Equal Double-Precision XX3-form
111100 00001 011	Ι	XX			xscmpgtdp	v3.0			682	VSX Scalar Compare Greater Than Double-Precision XX3-form
111111// 00100 00100/		Х	BFP128		xscmpoqp	v3.0			686	VSX Scalar Compare Ordered Quad-Precision X-form
111111// 10100 00100/	Ī	Х	BFP128		xscmpuqp	v3.0			689	VSX Scalar Compare Unordered Quad-Precision X-form
111111 00011 00100/	Ī	Х	BFP128		xscpsgnqp	v3.0			690	VSX Scalar Copy Sign Quad-Precision X-form
111100 10001 10101 1011	I	XX			xscvdphp	v3.0			691	VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form
111111 10110 11010 00100/	I	Х	BFP128		xscvdpqp	v3.0			692	VSX Scalar Convert Double-Precision to Quad-Precision format X-form
111100 10000 10101 1011	Ι	XX			xscvhpdp	v3.0			703	VSX Scalar Convert Half-Precision to Double-Precision format XX2-form
111111 10100 11010 00100.	I	Х	BFP128		xscvqpdp[o]	v3.0			704	VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] X-form
111111 11001 11010 00100/	I	Х	BFP128		xscvqpsdz	v3.0			705	VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format X-form
111111 01001 11010 00100/	I	Х	BFP128		xscvqpswz	v3.0			709	VSX Scalar Convert with round to zero Quad-Precision to Signed Word format X-form
111111 10001 11010 00100/	I	Х	BFP128		xscvqpudz	v3.0			711	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format X-form
111111 00001 11010 00100/	I	Х	BFP128		xscvqpuwz	v3.0			715	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format X-form
111111 01010 11010 00100/	I	Х	BFP128		xscvsdqp	v3.0			722	VSX Scalar Convert Signed Doubleword to Quad-Precision format X-form VSX Scalar Convert Uniformed Doubleword to
111111 00010 11010 00100/	I	Х			xscvudqp	v3.0			722	VSX Scalar Convert Unsigned Doubleword to Quad-Precision format X-form VSX Scalar Divide Quad Precision Fusion round to Odd!
111111 10001 00100.	I	Х	BFP128		xsdivqp[o]	v3.0			727	VSX Scalar Divide Quad-Precision [using round to Odd] X-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 11 of 30)

				4,						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 11100 10110.	-	ХХ	DEDICO		xsiexpdp	v3.0			731	VSX Scalar Insert Exponent Double-Precision X-form
111111 11011 00100/	-	Х	BFP128		xsiexpqp	v3.0			732	VSX Scalar Insert Exponent Quad-Precision X-form VSX Scalar Multiply-Add Quad-Precision [using round to
1111111 01100 00100.	-	Х	BFP128		xsmaddqp[o]	v3.0			739	Odd] X-form
111100 10000 000	I	ХХ			xsmaxcdp	v3.0			744	VSX Scalar Maximum Type-C Double-Precision XX3-form
111100 10010 000	Ι	ХХ			xsmaxjdp	v3.0			748	VSX Scalar Maximum Type-J Double-Precision XX3-form
111100 10001 000	I	ХХ			xsmincdp	v3.0			752	VSX Scalar Minimum Type-C Double-Precision XX3-form
111100 10011 000	I	ХХ			xsminjdp	v3.0			755	VSX Scalar Minimum Type-J Double-Precision XX3-form
111111 01101 00100.	I	Х	BFP128		xsmsubqp[o]	v3.0			763	VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd] X-form
111111 00001 00100.	I	Х	BFP128		xsmulqp[o]	v3.0			768	VSX Scalar Multiply Quad-Precision [using round to Odd] X-form
111111 01000 11001 00100/	I	Х	BFP128		xsnabsqp	v3.0			772	VSX Scalar Negative Absolute Quad-Precision X-form
111111 10000 11001 00100/	-	Х	BFP128		xsnegqp	v3.0			773	VSX Scalar Negate Quad-Precision X-form
111111 01110 00100.	I	Х	BFP128		xsnmaddqp[o]	v3.0			782	VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd] X-form
111111 01111 00100.	I	Х	BFP128		xsnmsubqp[o]	v3.0			791	VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd] X-form
111111 ////000 00101.	I	Х	BFP128		xsrqpi[x]	v3.0			802	VSX Scalar Round to Quad-Precision Integer [with Inexact] Z23-form
111111 ////001 00101/	I	Х	BFP128		xsrqpxp	v3.0			804	VSX Scalar Round Quad-Precision to Double-Extended Precision Z23-form
111111 11011 11001 00100.	Ι	Х	BFP128		xssqrtqp[o]	v3.0			812	VSX Scalar Square Root Quad-Precision [using round to Odd] X-form
111111 10000 00100.	_	Х	BFP128		xssubqp[o]	v3.0			818	VSX Scalar Subtract Quad-Precision [using round to Odd] X-form
111100 10110 1010./		ХХ			xststdcdp	v3.0			824	VSX Scalar Test Data Class Double-Precision XX2-form
111111 10110 00100/		Х	BFP128		xststdcqp	v3.0			825	VSX Scalar Test Data Class Quad-Precision X-form
111100 10010 1010./	-	ХХ			xststdcsp	v3.0			826	VSX Scalar Test Data Class Single-Precision XX2-form
111100 00000 10101 1011./	I	ХХ			xsxexpdp	v3.0			827	VSX Scalar Extract Exponent Double-Precision XX2-form
111111 00010 11001 00100/	- 1	Х	BFP128		xsxexpqp	v3.0			827	VSX Scalar Extract Exponent Quad-Precision X-form
111100 00001 10101 1011./	I	ХХ			xsxsigdp	v3.0			828	VSX Scalar Extract Significand Double-Precision XX2-form
111111 10010 11001 00100/	-	Х	BFP128		xsxsigqp	v3.0			828	VSX Scalar Extract Significand Quad-Precision X-form
111100 11000 11101 1011	I	ХХ			xvcvhpsp	v3.0			858	VSX Vector Convert Half-Precision to Single-Precision format XX2-form
111100 11001 11101 1011	I	ХХ			xvcvsphp	v3.0			861	VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form
111100 11111 000		ХХ			xviexpdp	v3.0			905	VSX Vector Insert Exponent Double-Precision XX3-form
111100 11011 000		ХХ			xviexpsp	v3.0			905	VSX Vector Insert Exponent Single-Precision XX3-form
111100 1111. 101	<u> </u>	ХХ			xvtstdcdp	v3.0			966	VSX Vector Test Data Class Double-Precision XX2-form
111100 1101. 101		ХХ			xvtstdcsp	v3.0	1		967	VSX Vector Test Data Class Single-Precision XX2-form
111100 00000 11101 1011	I	ХХ			xvxexpdp	v3.0			969	VSX Vector Extract Exponent Double-Precision XX2-form
111100 01000 11101 1011	I	ХХ			xvxexpsp	v3.0			969	VSX Vector Extract Exponent Single-Precision XX2-form
111100 00001 11101 1011	I	ХХ			xvxsigdp	v3.0			970	VSX Vector Extract Significand Double-Precision XX2-form
111100 01001 11101 1011	I	ХХ			xvxsigsp	v3.0			970	VSX Vector Extract Significand Single-Precision XX2-form
111100 10111 11101 1011		ХХ			xxbrd	v3.0	1		973	VSX Vector Byte-Reverse Doubleword XX2-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 12 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	ŭ			,7		
Instruction ¹	Book	Complian	Linux Opt	Always O	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 00111 11101 1011	_	XX	_	_	xxbrh	v3.0	_	_	974	VSX Vector Byte-Reverse Halfword XX2-form
111100 11111 11101 1011	Ī	XX			xxbrq	v3.0			975	VSX Vector Byte-Reverse Quadword XX2-form
111100 01111 11101 1011	Ī	ХХ			xxbrw	v3.0			976	VSX Vector Byte-Reverse Word XX2-form
111100 / 01010 0101	Ī	ХХ			xxextractuw	v3.0			978	VSX Vector Extract Unsigned Word XX2-form
111100 / 01011 0101	1	ХХ			xxinsertw	v3.0			978	VSX Vector Insert Word XX2-form
111100 00011 010	1	ХХ			xxperm	v3.0			995	VSX Vector Permute XX3-form
111100 00111 010	-	ХХ			xxpermr	v3.0			995	VSX Vector Permute Right-indexed XX3-form
111100 00 01011 01000.	ı	ХХ			xxspltib	v3.0			1001	VSX Vector Splat Immediate Byte X-form
000100 1.000 000001	1	ХХ			bcdadd.	v2.07			483	Decimal Add Modulo VX-form
000100 1.001 000001	Ι	ХХ			bcdsub.	v2.07			483	Decimal Subtract Modulo VX-form
010011 /// 10001 10000.	I	ХХХХ			bctar[l]	v2.07			43	Branch Conditional to Branch Target Address Register XL-form
011111 //// //// //// 01101 01110/	ı	Х	BHRB		clrbhrb	v2.07				Clear BHRB X-form
111111 11110 00110/	ı	. XXX			fmrgew	v2.07			166	Floating Merge Even Word X-form
111111 11010 00110/	1	. XXX			fmrgow	v2.07			166	Floating Merge Odd Word X-form
011111 / 00000 10110/	П	Х			icbt	v2.07			1062	Instruction Cache Block Touch X-form
011111 01000 10100.	ı	ХХ			Igarx	v2.07				Load Quadword And Reserve Indexed X-form
011111 00010 01100.	ı	XX			lxsiwax	v2.07			621	Load VSX Scalar as Integer Word Algebraic Indexed X-form
011111 00000 01100.	1	XX			lxsiwzx	v2.07			622	Load VSX Scalar as Integer Word & Zero Indexed X-form
011111 10000 01100.	ı	ХХ			lxsspx	v2.07			624	Load VSX Scalar Single-Precision Indexed X-form
011111 01001 01110/	-	Х	BHRB		mfbhrbe	v2.07				Move From BHRB XFX-form
011111 //// 00001 10011.	-	ХХ			mfvsrd	v2.07			123	Move From VSR Doubleword X-form
011111 //// 00011 10011.	-	XX			mfvsrwz	v2.07			124	Move From VSR Word and Zero X-form
011111 //// //// 00111 01110/	Ш	Х			msgclr	v2.07	HV		1349	Message Clear X-form
011111 //// //// 00101 01110/	Ш	Х			msgclrp	v2.07	Р		1351	Message Clear Privileged X-form
011111 //// //// 00110 01110/	Ш	Х			msgsnd	v2.07	HV		1348	Message Send X-form
011111 //// //// 00100 01110/	\equiv	Х			msgsndp	v2.07	Р		1350	Message Send Privileged X-form
011111 //// 00101 10011.	_	ХХ			mtvsrd	v2.07			124	Move To VSR Doubleword X-form
011111 //// 00110 10011.	-	ХХ			mtvsrwa	v2.07			125	Move To VSR Word Algebraic X-form
011111 //// 00111 10011.	-	ХХ			mtvsrwz	v2.07			125	Move To VSR Word and Zero X-form
010011 //// //// ///. 00100 10010/	Ī	Х	EBB		rfebb	v2.07				Return from Event Based Branch XL-form
011111 00101 101101	-	Х			stqcx.	v2.07				Store Quadword Conditional Indexed X-form
011111 00100 01100.	-	ХХ			stxsiwx	v2.07			649	Store VSX Scalar as Integer Word Indexed X-form
011111 10100 01100.	-	ХХ			stxsspx	v2.07			651	Store VSX Scalar Single-Precision Indexed X-form
000100 00101 000000	-	ХХ			vaddcuq	v2.07			335	Vector Add & write Carry Unsigned Quadword VX-form
000100 111101	Ι	ХХ			vaddecuq	v2.07			335	Vector Add Extended & write Carry Unsigned Quadword VA-form
000100 111100	Ι	ХХ			vaddeuqm	v2.07			334	Vector Add Extended Unsigned Quadword Modulo VA-form
000100 00011 000000	Ι	ХХ			vaddudm	v2.07			331	Vector Add Unsigned Doubleword Modulo VX-form
000100 00100 000000		ХХ			vadduqm	v2.07			334	Vector Add Unsigned Quadword Modulo VX-form
000100 10101 001100	-	ХХ			vbpermq	v2.07			467	Vector Bit Permute Quadword VX-form
000100 10100 001000	I	ХХ			vcipher	v2.07			440	Vector AES Cipher VX-form
000100 10100 001001	I	ХХ			vcipherlast	v2.07			440	Vector AES Cipher Last VX-form
000100 //// 11100 000010	ı	ХХ			vclzb	v2.07			452	Vector Count Leading Zeros Byte VX-form
000100 //// 11111 000010	I	ХХ			vclzd	v2.07			454	Vector Count Leading Zeros Doubleword VX-form
000100 //// 11101 000010	Ι	ХХ			vclzh	v2.07			452	Vector Count Leading Zeros Halfword VX-form
000100 //// 11110 000010	I	ХХ			vclzw	v2.07			453	Vector Count Leading Zeros Word VX-form
0001000011 000111	ı	ХХ			vcmpequd[.]	v2.07			396	Vector Compare Equal Unsigned Doubleword VC-form
0001001111 000111	Ι	ХХ			vcmpgtsd[.]	v2.07			401	Vector Compare Greater Than Signed Doubleword VC-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 13 of 30)

					T		ı	ı		
			3	Always Optional Category ⁴						
			Linux Optional Category ³	gol						
		Compliancy Subsets ²	eg	ate						
		se	Sat	Ö						
		Suk	al (na						
		ج	ou	tio				_		
		l au	pti	Q	nic nic	rc.	မမ	eb		
	J	뺼	0	ys	o L	u o	eg	۵		
	Book	E C	'nu	Ma	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	ă	ŭ	=	₹	Σ	>	Pı	Σ	P.	Name
000100	1	ХХ			vcmpgtud[.]	v2.07			401	Vector Compare Greater Than Unsigned Doubleword VC-form
000100 11010 000100		ХХ			veqv	v2.07			408	Vector Logical Equivalence VX-form
000100 ///// 10100 001100	i	ХХ			vgbbd	v2.07			450	Vector Gather Bits by Bytes by Doubleword VX-form
000100 00111 000010	Ť	ХХ			vmaxsd	v2.07			388	Vector Maximum Signed Doubleword VX-form
000100 00011 000010	Ť	ХХ			vmaxud	v2.07			388	Vector Maximum Unsigned Doubleword VX-form
000100 01111 000010	Т	ХХ			vminsd	v2.07			392	Vector Minimum Signed Doubleword VX-form
000100 01011 000010	I	ХХ			vminud	v2.07			392	Vector Minimum Unsigned Doubleword VX-form
000100 11110 001100		ХХ			vmrgew	v2.07			297	Vector Merge Even Word VX-form
000100 11010 001100		ХХ			vmrgow	v2.07			297	Vector Merge Odd Word VX-form
000100 01110 001000	<u> </u>	ХХ			vmulesw	v2.07			348	Vector Multiply Even Signed Word VX-form
000100 01010 001000		ХХ			vmuleuw	v2.07			349	Vector Multiply Even Unsigned Word VX-form
000100 00110 001000		ХХ			vmulosw	v2.07			348	Vector Multiply Odd Signed Word VX-form
000100 00010 001000		ХХ			vmulouw	v2.07			349	Vector Multiply Odd Unsigned Word VX-form
000100 00010 001001		ХХ			vmuluwm	v2.07			352	Vector Multiply Unsigned Word Modulo VX-form
000100 10110 000100	1	ХХ			vnand	v2.07			408	Vector Logical NAND VX-form
000100 10101 001000	<u> </u>	ХХ			vncipher	v2.07			441	Vector AES Inverse Cipher VX-form
000100 10101 001001	+	ХХ			vncipherlast	v2.07			441	Vector AES Inverse Cipher Last VX-form
000100 10101 000100	1	XX			vorc	v2.07			408	Vector Logical OR with Complement VX-form
000100 101101	ı	ХХ			vpermxor	v2.07			449	Vector Permute & Exclusive-OR VA-form Vector Pack Signed Doubleword Signed Saturate
000100 10111 001110		ХХ			vpksdss	v2.07			286	VX-form
000100 10101 001110	1	ХХ			vpksdus	v2.07			286	Vector Pack Signed Doubleword Unsigned Saturate
000100 10101 001110		۸۸			vpksuus	V2.07			200	VX-form
000100 10001 001110	1	ХХ			vpkudum	v2.07			289	Vector Pack Unsigned Doubleword Unsigned Modulo
_										VX-form Vector Pack Unsigned Doubleword Unsigned Saturate
000100 10011 001110	I	ХХ			vpkudus	v2.07			289	VX-form
000100 10000 001000		ХХ			vpmsumb	v2.07			445	Vector Polynomial Multiply-Sum Byte VX-form
000100 10011 001000		ХХ			vpmsumd	v2.07			448	Vector Polynomial Multiply-Sum Doubleword VX-form
000100 10001 001000	-	ХХ			vpmsumh	v2.07			446	Vector Polynomial Multiply-Sum Halfword VX-form
000100 10010 001000		ХХ			vpmsumw	v2.07			447	Vector Polynomial Multiply-Sum Word VX-form
000100 //// 11100 000011		ХХ			vpopcntb	v2.07			462	Vector Population Count Byte VX-form
000100 //// 11111 000011		ХХ			vpopcntd	v2.07				Vector Population Count Doubleword VX-form
000100 //// 11101 000011	<u> </u>	ХХ			vpopcnth	v2.07			462	Vector Population Count Halfword VX-form
000100 //// 11110 000011	<u> </u>	ХХ			vpopcntw	v2.07			463	Vector Population Count Word VX-form
000100 00011 000100	+	XX			vrld	v2.07			410	Vector Rotate Left Doubleword VX-form
000100 //// 10111 001000	<u> </u>	XX			vsbox	v2.07			442	Vector AES SubBytes VX-form
000100 11011 000010	1	XX			vshasigmad	v2.07 v2.07			443 444	Vector SHA-512 Sigma Doubleword VX-form
000100 11010 000010 000100 10111 000100	1	XX			vshasigmaw vsld	v2.07			419	Vector SHA-256 Sigma Word VX-form Vector Shift Left Doubleword VX-form
000100 01111 000100	1	XX			vsrad	v2.07			425	Vector Shift Right Algebraic Doubleword VX-form
000100 11011 000100	÷	XX			vsrd	v2.07			422	Vector Shift Right Doubleword VX-form
	<u> </u>									Vector Subtract & write Carry-out Unsigned Quadword
000100 10101 000000	<u> </u>	ХХ			vsubcuq	v2.07			343	VX-form
000100 111111	1	ХХ			vsubecuq	v2.07			343	Vector Subtract Extended & write Carry-out Unsigned
										Quadword VA-form Vector Subtract Extended Unsigned Quadword Modulo
000100 111110	-1	ХХ			vsubeuqm	v2.07			342	VA-form
000100 10011 000000	1	ХХ			vsubudm	v2.07			339	Vector Subtract Unsigned Doubleword Modulo VX-form
000100 10100 000000	-	ХХ			vsubuqm	v2.07			342	Vector Subtract Unsigned Quadword Modulo VX-form
000100 //// 11001 001110	I	ХХ			vupkhsw	v2.07			292	Vector Unpack High Signed Word VX-form
000100 //// 11011 001110	Ī	ХХ			vupklsw	v2.07			292	Vector Unpack Low Signed Word VX-form
111100 00000 000		ХХ			xsaddsp	v2.07			672	VSX Scalar Add Single-Precision XX3-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 14 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 ///// 10000 1011	-	ХХ			xscvdpspn	v2.07			694	VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form
111100 ///// 10100 1011	-	ХХ			xscvspdpn	v2.07			718	VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling XX2-form
111100 ///// 10011 1000	Ι	ХХ			xscvsxdsp	v2.07			721	VSX Scalar Convert with round Signed Doubleword to Single-Precision format XX2-form
111100 ///// 10010 1000	I	ХХ			xscvuxdsp	v2.07			724	VSX Scalar Convert with round Unsigned Doubleword to Single-Precision XX2-form
111100 00011 000	Ι	ХХ			xsdivsp	v2.07			729	VSX Scalar Divide Single-Precision XX3-form
111100 00000 001	Ι	ХХ			xsmaddasp	v2.07			736	VSX Scalar Multiply-Add Type-A Single-Precision XX3-form
111100 00001 001	Ι	ХХ			xsmaddmsp	v2.07			736	VSX Scalar Multiply-Add Type-M Single-Precision XX3-form
111100 00010 001	ı	ХХ			xsmsubasp	v2.07			760	VSX Scalar Multiply-Subtract Type-A Single-Precision XX3-form
111100 00011 001	ı	ХХ			xsmsubmsp	v2.07			760	VSX Scalar Multiply-Subtract Type-M Single-Precision XX3-form
111100 00010 000	_	XX			xsmulsp	v2.07			770	VSX Scalar Multiply Single-Precision XX3-form
111100 10000 001	Ė	XX			•	v2.07			779	VSX Scalar Negative Multiply-Add Type-A
					xsnmaddasp					Single-Precision XX3-form VSX Scalar Negative Multiply-Add Type-M
111100 10001 001	ı	XX			xsnmaddmsp	v2.07			779	Single-Precision XX3-form
111100 10010 001	Ι	ХХ			xsnmsubasp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 10011 001	I	ХХ			xsnmsubmsp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 ///// 00001 1010	I	ХХ			xsresp	v2.07			800	VSX Scalar Reciprocal Estimate Single-Precision XX2-form
111100 //// 10001 1001	Ι	ХХ			xsrsp	v2.07			806	VSX Scalar Round to Single-Precision XX2-form
111100 //// 00000 1010	Ι	ХХ			xsrsqrtesp	v2.07			808	VSX Scalar Reciprocal Square Root Estimate Single-Precision XX2-form
111100 //// 00000 1011	I	ХХ			xssqrtsp	v2.07			814	VSX Scalar Square Root Single-Precision XX2-form
111100 00001 000	-	ХХ			xssubsp	v2.07			820	VSX Scalar Subtract Single-Precision XX3-form
111100 10111 010		XX			xxleqv	v2.07			989	VSX Vector Logical Equivalence XX3-form
111100 10110 010		XX			xxlnand	v2.07			989	VSX Vector Logical NAND XX3-form
111100 10101 010 011111 /0010 01010/	+	XX			xxlorc addg6s	v2.07 v2.06			990 118	VSX Vector Logical OR with Complement XX3-form Add and Generate Sixes XO-form
011111 00111 11100/	÷	XX			bpermd	v2.06			105	Bit Permute Doubleword X-form
011111 //// 01001 11010/	Ť	XXXX			cbcdtd	v2.06			117	Convert Binary Coded Decimal To Declets X-form
011111 //// 01000 11010/	Ι	ХХХХ			cdtbcd	v2.06			117	Convert Declets To Binary Coded Decimal X-form
111011 //// 11001 00010.	Ι	Х	DFP		dcffix[.]	v2.06			235	DFP Convert From Fixed X-form
011111 01101 01001.	Ι	ХХ			divde[.]	v2.06		SR	90	Divide Doubleword Extended XO-form
011111 11101 01001.	ı	XX			divdeo[.]	v2.06		SR	90	Divide Doubleword Extended & record OV XO-form
011111 01100 01001.		ХХ			divdeu[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned XO-form
011111 11100 01001.	I	ХХ			divdeuo[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned & record OV XO-form
011111 01101 01011.		XXXX			divwe[.]	v2.06		SR	83	Divide Word Extended XO-form
011111 11101 01011.	-	XX XXXX			divweo[.]	v2.06		SR SR	83	Divide Word Extended & record OV XO-form Divide Word Extended Unsigned XO-form
011111 01100 01011 011111 11100 01011	_	XX			divweu[.] divweuo[.]	v2.06 v2.06		SR	83 83	Divide Word Extended Unsigned & record OV XO-form
	-							Οľ		Floating Convert with round Signed Doubleword to
111011 ///// 11010 01110.	ı	. XXX			fcfids[.]	v2.06			179	Single-Precision format X-form Floating Convert with round Unsigned Doubleword to
111111 ///// 11110 01110.	I	. XXX			fcfidu[.]	v2.06			179	Double-Precision format X-form
111011 ///// 11110 01110.	I	. ХХХ			fcfidus[.]	v2.06			180	Floating Convert with round Unsigned Doubleword to Single-Precision format X-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 15 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 //// 11101 01110.	I	. XXX			fctidu[.]	v2.06			175	Floating Convert with round Double-Precision To Unsigned Doubleword format X-form
111111 ///// 11101 01111.	I	. ХХХ			fctiduz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Doubleword format X-form
111111 ///// 00100 01110.	1	. XXX			fctiwu[.]	v2.06			177	Floating Convert with round Double-Precision To Unsigned Word format X-form
111111 ///// 00100 01111.	1	. XXX			fctiwuz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Word format X-form
111111 // 00100 00000/	Т	. ХХХ			ftdiv	v2.06			170	Floating Test for software Divide X-form
111111 // //// 00101 00000/	Ī	. ХХХ			ftsgrt	v2.06			171	Floating Test for software Square Root X-form
011111 00001 10100.	iII	Х			Ibarx	v2.06			1087	Load Byte And Reserve Indexed X-form
011111 10000 10100/	T	XX			Idbrx	v2.06			69	Load Doubleword Byte-Reverse Indexed X-form
011111 11011 10111/	1	. XXX			lfiwzx	v2.06			157	Load Floating-Point as Integer Word & Zero Indexed X-form
011111 00011 10100.	П	Х			Iharx	v2.06			1088	Load Halfword And Reserve Indexed Xform
011111 10010 01100.	1	ХХ			lxsdx	v2.06			619	Load VSX Scalar Doubleword Indexed X-form
011111	Ť	ХХ			lxvd2x	v2.06			627	Load VSX Vector Doubleword*2 Indexed X-form
011111 01010 01100.	Ť	ХХ			lxvdsx	v2.06			641	Load VSX Vector Doubleword & Splat Indexed X-form
011111 11000 01100.	i	ХХ			lxvw4x	v2.06			643	Load VSX Vector Word*4 Indexed X-form
011111 //// 01111 11010/	Ė	XX			popentd	v2.06			104	Population Count Doubleword X-form
011111 //// 01011 11010/	i	XXXX			popentw	v2.06			103	Population Count Words X-form
011111 10101 101101	i II	Х			stbcx.	v2.06			1089	Store Byte Conditional Indexed X-form
011111 10100 10100/	-	XX			stdbrx	v2.06			69	Store Doubleword Byte-Reverse Indexed X-form
011111 10100 101007	-	X			sthcx.	v2.06			1090	Store Halfword Conditional Indexed X-form
	- 11	XX			stxsdx	v2.06			647	Store VSX Scalar Doubleword Indexed X-form
011111 10110 01100. 011111 11110 01100.	-	XX			stxvd2x	v2.06			654	Store VSX Vector Doubleword*2 Indexed X-form
	-	XX			stxvw4x				661	Store VSX Vector Word*4 Indexed X-form
						v2.06				
111100 //// 10101 1001 111100 00100 000	- 1	XX			xsabsdp	v2.06			666	VSX Scalar Absolute Double-Precision XX2-form
111100 00100 000	ı	ХХ			xsadddp	v2.06			667	VSX Scalar Add Double-Precision XX3-form
111100// 00101 011/	I	ХХ			xscmpodp	v2.06			684	VSX Scalar Compare Ordered Double-Precision XX3-form
111100// 00100 011/	I	ХХ			xscmpudp	v2.06			687	VSX Scalar Compare Unordered Double-Precision XX3-form
111100 10110 000	-	ХХ			xscpsgndp	v2.06			690	VSX Scalar Copy Sign Double-Precision XX3-form
111100 ///// 10000 1001	Ι	ХХ			xscvdpsp	v2.06			693	VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form
111100 ///// 10101 1000	I	XX			xscvdpsxds	v2.06			695	VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 00101 1000	_	ХХ			xscvdpsxws	v2.06			697	VSX Scalar Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 10100 1000	_	XX			xscvdpuxds	v2.06			699	VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 00100 1000	I	XX			xscvdpuxws	v2.06			701	VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 //// 10100 1001	Ι	ХХ			xscvspdp	v2.06			717	VSX Scalar Convert Single-Precision to Double-Precision format XX2-form
111100 ///// 10111 1000	Ι	ХХ			xscvsxddp	v2.06			720	VSX Scalar Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 ///// 10110 1000	I	ХХ			xscvuxddp	v2.06			723	VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 00111 000	Ι	ХХ			xsdivdp	v2.06			725	VSX Scalar Divide Double-Precision XX3-form
111100 00100 001	ı	ХХ			xsmaddadp	v2.06			733	VSX Scalar Multiply-Add Type-A Double-Precision
111100 00100 001	1	۸۸			nomauuaup	VZ.00			133	XX3-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 16 of 30)

	1	1			1	1				
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 00101 001	Ι	ХХ			xsmaddmdp	v2.06			733	VSX Scalar Multiply-Add Type-M Double-Precision XX3-form
111100 10100 000	ı	ХХ			xsmaxdp	v2.06			742	VSX Scalar Maximum Double-Precision XX3-form
111100 10101 000		ХХ			xsmindp	v2.06			750	VSX Scalar Minimum Double-Precision XX3-form
111100 00110 001	Ι	ХХ			xsmsubadp	v2.06			757	VSX Scalar Multiply-Subtract Type-A Double-Precision XX3-form
111100 00111 001	I	XX			xsmsubmdp	v2.06			757	VSX Scalar Multiply-Subtract Type-M Double-Precision XX3-form
111100 00110 000	Ī	ХХ			xsmuldp	v2.06			766	VSX Scalar Multiply Double-Precision XX3-form
111100 ///// 10110 1001	I	ХХ			xsnabsdp	v2.06			772	VSX Scalar Negative Absolute Double-Precision XX2-form
111100 //// 10111 1001		ХХ			xsnegdp	v2.06			773	VSX Scalar Negate Double-Precision XX2-form
111100 10100 001	1	ХХ			xsnmaddadp	v2.06			774	VSX Scalar Negative Multiply-Add Type-A Double-Precision XX3-form
111100 10101 001	I	ХХ			xsnmaddmdp	v2.06			774	VSX Scalar Negative Multiply-Add Type-M Double-Precision XX3-form
111100 10110 001	Ι	ХХ			xsnmsubadp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 10111 001	-	ХХ			xsnmsubmdp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 ///// 00100 1001	-	ХХ			xsrdpi	v2.06			794	VSX Scalar Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 00110 1011	1	XX			xsrdpic	v2.06			795	VSX Scalar Round to Double-Precision Integer exact using Current rounding mode XX2-form
111100 ///// 00111 1001	Ι	ХХ			xsrdpim	v2.06			796	VSX Scalar Round to Double-Precision Integer using round toward -Infinity XX2-form
111100 ///// 00110 1001	Ι	ХХ			xsrdpip	v2.06			797	VSX Scalar Round to Double-Precision Integer using round toward +Infinity XX2-form
111100 ///// 00101 1001	Ι	ХХ			xsrdpiz	v2.06			798	VSX Scalar Round to Double-Precision Integer using round toward Zero XX2-form
111100 ///// 00101 1010	1	XX			xsredp	v2.06			799	VSX Scalar Reciprocal Estimate Double-Precision XX2-form
111100 ///// 00100 1010	I	ХХ			xsrsqrtedp	v2.06			807	VSX Scalar Reciprocal Square Root Estimate Double-Precision XX2-form
111100 //// 00100 1011	Ī	ХХ			xssqrtdp	v2.06			810	VSX Scalar Square Root Double-Precision XX2-form
111100 00101 000		ХХ			xssubdp	v2.06			816	VSX Scalar Subtract Double-Precision XX3-form
111100// 00111 101/	I	ХХ			xstdivdp	v2.06			822	VSX Scalar Test for software Divide Double-Precision XX3-form
111100// ///// 00110 1010./	Ι	ХХ			xstsqrtdp	v2.06			823	VSX Scalar Test for software Square Root Double-Precision XX2-form
111100 //// 11101 1001		ХХ			xvabsdp	v2.06			829	VSX Vector Absolute Value Double-Precision XX2-form
111100 //// 11001 1001		ХХ			xvabssp	v2.06			829	VSX Vector Absolute Value Single-Precision XX2-form
111100 01100 000	<u> </u>	XX			xvadddp	v2.06			830	VSX Vector Add Double-Precision XX3-form
111100	1	XX			xvaddsp xvcmpeqdp[.]	v2.06 v2.06			834 841	VSX Vector Add Single-Precision XX3-form VSX Vector Compare Equal To Double-Precision XX3-form
1111001000 011	1	XX			xvcmpeqsp[.]	v2.06			842	VSX Vector Compare Equal To Single-Precision XX3-form
1111001110 011	ı	XX			xvcmpgedp[.]	v2.06			843	VSX Vector Compare Greater Than or Equal To Double-Precision XX3-form
111100	ı	XX			xvcmpgesp[.]	v2.06			844	VSX Vector Compare Greater Than or Equal To Single-Precision XX3-form
1111001101 011	1	ХХ			xvcmpgtdp[.]	v2.06			845	VSX Vector Compare Greater Than Double-Precision XX3-form
1111001001 011	ı	XX			xvcmpgtsp[.]	v2.06			846	VSX Vector Compare Greater Than Single-Precision XX3-form
111100 11110 000	Ι	ХХ			xvcpsgndp	v2.06			847	VSX Vector Copy Sign Double-Precision XX3-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 17 of 30)

Instruction ¹	- Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 11010 000	ı	ХХ			xvcpsgnsp	v2.06			847	VSX Vector Copy Sign Single-Precision XX3-form VSX Vector Convert with round Double-Precision to
111100 ///// 11000 1001	ı	ХХ			xvcvdpsp	v2.06			849	Single-Precision format XX2-form
111100 ///// 11101 1000	Ι	ХХ			xvcvdpsxds	v2.06			850	VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 01101 1000	1	ХХ			xvcvdpsxws	v2.06			852	VSX Vector Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 11100 1000	_	XX			xvcvdpuxds	v2.06			854	VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 01100 1000	_	XX			xvcvdpuxws	v2.06			856	VSX Vector Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 ///// 11100 1001	1	ХХ			xvcvspdp	v2.06			860	VSX Vector Convert Single-Precision to Double-Precision format XX2-form
111100 ///// 11001 1000	I	ХХ			xvcvspsxds	v2.06			862	VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format XX2-form
111100 //// 01001 1000	1	ХХ			xvcvspsxws	v2.06			864	VSX Vector Convert with round to zero Single-Precision to Signed Word format XX2-form
111100 ///// 11000 1000	ı	ХХ			xvcvspuxds	v2.06			866	VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format XX2-form
111100 ///// 01000 1000	Ι	ХХ			xvcvspuxws	v2.06			868	VSX Vector Convert with round to zero Single-Precision to Unsigned Word format XX2-form
111100 ///// 11111 1000	ı	ХХ			xvcvsxddp	v2.06			870	VSX Vector Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 //// 11011 1000	Ι	ХХ			xvcvsxdsp	v2.06			871	VSX Vector Convert with round Signed Doubleword to Single-Precision format XX2-form
111100 ///// 01111 1000	1	ХХ			xvcvsxwdp	v2.06			872	VSX Vector Convert Signed Word to Double-Precision format XX2-form
111100 ///// 01011 1000	I	ХХ			xvcvsxwsp	v2.06			872	VSX Vector Convert with round Signed Word to Single-Precision format XX2-form
111100 ///// 11110 1000	1	ХХ			xvcvuxddp	v2.06			873	VSX Vector Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 ///// 11010 1000	I	ХХ			xvcvuxdsp	v2.06			874	VSX Vector Convert with round Unsigned Doubleword to Single-Precision format XX2-form
111100 ///// 01110 1000	1	ХХ			xvcvuxwdp	v2.06			875	VSX Vector Convert Unsigned Word to Double-Precision format XX2-form
111100 ///// 01010 1000	I	ХХ			xvcvuxwsp	v2.06			875	VSX Vector Convert with round Unsigned Word to Single-Precision format XX2-form
111100 01111 000	I	ХХ			xvdivdp	v2.06			876	VSX Vector Divide Double-Precision XX3-form
111100 01011 000	I	ХХ			xvdivsp	v2.06			878	VSX Vector Divide Single-Precision XX3-form
111100 01100 001	1	ХХ			xvmaddadp	v2.06			906	VSX Vector Multiply-Add Type-A Double-Precision XX3-form
111100 01000 001	1	ХХ			xvmaddasp	v2.06			909	VSX Vector Multiply-Add Type-A Single-Precision XX3-form
111100 01101 001	ı	ХХ			xvmaddmdp	v2.06			906	VSX Vector Multiply-Add Type-M Double-Precision XX3-form
111100 01001 001	I	ХХ			xvmaddmsp	v2.06			909	VSX Vector Multiply-Add Type-M Single-Precision XX3-form
111100 11100 000	Π	ХХ			xvmaxdp	v2.06			912	VSX Vector Maximum Double-Precision XX3-form
111100 11000 000	I	ХХ			xvmaxsp	v2.06			914	VSX Vector Maximum Single-Precision XX3-form
111100 11101 000	I	ХХ			xvmindp	v2.06			916	VSX Vector Minimum Double-Precision XX3-form
111100 11001 000	-	ХХ			xvminsp	v2.06			918	VSX Vector Minimum Single-Precision XX3-form
111100 01110 001	I	ХХ			xvmsubadp	v2.06			920	VSX Vector Multiply-Subtract Type-A Double-Precision XX3-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 18 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name VSX Vector Multiply-Subtract Type-A Single-Precision
111100 01010 001		ХХ			xvmsubasp	v2.06			923	XX3-form VSX Vector Multiply-Subtract Type-M Double-Precision
111100 01111 001	I	ХХ			xvmsubmdp	v2.06			920	XX3-form
111100 01011 001	ı	ХХ			xvmsubmsp	v2.06			923	VSX Vector Multiply-Subtract Type-M Single-Precision XX3-form
111100 01110 000	<u> </u>	ХХ			xvmuldp	v2.06			926	VSX Vector Multiply Double-Precision XX3-form
111100 01010 000	-	ХХ			xvmulsp	v2.06			928	VSX Vector Multiply Single-Precision XX3-form
111100 ///// 11110 1001	I	ХХ			xvnabsdp	v2.06			930	VSX Vector Negative Absolute Double-Precision XX2-form
111100 ///// 11010 1001	I	ХХ			xvnabssp	v2.06			930	VSX Vector Negative Absolute Single-Precision XX2-form
111100 //// 11111 1001		ХХ			xvnegdp	v2.06			931	VSX Vector Negate Double-Precision XX2-form
111100 //// 11011 1001	ı	ХХ			xvnegsp	v2.06			931	VSX Vector Negate Single-Precision XX2-form
111100 11100 001	I	ХХ			xvnmaddadp	v2.06			932	VSX Vector Negative Multiply-Add Type-A Double-Precision XX3-form
111100 11000 001	I	ХХ			xvnmaddasp	v2.06			936	VSX Vector Negative Multiply-Add Type-A Single-Precision XX3-form
111100 11101 001	I	XX			xvnmaddmdp	v2.06			932	VSX Vector Negative Multiply-Add Type-M Double-Precision XX3-form
111100 11001 001	ı	ХХ			xvnmaddmsp	v2.06			936	VSX Vector Negative Multiply-Add Type-M Single-Precision XX3-form
111100 11110 001	I	ХХ			xvnmsubadp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 11010 001	ı	ХХ			xvnmsubasp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 11111 001	I	ХХ			xvnmsubmdp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 11011 001	I	ХХ			xvnmsubmsp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 //// 01100 1001	I	ХХ			xvrdpi	v2.06			945	VSX Vector Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 01110 1011	ı	ХХ			xvrdpic	v2.06			946	VSX Vector Round to Double-Precision Integer Exact using Current rounding mode XX2-form
111100 //// 01111 1001	I	XX			xvrdpim	v2.06			947	VSX Vector Round to Double-Precision Integer using round toward -Infinity XX2-form
111100 ///// 01110 1001	I	XX			xvrdpip	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward +Infinity XX2-form
111100 ///// 01101 1001	I	ХХ			xvrdpiz	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward Zero XX2-form
111100 //// 01101 1010	I	XX			xvredp	v2.06			949	VSX Vector Reciprocal Estimate Double-Precision XX2-form
111100 //// 01001 1010	I	ХХ			xvresp	v2.06			950	VSX Vector Reciprocal Estimate Single-Precision XX2-form
111100 //// 01000 1001	I	ХХ			xvrspi	v2.06			951	VSX Vector Round to Single-Precision Integer using round to Nearest Away XX2-form
111100 //// 01010 1011	I	ХХ			xvrspic	v2.06			952	VSX Vector Round to Single-Precision Integer Exact using Current rounding mode XX2-form
111100 //// 01011 1001	I	ХХ			xvrspim	v2.06			953	VSX Vector Round to Single-Precision Integer using round toward -Infinity XX2-form
111100 //// 01010 1001	I	ХХ			xvrspip	v2.06			954	VSX Vector Round to Single-Precision Integer using round toward +Infinity XX2-form
111100 //// 01001 1001	ı	ХХ			xvrspiz	v2.06			954	VSX Vector Round to Single-Precision Integer using round toward Zero XX2-form
111100 //// 01100 1010	I	ХХ			xvrsqrtedp	v2.06			955	VSX Vector Reciprocal Square Root Estimate Double-Precision XX2-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 19 of 30)

						1				
				4/						
			Linux Optional Category ³	Category ⁴						
		7,	ō	eg						
		Subsets ²	ate.	Sat						
		sqı	ပၱ	al (
		Su	٦a	Optional						
		ુ	<u>.</u>	pti	O			٧.		
		an	ρ		nic	22	_g e)ec		
	¥	ğ	×	зуs	mc	Ö	<u>je</u>	e [a)	
	Book	Compliancy	<u>n</u>	Always	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	В	၁		٧		Š	Ь	Δ	Ь	Name
111100 ///// 01000 1010	1	XX			xvrsqrtesp	v2.06			956	VSX Vector Reciprocal Square Root Estimate Single-Precision XX2-form
111100 //// 01100 1011	_	ХХ			xvsqrtdp	v2.06			957	VSX Vector Square Root Double-Precision XX2-form
111100 //// 01000 1011	-	XX			xvsqrtap	v2.06			958	VSX Vector Square Root Single-Precision XX2-form
111100 01101 000		XX			xvsubdp	v2.06			959	VSX Vector Square Root Single-Fredsion XX2-form
111100 01001 000	i	XX			xvsubsp	v2.06			961	VSX Vector Subtract Single-Precision XX3-form
					·					VSX Vector Test for software Divide Double-Precision
111100// 01111 101/	1	ХХ			xvtdivdp	v2.06			963	XX3-form
111100// 01011 101/	I	ХХ			xvtdivsp	v2.06			964	VSX Vector Test for software Divide Single-Precision XX3-form
111100// //// 01110 1010./	ı	ХХ			xvtsqrtdp	v2.06			965	VSX Vector Test for software Square Root
										Double-Precision XX2-form VSX Vector Test for software Square Root
111100// //// 01010 1010./	I	ХХ			xvtsqrtsp	v2.06			965	Single-Precision XX2-form
111100 10000 010	ı	ХХ			xxland	v2.06			988	VSX Vector Logical AND XX3-form
111100 10001 010	ı	ХХ			xxlandc	v2.06			988	VSX Vector Logical AND with Complement XX3-form
111100 10100 010	ı	ХХ			xxlnor	v2.06			990	VSX Vector Logical NOR XX3-form
111100 10010 010	1	ХХ			xxlor	v2.06			991	VSX Vector Logical OR XX3-form
111100 10011 010	-	ХХ			xxlxor	v2.06			991	VSX Vector Logical XOR XX3-form
111100 00010 010	ı	ХХ			xxmrghw	v2.06			992	VSX Vector Merge High Word XX3-form
111100 00110 010	ı	ХХ			xxmrglw	v2.06			992	VSX Vector Merge Low Word XX3-form
111100 001 010	ı	ХХ			xxpermdi	v2.06			996	VSX Vector Permute Doubleword Immediate XX3-form
111100 11		ХХ			xxsel	v2.06			998	VSX Vector Select XX4-form
111100 000 010	_	ХХ			xxsldwi	v2.06			1000	VSX Vector Shift Left Double by Word Immediate XX3-form
111100 /// 01010 0100	_	ХХ			xxspltw	v2.06			1003	VSX Vector Splat Word XX2-form
011111 01111 11100/		XXXX			cmpb	v2.05			102	Compare Bytes X-form
111011 00000 00010.		Х	DFP		dadd[.]	v2.05			210	DFP Add X-form
111111 00000 00010.	_	Х	DFP		daddq[.]	v2.05			210	DFP Add Quad X-form
111111 //// 11001 00010.	- 1	Х	DFP		dcffixq[.]	v2.05			235	DFP Convert From Fixed Quad X-form
111011// 00100 00010/	-	Х	DFP		dcmpo	v2.05				DFP Compare Ordered X-form
111111 // 00100 00010/	-	Х	DFP		dcmpoq	v2.05				DFP Compare Ordered Quad X-form
111011// 10100 00010/	- 1	Х	DFP		dcmpu	v2.05				DFP Compare Unordered X-form
111111 // 10100 00010/	ı	Х	DFP		dcmpuq	v2.05				DFP Compare Unordered Quad X-form
111011 //// 01000 00010.	ı	Х	DFP		dctdp[.]	v2.05				DFP Convert To DFP Long X-form
111011 //// 01001 00010.		Х	DFP		dctfix[.]	v2.05			-	DFP Convert To Fixed X-form
111111 ///// 01001 00010.	ı	Х	DFP		dctfixq[.]	v2.05				DFP Convert To Fixed Quad X-form
111111 //// 01000 00010.		Х	DFP		dctqpq[.]	v2.05				DFP Convert To DFP Extended X-form
111011 01010 00010.		Х	DFP		ddedpd[.]	v2.05				DFP Decode DPD To BCD X-form
111111 01010 00010.		Х	DFP		ddedpdq[.]	v2.05				DFP Decode DPD To BCD Quad X-form
111011 10001 00010.	-	Х	DFP		ddiv[.]	v2.05				DFP Divide X-form
111111 10001 00010.	I	X	DFP DFP		ddivq[.] denbcd[.]	v2.05				DFP Divide Quad X-form DFP Encode BCD To DPD X-form
111011/// 11010 00010. 111111/// 11010 00010.	1	X	DFP			v2.05	-	-		
111011 11010 00010.	1	۸ V	DFP		denbcdq[.] diex[.]	v2.05 v2.05				DFP Encode BCD To DPD Quad X-form DFP Insert Biased Exponent X-form
111111 11011 00010.	1	X	DFP		diex[.]	v2.05				DFP Insert Biased Exponent X-form DFP Insert Biased Exponent Quad X-form
111011 00001 00010.	1	A	DFP		dmul[.]	v2.05 v2.05				DFP Multiply X-form
111111 00001 00010.	1	Х	DFP		dmulq[.]	v2.05				DFP Multiply Quad X-form
111011	1	Х	DFP		dqua[.]	v2.05 v2.05				DFP Quantize Z23-form
111011	ı	Λ	DFP		dquai[.]	v2.05				DFP Quantize Immediate Z23-form
111111	ı	Х	DFP		dquaiq[.]	v2.05 v2.05				DFP Quantize Immediate Z23-101111 DFP Quantize Immediate Quad Z23-form
111111	I	Х	DFP		dquaq[.]	v2.05				DFP Quantize Infinediate Quad 223-10111 DFP Quantize Quad Z23-form
111111 //// 11000 00010.	1	Λ	DFP		drdpq[.]	v2.05				DFP Round To DFP Long X-form
11000 00010.	•	· · · · · · · · · · · · · · · · · · ·	511		~. ~PA[.]	1	Ī	ı	25	

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 20 of 30)

Instruction	
111111	
111111	1
111011	
111111	23-form
111011	
111011	
111111	
111011	-form
111111	
111011	
111111	
111011	
111111	
111111	
111011	
111111	
111011	
111111	
111011 //// 01011 00010 I X DFP dxex[.] v2.05 240 DFP Extract Biased Exponent X-form 111111 //// 01011 00010 I XX DFP dxexq[.] v2.05 240 DFP Extract Biased Exponent Quad X-form 111111 00000 01000 I XXX fcpsgn[.] v2.05 HV 1174 Load Byte & Zero Caching Inhibited Indexed X-for 011111 11010 10101/ III X Idcix v2.05 HV 1174 Load Doubleword Caching Inhibited Indexed X-form 011111 11001 10101/ III X Ifdp v2.05 163 Load Floating-Point Double Pair Indexed X-form 011111 11000 10111/ I XX Ifdpx v2.05 163 Load Floating-Point Double Pair Indexed X-form 011111 11010 10111/ I XXX Ifiwax v2.05 HV 1174 Load Floating-Point as Integer Word Algebraic Inc 011111 11001 10111/ I XXX Ifix-ix v2.05 HV 1174	
1111111 ///// 01011 00010. I X DFP dxxq[.] v2.05 240 DFP Extract Biased Exponent Quad X-form 111111 00000 01000. I XXX fcpsgn[.] v2.05 165 Floating Copy Sign X-form 011111 11010 10101/ III X lbzcix v2.05 HV 1174 Load Byte & Zero Caching Inhibited Indexed X-for 011111 11011 10101/ III X Idcix v2.05 HV 1174 Load Doubleword Caching Inhibited Indexed X-form 011101 Ifdp v2.05 163 Load Floating-Point Double Pair Indexed X-form 011111 Ifdpx v2.05 163 Load Floating-Point Double Pair Indexed X-form 011111 Ifiwax v2.05 157 Load Floating-Point as Integer Word Algebraic Inc 011111 Ihzcix v2.05 HV 1174 Load Halfword & Zero Caching Inhibited Indexed	
1111111 00000 01000. I XXX fcpsgn[.] v2.05 165 Floating Copy Sign X-form 011111 11010 10101/ III.X lbzcix v2.05 HV 1174 Load Byte & Zero Caching Inhibited Indexed X-for 011111 11011 10101/ III.X Idcix v2.05 HV 1174 Load Doubleword Caching Inhibited Indexed X-for 111001	
011111	
011111 11011 10101/ III .X Idcix v2.05 HV 1174 Load Doubleword Caching Inhibited Indexed X-for 111001	
111101	
011111 11000 10111/ I .XX Ifdpx v2.05 163 Load Floating-Point Double Pair Indexed X-form 011111 11010 10111/ I .XXX V2.05 157 Load Floating-Point as Integer Word Algebraic Inc 011111 11001 10101/ III .XX Ihzcix v2.05 HV 1174 Load Halfword & Zero Caching Inhibited Indexed	orm
011111 11010 10111/ I .XXX Ifiwax v2.05 157 Load Floating-Point as Integer Word Algebraic Inc. X-form 011111 11001 10101/ III Ihzcix v2.05 HV 1174 Load Halfword & Zero Caching Inhibited Indexed	
011111	
	luexeu
	X-form
011111	form
011111 //// 00101 11010/ IXX prtyd v2.05 104 Parity Doubleword X-form	
011111 //// 00100 11010/ I XXXX prtyw v2.05 103 Parity Word X-form	
011111 //// 11110 100111 I I I X slbfee. v2.05 P SR 1242 SLB Find Entry ESID X-form	
011111	,
011111	iorm
111101	
011111	
011111 11101 10101/ I I I I .X sthcix v2.05 HV 1175 Store Halfword Caching Inhibited Indexed X-form 011111 11100 10101/ I I I I .X stwcix v2.05 HV 1175 Store Word Caching Inhibited Indexed X-form	11
011111 11100 10101/ I I I I stwcix v2.05 HV 1175 Store Word Caching Inhibited Indexed X-form 011111 01111/ I isel v2.03 98 Integer Select A-form	
011111	
011111	
011111	
011111	
011111	
011111	
011111	
000100 //// / 11000 000100 IXX mfvscr v2.03 501 Move From Vector Status and Control Register V2.03	VX-form
000100 //// //// 11001 000100 IXX mtvscr v2.03 501 Move To Vector Status and Control Register VX-for	

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 21 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷		
	Book	om	(nu	lwa	ner	ersi	ri	opo	Page	
Instruction ¹	В		Ξ	٧	_		Ь	Μ		Name
011111 00100 00111/		ХХ			stvebx	v2.03			277	Store Vector Element Byte Indexed X-form
011111 00101 00111/	<u> </u>	ХХ			stvehx	v2.03			278	Store Vector Element Halfword Indexed X-form
011111 00110 00111/		ХХ			stvewx	v2.03			279	Store Vector Element Word Indexed X-form
011111 00111 00111/		ХХ			stvx	v2.03			280	Store Vector Indexed X-form
011111 01111 00111/	1	ХХ			stvxl	v2.03	P	64	280	Store Vector Indexed Last X-form
011111 / 01000 10010/ 000100 00110 000000	111	XX			tlbiel vaddcuw	v2.03 v2.03	Р	64	1250 328	TLB Invalidate Entry Local X-form Vector Add & write Carry Unsigned Word VX-form
000100 00010 00000	<u>'</u>	XX			vaddfp	v2.03			427	Vector Add Floating-Point VX-form
000100 01100 000000	_	XX			vaddsbs	v2.03			328	Vector Add Signed Byte Saturate VX-form
000100 01101 000000	+	ХХ		-	vaddshs	v2.03	-	-	329	Vector Add Signed Halfword Saturate VX-form
000100 01111 000000	÷	XX			vaddsws	v2.03			329	Vector Add Signed Word Saturate VX-form
000100 00000 00000	÷	XX			vaddubm	v2.03			330	Vector Add Unsigned Byte Modulo VX-form
000100 01000 000000	÷	XX			vaddubs	v2.03			332	Vector Add Unsigned Byte Saturate VX-form
000100 00001 000000	÷	XX			vadduhm	v2.03			330	Vector Add Unsigned Byte Saturate VX 161111
000100 01001 000000	÷	XX			vadduhs	v2.03			332	Vector Add Unsigned Halfword Saturate VX-form
000100 00010 000000	Ė	XX			vadduwm	v2.03			331	Vector Add Unsigned Word Modulo VX-form
000100 01010 000000	Ť	XX			vadduws	v2.03			333	Vector Add Unsigned Word Saturate VX-form
000100 10000 000100	÷	ХХ			vand	v2.03			407	Vector Logical AND VX-form
000100 10001 000100	Ť	XX			vandc	v2.03			407	Vector Logical AND with Complement VX-form
000100 10100 000010	Ť	ХХ			vavgsb	v2.03			380	Vector Average Signed Byte VX-form
000100 10101 000010	Ť	ХХ			vavgsh	v2.03			381	Vector Average Signed Halfword VX-form
000100 10110 000010	Т	ХХ			vavgsw	v2.03			382	Vector Average Signed Word VX-form
000100 10000 000010	Т	ХХ			vavgub	v2.03			380	Vector Average Unsigned Byte VX-form
000100 10001 000010	Ι	ХХ			vavguh	v2.03			381	Vector Average Unsigned Halfword VX-form
000100 10010 000010	ı	ХХ			vavguw	v2.03			382	Vector Average Unsigned Word VX-form
000100 01101 001010	ı	ХХ			vcfsx	v2.03			430	Vector Convert with round to nearest From Signed Word to floating-point format VX-form
000100 01100 001010	I	ХХ			vcfux	v2.03			430	Vector Convert with round to nearest From Unsigned Word to floating-point format VX-form
0001001111 000110	I	ХХ			vcmpbfp[.]	v2.03			434	Vector Compare Bounds Floating-Point VC-form
0001000011 000110	I	ХХ			vcmpeqfp[.]	v2.03			435	Vector Compare Equal Floating-Point VC-form
000100		ХХ			vcmpequb[.]	v2.03			393	Vector Compare Equal Unsigned Byte VC-form
0001000001 000110		ХХ			vcmpequh[.]	v2.03			394	Vector Compare Equal Unsigned Halfword VC-form
0001000010 000110		ХХ			vcmpequw[.]	v2.03			393	Vector Compare Equal Unsigned Word VC-form
0001000111 000110	I	ХХ			vcmpgefp[.]	v2.03			435	Vector Compare Greater Than or Equal Floating-Point VC-form
0001001011 000110		ХХ			vcmpgtfp[.]	v2.03			436	Vector Compare Greater Than Floating-Point VC-form
0001001100 000110	- 1	ХХ			vcmpgtsb[.]	v2.03			398	Vector Compare Greater Than Signed Byte VC-form
0001001101 000110	I	ХХ			vcmpgtsh[.]	v2.03			399	Vector Compare Greater Than Signed Halfword VC-form
0001001110 000110		ХХ			vcmpgtsw[.]	v2.03			400	Vector Compare Greater Than Signed Word VC-form
0001001000 000110	ı	ХХ			vcmpgtub[.]	v2.03			398	Vector Compare Greater Than Unsigned Byte VC-form
0001001001 000110	I	ХХ			vcmpgtuh[.]	v2.03			399	Vector Compare Greater Than Unsigned Halfword VC-form
0001001010 000110		ХХ			vcmpgtuw[.]	v2.03			400	Vector Compare Greater Than Unsigned Word VC-form
000100 01111 001010	I	ХХ			vctsxs	v2.03			431	Vector Convert with round to zero from floating-point To Signed Word format Saturate VX-form
000100 01110 001010	I	ХХ			vctuxs	v2.03			431	Vector Convert with round to zero from floating-point To Unsigned Word format Saturate VX-form
000100 //// 00110 001010		ХХ			vexptefp	v2.03			437	Vector 2 Raised to the Exponent Estimate Floating-Point VX-form
000100 //// 00111 001010		ХХ			vlogefp	v2.03			438	Vector Log Base 2 Estimate Floating-Point VX-form
000100 101110		ХХ			vmaddfp	v2.03			428	Vector Multiply-Add Floating-Point VA-form
000100 10000 001010		ХХ			vmaxfp	v2.03			429	Vector Maximum Floating-Point VX-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 22 of 30)

				4 Y						
		2	Linux Optional Category ³	Always Optional Category ⁴						
		Compliancy Subsets ²	ateg	Cate						
		qnę	al C	nal						
		cy S	ion	ptio	0			2		
		ian	Opt	o	Mnemonic	n ₂	Privilege ⁶	Mode Dep ⁷		
	ø	mpl	xn	/ay	e iii	Version ⁵	Vile V	ge	e G	
Instruction ¹	Book	Col	Lin	Α	Ā	Ver	Prj	Mo	Page	Name
000100 00100 000010	Ι	ХХ			vmaxsb	v2.03			385	Vector Maximum Signed Byte VX-form
000100 00101 000010	ı	ХХ			vmaxsh	v2.03			386	Vector Maximum Signed Halfword VX-form
000100 00110 000010	-	ХХ			vmaxsw	v2.03			387	Vector Maximum Signed Word VX-form
000100 00000 000010		XX			vmaxub	v2.03			385	Vector Maximum Unsigned Byte VX-form
000100 00001 000010		ХХ			vmaxuh	v2.03			386	Vector Maximum Unsigned Halfword VX-form
000100 00010 000010	-	ХХ			vmaxuw	v2.03			387	Vector Maximum Unsigned Word VX-form Vector Multiply-High-Add Signed Halfword Saturate
000100 100000	I	ХХ			vmhaddshs	v2.03			356	VA-form
000100 100001	Ι	ХХ			vmhraddshs	v2.03			356	Vector Multiply-High-Round-Add Signed Halfword Saturate VA-form
000100 10001 001010	-	ХХ			vminfp	v2.03			429	Vector Minimum Floating-Point VX-form
000100 01100 000010		XX			vminsb	v2.03			389	Vector Minimum Signed Byte VX-form
000100 01101 000100 000100 01110 000100	-	XX			vminsh vminsw	v2.03 v2.03			390 391	Vector Minimum Signed Halfword VX-form Vector Minimum Signed Word VX-form
000100 01100 000010		XX			vminub	v2.03			389	Vector Minimum Unsigned Word VX-form
000100 01001 000010	i	XX			vminuh	v2.03			390	Vector Minimum Unsigned Byte VX form
000100 01010 000010	İ	XX			vminuw	v2.03			391	Vector Minimum Unsigned Word VX-form
000100 100010	Ι	ХХ			vmladduhm	v2.03			357	Vector Multiply-Low-Add Unsigned Halfword Modulo VA-form
000100 00000 001100	ı	ХХ			vmrghb	v2.03			294	Vector Merge High Byte VX-form
000100 00001 001100	Ι	ХХ			vmrghh	v2.03			295	Vector Merge High Halfword VX-form
000100 00010 001100	-	ХХ			vmrghw	v2.03			296	Vector Merge High Word VX-form
000100 00100 001100		ХХ			vmrglb	v2.03			294	Vector Merge Low Byte VX-form
000100 00101 001100		ХХ			vmrglh	v2.03			295	Vector Merge Low Halfword VX-form
000100 00110 001100		ХХ			vmrglw	v2.03			296	Vector Merge Low Word VX-form
000100 100101 000100 101000		XX			vmsummbm vmsumshm	v2.03 v2.03			358 358	Vector Multiply-Sum Mixed Byte Modulo VA-form Vector Multiply-Sum Signed Halfword Modulo VA-form
000100 101000	1	XX			vmsumshs	v2.03			359	Vector Multiply-Sum Signed Halfword Saturate VA-form
000100 100100	i	XX			vmsumubm	v2.03			357	Vector Multiply-Sum Unsigned Byte Modulo VA-form
000100	ı	XX			vmsumuhm	v2.03			359	Vector Multiply-Sum Unsigned Halfword Modulo VA-form
000100 100111	ı	XX			vmsumuhs	v2.03			360	Vector Multiply-Sum Unsigned Halfword Saturate VA-form
000100 01100 001000	1	XX			vmulesb	v2.03			344	Vector Multiply Even Signed Byte VX-form
000100 01101 001000	i	XX			vmulesh	v2.03			346	Vector Multiply Even Signed Byte VX form
000100 01000 001000	Ī	ХХ			vmuleub	v2.03			345	Vector Multiply Even Unsigned Byte VX-form
000100 01001 001000	I	ХХ			vmuleuh	v2.03			347	Vector Multiply Even Unsigned Halfword VX-form
000100 00100 001000	ı	ХХ			vmulosb	v2.03			344	Vector Multiply Odd Signed Byte VX-form
000100 00101 001000		ХХ			vmulosh	v2.03			346	Vector Multiply Odd Signed Halfword VX-form
000100 00000 001000	ı	ХХ			vmuloub	v2.03			345	Vector Multiply Odd Unsigned Byte VX-form
000100 00001 001000	-	ХХ			vmulouh	v2.03			347	Vector Multiply Odd Unsigned Halfword VX-form
000100 101111	I	ХХ			vnmsubfp	v2.03			428	Vector Negative Multiply-Subtract Floating-Point VA-form
000100 10100 000100		ХХ			vnor	v2.03			408	Vector Logical NOR VX-form
000100 10010 000100 000100 101011	+	XX			VOC	v2.03 v2.03	-		408 301	Vector Logical OR VX-form Vector Permute VA-form
000100 01100 001110	-	XX			vperm vpkpx	v2.03 v2.03			283	Vector Pack Pixel VX-form
000100 00110 001110	<u> </u>	XX			vpkshss	v2.03			284	Vector Pack Fixer VX-form Vector Pack Signed Halfword Signed Saturate VX-form
										Vector Pack Signed Halfword Unsigned Saturate
000100 00100 001110	ı	ХХ			vpkshus	v2.03			284	VX-form
000100 00111 001110	-	ХХ			vpkswss	v2.03			285	Vector Pack Signed Word Signed Saturate VX-form
000100 00101 001110	ı	ХХ			vpkswus	v2.03	-		285	Vector Pack Signed Word Unsigned Saturate VX-form
000100 00000 001110	Ι	ХХ			vpkuhum	v2.03			287	Vector Pack Unsigned Halfword Unsigned Modulo VX-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 23 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name Vector Pack Unsigned Halfword Unsigned Saturate
000100 00010 001110	I	ХХ			vpkuhus	v2.03			287	VX-form
000100 00001 001110	I	ХХ			vpkuwum	v2.03			288	Vector Pack Unsigned Word Unsigned Modulo VX-form
000100 00011 001110	I	ХХ			vpkuwus	v2.03			288	Vector Pack Unsigned Word Unsigned Saturate VX-form
000100 //// 00100 001010	I	ХХ			vrefp	v2.03			439	Vector Reciprocal Estimate Floating-Point VX-form
000100 //// 01011 001010	I	ХХ			vrfim	v2.03			432	Vector Round to Floating-Point Integer toward -Infinity VX-form
000100 //// 01000 001010	I	ХХ			vrfin	v2.03			432	Vector Round to Floating-Point Integer Nearest VX-form
000100 //// 01010 001010	ı	ХХ			vrfip	v2.03			433	Vector Round to Floating-Point Integer toward +Infinity
					<u> </u>					VX-form Vector Round to Floating-Point Integer toward Zero
000100 //// 01001 001010	I	ХХ			vrfiz	v2.03			433	VX-form
000100 00000 000100	1	ХХ			vrlb	v2.03			409	Vector Rotate Left Byte VX-form
000100 00001 000100	<u> </u>	ХХ			vrlh	v2.03			409	Vector Rotate Left Halfword VX-form
000100 00010 000100	ı	ХХ			vrlw	v2.03			409	Vector Rotate Left Word VX-form Vector Reciprocal Square Root Estimate Floating-Point
000100 //// 00101 001010	I	ХХ			vrsqrtefp	v2.03			439	VX-form
000100 101010		ХХ			vsel	v2.03			302	Vector Select VA-form
000100 00111 000100	I	ХХ			vsl	v2.03			305	Vector Shift Left VX-form
000100 00100 000100		ХХ			vslb	v2.03			418	Vector Shift Left Byte VX-form
000100 / 101100	<u> </u>	ХХ			vsldoi	v2.03			303	Vector Shift Left Double by Octet Immediate VA-form
000100 00101 000100	<u> </u>	ХХ			vslh	v2.03			418	Vector Shift Left Halfword VX-form
000100 10000 001100	1	XX			vslo	v2.03			306	Vector Shift Left by Octet VX-form
000100 / 00110 000100 000100 / 01000 001100	1	XX			VSIW	v2.03 v2.03			419 298	Vector Shift Left Word VX-form Vector Splat Byte VX-form
000100 // 01000 001100	1	XX			vspltb vsplth	v2.03			298	Vector Splat Halfword VX-form
000100 //// 01100 001100	+	XX			vspltisb	v2.03			300	Vector Splat Inmediate Signed Byte VX-form
000100 //// 01101 001100	÷	XX			vspltish	v2.03			300	Vector Splat Immediate Signed Byte VX form Vector Splat Immediate Signed Halfword VX-form
000100 //// 01110 001100	i	XX			vspltisw	v2.03			300	Vector Splat Immediate Signed Word VX-form
000100 /// 01010 001100	÷	ХХ			vspltw	v2.03			298	Vector Splat Word VX-form
000100 01011 000100	İ	ХХ			vsr	v2.03			305	Vector Shift Right VX-form
000100 01100 000100	ı	ХХ			vsrab	v2.03			424	Vector Shift Right Algebraic Byte VX-form
000100 01101 000100	ı	ХХ			vsrah	v2.03			424	Vector Shift Right Algebraic Halfword VX-form
000100 01110 000100	I	ХХ			vsraw	v2.03			425	Vector Shift Right Algebraic Word VX-form
000100 01000 000100		ХХ			vsrb	v2.03			421	Vector Shift Right Byte VX-form
000100 01001 000100	ı	ХХ			vsrh	v2.03			421	Vector Shift Right Halfword VX-form
000100 10001 001100	ı	ХХ			vsro	v2.03			306	Vector Shift Right by Octet VX-form
000100 01010 000100	I	ХХ			vsrw	v2.03			422	Vector Shift Right Word VX-form
000100 10110 000000	I	ХХ			vsubcuw	v2.03			336	Vector Subtract & Write Carry-out Unsigned Word VX-form
000100 00001 001010		ХХ			vsubfp	v2.03			427	Vector Subtract Floating-Point VX-form
000100	ı	ХХ			vsubsbs	v2.03			336	Vector Subtract Signed Byte Saturate VX-form
000100	I	ХХ			vsubshs	v2.03			337	Vector Subtract Signed Halfword Saturate VX-form
000100 11110 000000	-	ХХ			vsubsws	v2.03			337	Vector Subtract Signed Word Saturate VX-form
000100 10000 000000	1	ХХ			vsububm	v2.03			338	Vector Subtract Unsigned Byte Modulo VX-form
000100 11000 000000	1	ХХ			vsububs	v2.03			340	Vector Subtract Unsigned Byte Saturate VX-form
000100 10001 000000	1	ХХ			vsubuhm	v2.03			338	Vector Subtract Unsigned Halfword Modulo VX-form
000100 11001 000000	1	XX			vsubuhs	v2.03			340	Vector Subtract Unsigned Halfword Saturate VX-form
000100 10010 000000	1	XX			vsubuwe	v2.03			339 341	Vector Subtract Unsigned Word Modulo VX-form
000100 11010 000000 000100 11010 001000	1	XX			vsubuws vsum2sws	v2.03 v2.03	-	-	341	Vector Subtract Unsigned Word Saturate VX-form Vector Sum across Half Signed Word Saturate VX-form
	1									Vector Sum across Hair Signed Word Saturate VX-form Vector Sum across Quarter Signed Byte Saturate
000100 11100 001000	I	ХХ			vsum4sbs	v2.03			374	VX-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 24 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	onic	₅ ر	ye ⁶)ep ⁷		
Instruction ¹	Book	Compl	Linux	Always	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 11001 001000	Ι	ХХ			vsum4shs	v2.03			374	Vector Sum across Quarter Signed Halfword Saturate VX-form
000100 11000 001000	I	XX			vsum4ubs	v2.03			375	Vector Sum across Quarter Unsigned Byte Saturate VX-form
000100 11110 001000	1	ХХ			vsumsws	v2.03			372	Vector Sum across Signed Word Saturate VX-form
000100 //// 01101 001110	I	ХХ			vupkhpx	v2.03			293	Vector Unpack High Pixel VX-form
000100 //// 01000 001110	I	ХХ			vupkhsb	v2.03			290	Vector Unpack High Signed Byte VX-form
000100 //// 01001 001110	ı	ХХ			vupkhsh	v2.03			291	Vector Unpack High Signed Halfword VX-form
000100 //// 01111 001110		ХХ			vupklpx	v2.03			293	Vector Unpack Low Pixel VX-form
000100 //// 01010 001110		ХХ			vupklsb	v2.03			290	Vector Unpack Low Signed Byte VX-form
000100 //// 01011 001110		ХХ			vupklsh	v2.03			291	Vector Unpack Low Signed Halfword VX-form
000100 10011 000100	Ī	ХХ			vxor	v2.03			408	Vector Logical XOR VX-form
111111 //// //// 11000.		. XXX			fre[.]	v2.02			169	Floating Reciprocal Estimate A-form
111111 ///// 01111 01000.	-	. XXX			frim[.]	v2.02			182	Floating Round to Integer Minus X-form
111111 //// 01100 01000.		. XXX			frin[.]	v2.02			182	Floating Round to Integer Nearest X-form
111111 //// 01110 01000.	-	. XXX			frip[.]	v2.02			182	Floating Round to Integer Plus X-form
111111 ///// 01101 01000.	ı	. XXX			friz[.]	v2.02			182	Floating Round to Integer Toward Zero X-form
111011 //// //// 11010.	ı	. ХХХ			frsqrtes[.]	v2.02				Floating Reciprocal Square Root Estimate Single A-form
010011 //// //// //// 01000 10010/	Ш	Х			hrfid	v2.02	HV			Return From Interrupt Doubleword Hypervisor XL-form
011111 //// 00011 11010/	-	XXXX			popcntb	v2.02			103	Population Count Bytes X-form
011111 1 / 00000 10011/	-	XXXX			mfocrf	v2.01			131	Move From One Condition Register Field XFX-form
011111 1 / 00100 10000/	Ι	XXXX			mtocrf	v2.01	_		130	Move To One Condition Register Field XFX-form
011111 //// 11100 10011/	111	Х			slbmfee	v2.00	Р			SLB Move From Entry ESID X-form
011111 //// 11010 10011/	===	Х			slbmfev	v2.00	Р			SLB Move From Entry VSID X-form
011111 //// 01100 10010/	===	Х			slbmte	v2.00	Р			SLB Move To Entry X-form
010011 //// //// 00010 10010/	111	XX			rfscv	v3.0	Р			Return From System Call Vectored XL-form
010001 //// //// /////01	-	XXXX			SCV	v3.0			47	System Call Vectored SC-form
111000	-	XX			lq	v2.03			65	Load Quadword DQ-form
111110 10	+	X			stq	v2.03		CD	66	Store Quadword DS-form
011111 //// 00001 11010.	-				cntlzd[.]	PPC		SR	104	Count Leading Zeros Doubleword X-form
011111 ///	11	X			dcbf	PPC PPC			1074	Data Cache Block Flush X-form Data Cache Block Store X-form
011111 //// 00001 10110/ 011111 01000 10110/	11	X			dcbst dcbt	PPC			1073 1071	Data Cache Block Store X-form Data Cache Block Touch X-form
		Ă								
011111 00111 10110/ 011111 01111 01001.	11	XX			dcbtst divd[.]	PPC PPC		SR	1072 89	Data Cache Block Touch for Store X-form Divide Doubleword XO-form
011111 11111 01001.	\vdash	XX			divdo[.]	PPC		SR	89	Divide Doubleword & record OV XO-form
011111 01110 01001.	\vdash	XX			divdu[.]	PPC		SR	89	Divide Doubleword Unsigned XO-form
011111 11110 01001.	+	XX			divduo[.]	PPC		SR	89	Divide Doubleword Unsigned & record OV XO-form
011111 01111 01011.	_	XXXX			divw[.]	PPC		SR	82	Divide Word XO-form
011111 11111 01011.	<u> </u>	XX			divw[.]	PPC		SR	82	Divide Word & record OV XO-form
011111 01110 01011.	+	XXXX			divwu[.]	PPC		SR	82	Divide Word Unsigned XO-form
011111 11110 01011.	Ė	XX			divwu[.]	PPC		SR	82	Divide Word Unsigned & record OV XO-form
011111 //// //// //// 11010 10110/	i	Х			eieio	PPC		011	1098	Enforce In-order Execution of I/O X-form
011111 //// 11101 11010.	··-	XXXX			extsb[.]	PPC		SR	1030	Extend Sign Byte X-form
011111 //// 11110 11010.	i i	XX			extsw[.]	PPC		SR	104	Extend Sign Word X-form
111011 //// 10101.	i i	. XXX			fadds[.]	PPC		J. (167	Floating Add Single A-form
111111 ///// 11010 01110.	1	. XXX			fcfid[.]	PPC			178	Floating Convert with round Signed Doubleword to Double-Precision format X-form
111111 ///// 11001 01110.	Ι	. XXX			fctid[.]	PPC			174	Floating Convert with round Double-Precision To Signed Doubleword format X-form
111111 ///// 11001 01111.	I	. XXX			fctidz[.]	PPC			175	Floating Convert with truncate Double-Precision To Signed Doubleword format X-form
111011 //// 10010.		. XXX			fdivs[.]	PPC			168	Floating Divide Single A-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 25 of 30)

	1	1 1							l	
			у3	Always Optional Category ⁴						
		ts ²	Linux Optional Category ³	ateg						
		Compliancy Subsets ²	Cate	င် 						
		Sul	ıal (ona						
		cy	tioi	pti	ပ္		9	p ⁷		
		oliar	Ор) S/	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷		
	Book	Jmc	uux	wa)	nem	ırsic	ivi	əpc	Page	
Instruction ¹	B		Li	ΑI	_		Pr	W		Name
111011 11101.		. XXX			fmadds[.]	PPC			172	Floating Multiply-Add Single A-form
111011 11100. 111011 11001.		. XXX			fmsubs[.] fmuls[.]	PPC PPC			172 168	Floating Multiply-Subtract Single A-form Floating Multiply Single A-form
111011 11111.	Ť	. ХХХ			fnmadds[.]	PPC			173	Floating Negative Multiply-Add Single A-form
111011 11110.	I	. ХХХ			fnmsubs[.]	PPC			173	Floating Negative Multiply-Subtract Single A-form
111011 //// //// 11000.	1	. XXX			fres[.]	PPC			169	Floating Reciprocal Estimate Single A-form
111111 //// //// 11010. 111111 10111.		. XXX			frsqrte[.] fsel[.]	PPC PPC			170 184	Floating Reciprocal Square Root Estimate A-form Floating Select A-form
111011 //// //// 10110.		. XXX			fsqrts[.]	PPC			169	Floating Square Root Single A-form
111011 //// 10100.	İ	. XXX			fsubs[.]	PPC			167	Floating Subtract Single A-form
011111 //// 11110 10110/	П	Х			icbi	PPC			1062	Instruction Cache Block Invalidate X-form
11101000	-	ХХ			ld	PPC			57	Load Doubleword DS-form
011111 00010 10100/	-	ХХ			Idarx	PPC PPC			1092	Load Doubleword And Reserve Indexed X-form
111010		XX			ldu ldux	PPC			57 57	Load Doubleword with Update DS-form Load Doubleword with Update Indexed X-form
011111 00000 10101/	H	XX			ldx	PPC			57	Load Doubleword Indexed X-form
111010 10	Ι	ХХ			lwa	PPC			56	Load Word Algebraic DS-form
011111 00000 10100/	Ш	ХХ			lwarx	PPC			1088	Load Word & Reserve Indexed X-form
011111 01011 10101/	1	ХХ			lwaux	PPC			56	Load Word Algebraic with Update Indexed X-form
011111 01010 10101/ 011111 01011 10011/	11	XX XXXX			lwax mftb	PPC PPC			56 1104	Load Word Algebraic Indexed X-form Move From Time Base XFX-form
011111 ////. //// 00101 10010/	111	X			mtmsrd	PPC	Р		1186	Move To MSR Doubleword X-form
011111 /0010 01001.	T	ХХ			mulhd[.]	PPC	·	SR	87	Multiply High Doubleword XO-form
011111 /0000 01001.	I	ХХ			mulhdu[.]	PPC		SR	87	Multiply High Doubleword Unsigned XO-form
011111 /0010 01011.	1	XXXX			mulhw[.]	PPC		SR	81	Multiply High Word XO-form
011111 /0000 01011. 011111 00111 01001.		XXXX XX			mulhwu[.] mulld[.]	PPC PPC		SR SR	81 87	Multiply High Word Unsigned XO-form Multiply Low Doubleword XO-form
011111 10111 01001.	<u> </u>	XX			mulldo[.]	PPC		SR	87	Multiply Low Doubleword & record OV XO-form
010011 //// //// //// 00000 10010/	III	ХХ			rfid	PPC	Р	- O. (Return from Interrupt Doubleword XL-form
011110	Ι	ХХ			rldcl[.]	PPC		SR	111	Rotate Left Doubleword then Clear Left MDS-form
0111101001.		ХХ			rldcr[.]	PPC		SR	112	Rotate Left Doubleword then Clear Right MDS-form
011110010		ХХ			rldic[.]	PPC		SR	111	Rotate Left Doubleword Immediate then Clear MD-form
011110000	1	ХХ			rldicl[.]	PPC		SR	110	Rotate Left Doubleword Immediate then Clear Left MD-form
011110001	I	ХХ			rldicr[.]	PPC		SR	110	Rotate Left Doubleword Immediate then Clear Right MD-form
011110011	I	ХХ			rldimi[.]	PPC		SR	112	Rotate Left Doubleword Immediate then Mask Insert MD-form
010001 ///// //// ///////1/	-	ХХХХ			SC	PPC			47	System Call SC-form
011111 // //// //// 01111 10010/	Ш	Х			slbia	PPC	Р		1237	SLB Invalidate All X-form
011111 //// //// 01101 10010/	111	X			slbie	PPC PPC	Р	SR		SLB Invalidate Entry X-form Shift Left Doubleword X-form
011111 00000 11011. 011111 11000 11010.		XX			sld[.] srad[.]	PPC		SR	115 115	Shift Right Algebraic Doubleword X-form
011111	Η	XX			sradi[.]	PPC		SR	115	Shift Right Algebraic Doubleword Immediate XS-form
011111 10000 11011.		ХХ			srd[.]	PPC		SR	115	Shift Right Doubleword X-form
111110 00	Ι	ХХ			std	PPC			62	Store Doubleword DS-form
011111 00110 101101	Ш	ХХ			stdcx.	PPC			1092	Store Doubleword Conditional Indexed X-form
111110		XX			stdu stdux	PPC PPC		-	62 63	Store Doubleword with Update DS-form Store Doubleword with Update Indexed X-form
011111 00100 10101/	<u> </u>	XX			stdx	PPC			62	Store Doubleword Indexed X-form
011111 11110 10111/	Ī	. ХХХ			stfiwx	PPC			162	Store Floating-Point as Integer Word Indexed X-form
011111 00100 101101	Ш	ХХ			stwcx.	PPC			1091	Store Word Conditional Indexed X-form
0111111 00001 01000.		χχχχ			subf[.]	PPC		SR	77	Subtract From XO-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 26 of 30)

			λ3	Always Optional Category ⁴						
		32	Linux Optional Category ³	teg						
		Compliancy Subsets ²	ate	Cal						
		qn	ည	nal						
		S S	ons	ţi				_		
		anc	pti	ဝီ	nic	22_	₉ e	ep ⁷		
	¥	ildı	×	ays	m	ion	ileg	е□	ø	
1	Book	oï	in.	×	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Nama
Instruction ¹ 011111 10001 01000.	<u>ш</u>	XX		٩	subfo[.]	PPC	п	SR	77	Name Subtract From & record OV XO-form
011111 00010 00100/	÷	XX			td	PPC		310	98	Trap Doubleword X-form
000010	Ī	ХХ			tdi	PPC			98	Trap Doubleword Immediate D-form
011111 //// //// //// 10001 10110/	Ш	Х			tlbsync	PPC	HV/P		1254	TLB Synchronize X-form
111111 ///// 00000 01110.	I	. XXX			fctiw[.]	P2			176	Floating Convert with round Double-Precision To Signed Word format X-form
111111 ///// 00000 01111.	ı	. XXX			fctiwz[.]	P2			177	Floating Convert with truncate Double-Precision To Signed Word fomat X-form
111111 //// //// 10110.	ı	. XXX			fsqrt[.]	P2			169	Floating Square Root A-form
011111 01000 01010.	I	ХХХХ			add[.]	P1		SR	77	Add XO-form
011111 00000 01010.		ХХХХ			addc[.]	P1		SR	78	Add Carrying XO-form
011111 10000 01010.		ХХ			addco[.]	P1		SR	78	Add Carrying & record OV XO-form
011111 00100 01010.	<u> </u>	XXXX			adde[.]	P1		SR	78	Add Extended XO-form
011111 10100 01010. 001110	1	XX XXXX			addeo[.] addi	P1 P1		SR	78 76	Add Extended & record OV XO-form Add Immediate D-form
001100	<u> </u>	XXXX			addic	P1		SR	77	Add Immediate D-iorni Add Immediate Carrying D-form
001101	i	XXXX			addic.	P1		SR	77	Add Immediate Carrying and Record D-form
001111	Ť	ХХХХ			addis	P1			76	Add Immediate Shifted D-form
011111 //// 00111 01010.	I	ХХХХ			addme[.]	P1		SR	79	Add to Minus One Extended XO-form
011111 //// 10111 01010.		ХХ			addmeo[.]	P1		SR	79	Add to Minus One Extended & record OV XO-form
011111 11000 01010.	<u> </u>	ХХ			addo[.]	P1		SR	77	Add & record OV XO-form
011111 ///// 00110 01010. 011111 ///// 10110 01010.	<u> </u>	XX			addze[.] addzeo[.]	P1 P1		SR SR	79 79	Add to Zero Extended XO-form Add to Zero Extended & record OV XO-form
011111 00000 11100.	<u>'</u>	XXXX			and[.]	P1		SR	100	AND X-form
011111 00001 11100.	i	XXXX			andc[.]	P1		SR	101	AND with Complement X-form
011100	1	ХХХХ			andi.	P1		SR	99	AND Immediate D-form
011101	I	XXXX			andis.	P1		SR	99	AND Immediate Shifted D-form
010010	I	XXXX			b[l][a]	P1			41	Branch I-form
010000	<u> </u>	XXXX			bc[l][a]	P1		CT	41	Branch Conditional B-form
010011 ///. 10000 10000. 010011 ///. 00000 10000.	<u> </u>	XXXX			bcctr[l]	P1 P1		CT	42 42	Branch Conditional to Count Register XL-form
011111/ 00000 00000/	<u> </u>	XXXX			bclr[l] cmp	P1		UI	93	Branch Conditional to Link Register XL-form Compare X-form
001011/.	<u> </u>	XXXX			cmpi	P1			93	Compare Immediate D-form
011111/ 00001 00000/	İ	ХХХХ			cmpl	P1				Compare Logical X-form
001010/		ХХХХ			cmpli	P1			93	Compare Logical Immediate D-form
011111 //// 00000 11010.		XXXX			cntlzw[.]	P1		SR	102	Count Leading Zeros Word X-form
010011 01000 00001/	<u> </u>	XXXX			crand	P1			44	Condition Register AND XL-form
010011 00100 00001/	<u> </u>	XXXX			crandc	P1			45	Condition Register AND with Complement XL-form
010011 01001 00001/ 010011 00111 00001/	<u> </u>	XXXX			creqv	P1 P1			45 44	Condition Register Equivalent XL-form Condition Register NAND XL-form
010011 00001 00001/	<u>'</u>	XXXX			crnor	P1			45	Condition Register NAND XL-form
010011 01110 00001/	İ	ХХХХ			cror	P1			44	Condition Register OR XL-form
010011 01101 00001/	I	ХХХХ			crorc	P1			45	Condition Register OR with Complement XL-form
010011 00110 00001/		ХХХХ			crxor	P1			44	Condition Register XOR XL-form
011111 //// 11111 10110/	Ш	Х			dcbz	P1			1073	Data Cache Block set to Zero X-form
011111 01000 11100.	<u> </u>	XXXX			eqv[.]	P1		SR	101	Equivalent X-form
011111 //// 11100 11010. 111111 //// 01000 01000.	1	XXXX . XXX			extsh[.] fabs[.]	P1 P1		SR	102 165	Extend Sign Halfword X-form Floating Absolute Value X-form
111111 //// 01000 01000.	1	. XXX			fadd[.]	P1			167	Floating Add A-form
111111// 00001 00000/	i	. XXX			fcmpo	P1			183	Floating Compare Ordered X-form
111111 // 00000 00000/	_	. ХХХ			fcmpu	P1			183	Floating Compare Unordered X-form
111111 //// 10010.	ī	. ХХХ			fdiv[.]	P1			168	Floating Divide A-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 27 of 30)

		ubsets ²	ıl Category ³	Always Optional Category ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optio	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 11101.		. ХХХ			fmadd[.]	P1			172	Floating Multiply-Add A-form
111111 //// 00010 01000.		. ХХХ			fmr[.]	P1			165	Floating Move Register X-form
111111 11100.	<u> </u>	. XXX			fmsub[.]	P1			172	Floating Multiply-Subtract A-form
111111 11001.	H	. XXX			fmul[.]	P1			168	Floating Multiply A-form
111111 //// 00100 01000. 111111 //// 00001 01000.	 	. XXX			fnabs[.]	P1 P1			165 165	Floating Negative Absolute Value X-form Floating Negate X-form
111111 1//// 00001 01000.	H	. XXX			fneg[.] fnmadd[.]	P1			173	Floating Negative Multiply-Add A-form
111111 11110.	<u> </u>	. XXX			fnmsub[.]	P1			173	Floating Negative Multiply-Add A-form
111111 //// 00000 01100.	Ė	. XXX			frsp[.]	P1			174	Floating Round to Single-Precision X-form
111111 //// 10100.	Ħ	. XXX			fsub[.]	P1			167	Floating Subtract A-form
010011 //// //// //// 00100 10110/	H	Х			isync	P1			1086	Instruction Synchronize XL-form
100010	Π	ХХХХ			lbz	P1			52	Load Byte and Zero D-form
100011	Т	ХХХХ			lbzu	P1			52	Load Byte and Zero with Update D-form
011111 00011 10111/	-	ХХХХ			lbzux	P1			52	Load Byte and Zero with Update Indexed X-form
011111 00010 10111/	-	ХХХХ			lbzx	P1			52	Load Byte and Zero Indexed X-form
110010		. XXX			lfd	P1			156	Load Floating-Point Double D-form
110011	-	. XXX			lfdu	P1			156	Load Floating-Point Double with Update D-form
011111 10011 10111/	-	. XXX			lfdux	P1			156	Load Floating-Point Double with Update Indexed X-form
011111 10010 10111/		. ХХХ			lfdx	P1			156	Load Floating-Point Double Indexed X-form
110000		. ХХХ			Ifs	P1			154	Load Floating-Point Single D-form
110001		. ХХХ			Ifsu	P1			154	Load Floating-Point Single with Update D-form
011111 10001 10111/		. XXX			Ifsux	P1			155	Load Floating-Point Single with Update Indexed X-form
011111 10000 10111/	-	. XXX			lfsx	P1			154	Load Floating-Point Single Indexed X-form
101010		XXXX			lha	P1			54	Load Halfword Algebraic D-form
101011		XXXX			Ihau	P1			54	Load Halfword Algebraic with Update D-form
011111 01011 10111/		ХХХХ			Ihaux	P1			54	Load Halfword Algebraic with Update Indexed X-form
011111 01010 10111/	<u> </u>	ХХХХ			lhax	P1			54	Load Halfword Algebraic Indexed X-form
011111 11000 10110/	Ļ.	Х			Ihbrx	P1			67	Load Halfword Byte-Reverse Indexed X-form
101000	<u> </u>	XXXX			lhz	P1			53	Load Halfword and Zero D-form
101001	<u> </u>	XXXX			lhzu	P1			53	Load Halfword and Zero with Update D-form
011111 01001 10111/	H-	XXXX			lhzux	P1 P1			53 53	Load Halfword and Zero with Update Indexed X-form Load Halfword and Zero Indexed X-form
011111 01000 10111/	H-				lhzx	P1				
011110 10010 10101/	+	X			lmw Iswi	P1			70	Load Multiple Word D-form Load String Word Immediate X-form
011111 10010 10101/	H	Х			Iswx	P1			72	Load String Word Indexed X-form
011111 10000 10101/	H	ХХХХ			lwbrx	P1			68	Load Word Byte-Reverse Indexed X-form
100000	÷	XXXX			lwz	P1			55	Load Word and Zero D-form
100001	Ť	XXXX			lwzu	P1			55	Load Word and Zero with Update D-form
011111 00001 10111/	Ť	XXXX			lwzux	P1			55	Load Word and Zero with Update Indexed X-form
011111 00000 10111/	Ť	XXXX			lwzx	P1			55	Load Word and Zero Indexed X-form
010011//// //// 00000 00000/	Ι	ХХХХ			mcrf	P1			46	Move Condition Register Field XL-form
111111//// //// 00010 00000/	Ι	. ХХХ			mcrfs	P1			188	Move to Condition Register from FPSCR X-form
011111 0//// //// 00000 10011/	Ι	ХХХХ			mfcr	P1			131	Move From Condition Register XFX-form
111111 00000 //// 10010 00111.		. ХХХ			mffs[.]	P1			186	Move From FPSCR X-form
011111 //// //// 00010 10011/	Ш	ХХХХ			mfmsr	P1	Р		1187	Move From MSR X-form
011111 01010 10011/	 	XXXX			mfspr	P1	0		129 1184	Move From Special Purpose Register XFX-form
011111 0/ 00100 10000/	-	XXXX			mtcrf	P1			130	Move To Condition Register Fields XFX-form
111111 //// //// 00010 00110.		. ХХХ			mtfsb0[.]	P1			189	Move To FPSCR Bit 0 X-form
111111 //// //// 00001 00110.		. ХХХ			mtfsb1[.]	P1			189	Move To FPSCR Bit 1 X-form
111111 10110 00111.		. ХХХ			mtfsf[.]	P1			188	Move To FPSCR Fields XFL-form
111111// ///// 00100 00110.		. XXX			mtfsfi[.]	P1			188	Move To FPSCR Field Immediate X-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 28 of 30)

					ı		ı			
			3	Σ,						
			Linux Optional Category ³	Always Optional Category ⁴						
		ts ²	egc	ate						
		se	Sat	Ö						
		Compliancy Subsets ²	al (nal						
		5	ouŝ	ţ						
		Jue	pti	o	Mnemonic	LO.	Privilege ⁶	Mode Dep ⁷		
		뺼	0)	ys	οu	G	eg	٥		
	Book	Ē	nu)	wa	Jer	Version ⁵	i×	эрc	Page	
Instruction ¹	B		Ξ	₹	Σ	×		Š	P	Name
011111 ////. //// 00100 10010/	Ш	XXXX			mtmsr	P1	Р		1185	Move To MSR X-form
011111 01110 10011/	111	XXXX			mtspr	P1	0		127 1182	Move To Special Purpose Register XFX-form
000111	1	ХХХХ			mulli	P1			81	Multiply Low Immediate D-form
011111 00111 01011.	Ť	XXXX			mullw[.]	P1		SR	81	Multiply Low Word XO-form
011111 10111 01011.	i	XX			mullwo[.]	P1		SR	81	Multiply Low Word & record OV XO-form
011111 01110 11100.	Ī	ХХХХ			nand[.]	P1		SR	100	NAND X-form
011111 //// 00011 01000.		XXXX			neg[.]	P1		SR	80	Negate XO-form
011111 //// 10011 01000.		ХХ			nego[.]	P1		SR	80	Negate & record OV XO-form
011111 00011 11100.	ı	ХХХХ			nor[.]	P1		SR	101	NOR X-form
011111 01101 11100.	Ī	XXXX			or[.]	P1		SR	101	OR X-form
011111 01100 11100.	Ť	XXXX			orc[.]	P1		SR	101	OR with Complement X-form
011000	ı	ХХХХ			ori	P1			99	OR Immediate D-form
011001		XXXX			oris	P1			100	OR Immediate Shifted D-form
010100		XXXX			rlwimi[.]	P1		SR	108	Rotate Left Word Immediate then Mask Insert M-form
010101	Ι	XXXX			rlwinm[.]	P1		SR	107	Rotate Left Word Immediate then AND with Mask M-form
010111	Ι	ХХХХ			rlwnm[.]	P1		SR	108	Rotate Left Word then AND with Mask M-form
011111 00000 11000.	ı	ХХХХ			slw[.]	P1		SR	113	Shift Left Word X-form
011111 11000 11000.	-	XXXX			sraw[.]	P1		SR	114	Shift Right Algebraic Word X-form
011111 11001 11000.		XXXX			srawi[.]	P1		SR	114	Shift Right Algebraic Word Immediate X-form
011111 10000 11000.	-	XXXX			srw[.]	P1		SR	113	Shift Right Word X-form
100110		XXXX			stb	P1			59	Store Byte D-form
100111	-	XXXX			stbu	P1			59	Store Byte with Update D-form
011111 00111 10111/	-	XXXX			stbux	P1			59	Store Byte with Update Indexed X-form
011111 00110 10111/		XXXX			stbx	P1			59	Store Byte Indexed X-form
110110	-	. XXX			stfd	P1			161	Store Floating-Point Double D-form
110111	_	. XXX			stfdu	P1			161	Store Floating-Point Double with Update D-form
011111 10111 10111/	- 1	. XXX			stfdux	P1			162	Store Floating-Point Double with Update Indexed X-form
011111 10110 10111/	- 1	. XXX			stfdx	P1			161	Store Floating-Point Double Indexed X-form
110100		. XXX			stfs	P1			159	Store Floating-Point Single D-form
110101		. XXX			stfsu	P1			159	Store Floating-Point Single with Update D-form
011111 10101 10111/		. XXX			stfsux	P1			160	Store Floating-Point Single with Update Indexed X-form
011111 10100 10111/	ı	. XXX			stfsx	P1				Store Floating-Point Single Indexed X-form
101100	ı	XXXX			sth	P1				Store Halfword D-form
011111 11100 10110/	1	XXXX			sthbrx	P1			67	Store Halfword Byte-Reverse Indexed X-form
101101		XXXX			sthu	P1			60	Store Halfword with Update D-form
011111 01101 10111/	1	XXXX			sthux	P1			60	Store Halfword with Update Indexed X-form
011111 01100 10111/	1	XXXX			sthx	P1			60	Store Halfword Indexed X-form
101111		Х			stmw	P1			70	Store Multiple Word D-form
011111 10110 10101/	<u> </u>	Х			stswi	P1			73	Store String Word Immediate X-form
011111 10100 10101/		Х			stswx	P1			73	Store String Word Indexed X-form
100100 10100 10110 /	1	XXXX			stw	P1			61	Store Word D-form
011111 10100 10110/	-	XXXX			stwbrx	P1			68	Store Word Byte-Reverse Indexed X-form
100101	-	XXXX			stwu	P1			61	Store Word with Update D-form
011111 00101 10111/	-	XXXX			stwux	P1			61	Store Word with Update Indexed X-form
011111 00100 10111/	-	XXXX			stwx	P1		CD	61	Store Word Indexed X-form
011111 00000 01000.	-	XXXX			subfc[.]	P1		SR	78	Subtract From Carrying XO-form
011111 10000 01000.		XX			subfco[.]	P1		SR	78	Subtract From Carrying & record OV XO-form
011111 00100 01000.	1	XXXX			subfe[.]	P1		SR	78	Subtract From Extended XO-form
011111 10100 01000.	-	XX			subfeo[.]	P1		SR	78	Subtract From Extended & record OV XO-form
001000	- 1	XXXX			subfic	P1		SR	77	Subtract From Immediate Carrying D-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 29 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 //// 00111 01000.		ХХХХ			subfme[.]	P1		SR	79	Subtract From Minus One Extended XO-form
011111 //// 10111 01000.	I	ХХ			subfmeo[.]	P1		SR	79	Subtract From Minus One Extended & record OV XO-form
011111 //// 00110 01000.	-	ХХХХ			subfze[.]	P1		SR	78	Subtract From Zero Extended XO-form
011111 //// 10110 01000.		ХХ			subfzeo[.]	P1		SR	78	Subtract From Zero Extended & record OV XO-form
011111 /// ///// //// 10010 10110/		ХХ			sync	P1			1096	Synchronize X-form
011111 / 01001 10010/	\equiv	Х			tlbie	P1	HV	64	1245	TLB Invalidate Entry X-form
011111 00000 00100/		XXXX			tw	P1			97	Trap Word X-form
000011		XXXX			twi	P1			97	Trap Word Immediate D-form
011111 01001 11100.		XXXX			xor[.]	P1		SR	100	XOR X-form
011010		XXXX			xori	P1			100	XOR Immediate D-form
011011		XXXX			xoris	P1			100	XOR Immediate Shifted D-form

Figure 96. Power ISA AS Instruction Set Sorted by Version (Sheet 30 of 30)

1. Instruction

- Instruction bit that corresponds to a reserved field, must have a value of 0, otherwise invalid form.
- Instruction bit that corresponds to an operand bit, may have a value of either 0 or 1.
- Instruction bit that corresponds to an opcode bit having a value 0.
- Instruction bit that corresponds to an opcode bit having a value 1.

2. OpenPOWER Compliancy Subsets

- Instruction included in the Scalar Fixed-Point Compliancy subset Instruction included in the Scalar Fixed-Point + Floating-Point Compliancy subset. Instruction included in the Linux Compliancy subset. Instruction included in the AIX Compliancy subset.

3. Linux Optional Category

AMO	Instruction part of Atomic Memory Operations category.
BFP128	Instruction part of Quad-Precision Floating-Point category.
BHRB	Instruction part of Branch History Rolling Buffer category.
DFP	Instruction part of Decimal Floating-Point category.
EBB	Instruction part of Event-Based Branch category.
MMA	Instruction part of Matrix-Multiplication Assist category.

4. Always Optional Category

MMA Instruction part of Matrix-Multiplication Assist category.

5. Version

P1	Instruction introduced in POWER Architecture.
P2	Instruction introduced in POWER2 Architecture.
PPC	Instruction introduced in PowerPC Architecture prior to v2.00.
v2.00	Instruction introduced in PowerPC Architecture Version 2.00.
v2.01	Instruction introduced in PowerPC Architecture Version 2.01.
v2.02	Instruction introduced in PowerPC Architecture Version 2.02.
v2.03	Instruction introduced in Power ISA Version 2.03.
v2.04	Instruction introduced in Power ISA Version 2.04.
v2.05	Instruction introduced in Power ISA Version 2.05.
v2.06	Instruction introduced in Power ISA Version 2.06.
v2.07	Instruction introduced in Power ISA Version 2.07.
v3.0	Instruction introduced in Power ISA Version 3.0.
v3.0B	Instruction introduced in Power ISA Version 3.0B.
v3.0C	Instruction introduced in Power ISA Version 3.0C.
v3.1	Instruction introduced in Power ISA Version 3.1.

6. Privilege

Denotes an instruction that is treated as privileged. 0

Denotes an instruction that is treated as privileged or nonprivileged (or hypervisor-privileged for mtspr), depending on the

SPR or PMR number.

Ы HV

Denotes an instruction that is illegal in privileged state.

Denotes an instruction that can be executed only in hypervisor state.

Denotes an instruction that can be executed only in ultravisor state.

7. Mode Dependency.

Except as described below and in Section 1.10.3, "Effective Address Calculation", in Book I, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

CT If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode.

The setting of status registers (such as XER and CR0) is mode-dependent.

SR SF=1 The instruction can be executed only in 64-bit mode.

Appendix G. Power ISA Instruction Set Sorted by OpenPOWER Compliancy Subset

This appendix lists all the instructions in the Power ISA, sorted by the instruction's OpenPOWER compliancy subset membership, then by mnemonic.

		, Ac	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	ef.	
Inst	truction ¹	Book	S	Ë	ĕ	Ā	Ver	Pri	Mo	Page	Name
011111	01000 01010.	1	XXXX			add[.]	P1		SR	77	Add XO-form
	00000 01010.	1	ХХХХ			addc[.]	P1		SR	78	Add Carrying XO-form
	00100 01010.	Т	ХХХХ			adde[.]	P1		SR	78	Add Extended XO-form
		Π	XXXX			addex	v3.0B			80	Add Extended using alternate carry bit Z23-form
	/0010 01010/	1	ХХХХ			addg6s	v2.06			118	Add and Generate Sixes XO-form
		1	XXXX			addi	P1			76	Add Immediate D-form
		ı	ХХХХ			addic	P1		SR	77	Add Immediate Carrying D-form
001101		i	XXXX			addic.	P1		SR	77	Add Immediate Carrying and Record D-form
001111		Ť	XXXX			addis	P1			76	Add Immediate Shifted D-form
011111	//// 00111 01010.	1	ХХХХ			addme[.]	P1		SR	79	Add to Minus One Extended XO-form
		T	ХХХХ			addpcis	v3.0			76	Add PC Immediate Shifted DX-form
	//// 00110 01010.	Т	ХХХХ			addze[.]	P1		SR	79	Add to Zero Extended XO-form
	00000 11100.	-	ХХХХ			and[.]	P1		SR	100	AND X-form
	00001 11100.	-	ХХХХ			andc[.]	P1		SR	101	AND with Complement X-form
			XXXX			andi.	P1		SR	99	AND Immediate D-form
			XXXX			andis.	P1		SR	99	AND Immediate Shifted D-form
010010			XXXX			b[l][a]	P1			41	Branch I-form
			XXXX			bc[l][a]	P1		CT	41	Branch Conditional B-form
010011	/// 10000 10000.		XXXX			bcctr[l]	P1		CT	42	Branch Conditional to Count Register XL-form
010011	/// 00000 10000.		XXXX			bclr[l]	P1		CT	42	Branch Conditional to Link Register XL-form
	/// 10001 10000.	I	XXXX			bctar[l]	v2.07			43	Branch Conditional to Branch Target Address Register XL-form
011111	//// 00110 11011/		XXXX			brh	v3.1			119	Byte-Reverse Halfword X-form
	//// 00100 11011/		ХХХХ			brw	v3.1			119	Byte-Reverse Word X-form
011111	//// 01001 11010/		XXXX			cbcdtd	v2.06			117	Convert Binary Coded Decimal To Declets X-form
011111	//// 01000 11010/		XXXX			cdtbcd	v2.06			117	Convert Declets To Binary Coded Decimal X-form
011111/	00000 00000/	-	XXXX			cmp	P1			93	Compare X-form
	01111 11100/	-	XXXX			cmpb	v2.05			102	Compare Bytes X-form
011111//	00111 00000/		XXXX			cmpeqb	v3.0			95	Compare Equal Byte X-form
001011/		-	XXXX			cmpi	P1			93	Compare Immediate D-form
011111/	00001 00000/	-	XXXX			cmpl	P1			93	Compare Logical X-form
001010/			XXXX			cmpli	P1			93	Compare Logical Immediate D-form
011111/	00110 00000/	I	XXXX			cmprb	v3.0			94	Compare Ranged Byte X-form
Λ11111	//// 00000 11010.		XXXX			cntlzw[.]	P1		SR	102	Count Leading Zeros Word X-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 1 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 //// 10000 11010.		XXXX			cnttzw[.]	v3.0			102	Count Trailing Zeros Word X-form
010011 01000 00001/		XXXX			crand	P1			44	Condition Register AND XL-form
010011 00100 00001/	I	XXXX			crandc	P1			45	Condition Register AND with Complement XL-form
010011 01001 00001/		XXXX			creqv	P1			45	Condition Register Equivalent XL-form
010011 00111 00001/	I	ХХХХ			crnand	P1			44	Condition Register NAND XL-form
010011 00001 00001/		ХХХХ			crnor	P1			45	Condition Register NOR XL-form
010011 01110 00001/	ı	ХХХХ			cror	P1			44	Condition Register OR XL-form
010011 01101 00001/	<u> </u>	XXXX			crorc	P1			45	Condition Register OR with Complement XL-form
010011 00110 00001/		XXXX			crxor	P1		0-	44	Condition Register XOR XL-form
011111 01111 01011.	<u> </u>	XXXX			divw[.]	PPC		SR	82	Divide Word XO-form
011111 01101 01011.	<u> </u>	XXXX			divwe[.]	v2.06		SR	83	Divide Word Extended XO-form
011111 01100 01011.		ХХХХ			divweu[.]	v2.06		SR	83	Divide Word Extended Unsigned XO-form
011111 01110 01011.	ı	ХХХХ			divwu[.]	PPC		SR	82	Divide Word Unsigned XO-form
011111 01000 11100.		XXXX			eqv[.]	P1		SR	101	Equivalent X-form
011111 //// 11101 11010.		XXXX			extsb[.]	PPC		SR	102	Extend Sign Byte X-form
011111 //// 11100 11010.		XXXX			extsh[.]	P1		SR	102	Extend Sign Halfword X-form
100010	I	XXXX			lbz	P1			52	Load Byte and Zero D-form
100011	ı	XXXX			lbzu	P1			52	Load Byte and Zero with Update D-form
011111 00011 10111/	I	XXXX			lbzux	P1			52	Load Byte and Zero with Update Indexed X-form
011111 00010 10111/	ı	ХХХХ			lbzx	P1			52	Load Byte and Zero Indexed X-form
101010	Ι	XXXX			lha	P1			54	Load Halfword Algebraic D-form
101011	Ι	XXXX			lhau	P1			54	Load Halfword Algebraic with Update D-form
011111 01011 10111/	Ι	XXXX			Ihaux	P1			54	Load Halfword Algebraic with Update Indexed X-form
011111 01010 10111/	Ι	ХХХХ			lhax	P1			54	Load Halfword Algebraic Indexed X-form
101000	Ι	ХХХХ			lhz	P1			53	Load Halfword and Zero D-form
101001	Ι	ХХХХ			lhzu	P1			53	Load Halfword and Zero with Update D-form
011111 01001 10111/	Ι	ХХХХ			lhzux	P1			53	Load Halfword and Zero with Update Indexed X-form
011111 01000 10111/	ı	XXXX			lhzx	P1			53	Load Halfword and Zero Indexed X-form
011111 10000 10110/	I	ХХХХ			lwbrx	P1			68	Load Word Byte-Reverse Indexed X-form
100000	Ι	ХХХХ			lwz	P1			55	Load Word and Zero D-form
100001	I	XXXX			lwzu	P1			55	Load Word and Zero with Update D-form
011111 00001 10111/	I	ХХХХ			lwzux	P1			55	Load Word and Zero with Update Indexed X-form
011111 00000 10111/	I	XXXX			lwzx	P1				Load Word and Zero Indexed X-form
010011//// //// 00000 00000/		XXXX			mcrf	P1			46	Move Condition Register Field XL-form
011111// //// //// 10010 00000/	I	XXXX			mcrxrx	v3.0			130	Move to CR from XER Extended X-form
011111 0//// //// 00000 10011/	I	XXXX			mfcr	P1			131	Move From Condition Register XFX-form
011111 //// //// 00010 10011/	Ш	ХХХХ			mfmsr	P1	Р		1187	Move From MSR X-form
011111 1 / 00000 10011/		ХХХХ			mfocrf	v2.01			131	Move From One Condition Register Field XFX-form
011111 01010 10011/	 	ХХХХ			mfspr	P1	0		129 1184	Move From Special Purpose Register XFX-form
011111 01011 10011/	Ш	XXXX			mftb	PPC			1104	Move From Time Base XFX-form
011111 11000 01011/		ХХХХ			modsw	v3.0			85	Modulo Signed Word X-form
011111 01000 01011/		ХХХХ			moduw	v3.0			85	Modulo Unsigned Word X-form
011111 0/ 00100 10000/	1	ХХХХ			mtcrf	P1			130	Move To Condition Register Fields XFX-form
011111 ////. //// 00100 10010/	Ш	XXXX			mtmsr	P1	Р		1185	Move To MSR X-form
011111 1 / 00100 10000/		ХХХХ			mtocrf	v2.01			130	Move To One Condition Register Field XFX-form
011111 01110 10011/	 	ХХХХ			mtspr	P1	0		127 1182	Move To Special Purpose Register XFX-form
011111 /0010 01011.		XXXX			mulhw[.]	PPC		SR	81	Multiply High Word XO-form
011111 /0000 01011.	<u> </u>	XXXX			mulhwu[.]	PPC		SR	81	Multiply High Word Unsigned XO-form
000111		ХХХХ			mulli	P1			81	Multiply Low Immediate D-form
011111 00111 01011.		XXXX			mullw[.]	P1		SR	81	Multiply Low Word XO-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 2 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷		
Instruction ¹	Book	Com	Linu	Alwa	Mner	Versi	Privi	Mode	Page	Name
011111 01110 11100.	Ι	ХХХХ			nand[.]	P1		SR	100	NAND X-form
011111 //// 00011 01000.	I	XXXX			neg[.]	P1		SR	80	Negate XO-form
011111 00011 11100.		XXXX			nor[.]	P1		SR	101	NOR X-form
011111 01101 11100.	1	ХХХХ			or[.]	P1		SR	101	OR X-form
011111 01100 11100.		XXXX			orc[.]	P1		SR	101	OR with Complement X-form
011000		XXXX			ori	P1			99	OR Immediate D-form
011001		XXXX			oris	P1			100	OR Immediate Shifted D-form
011111 //// 00011 11010/ 011111 //// 01011 11010/	<u> </u>	XXXX			popentb	v2.02 v2.06			103	Population Count Bytes X-form Population Count Words X-form
011111 //// 00100 11010/	<u> </u>	XXXX			prtyw	v2.06			103	Parity Word X-form
010100		XXXX			rlwimi[.]	V2.03		SR	103	Rotate Left Word Immediate then Mask Insert M-form
	<u> </u>									Rotate Left Word Immediate then AND with Mask
010101	I	XXXX			rlwinm[.]	P1		SR	107	M-form
010111	I	XXXX			rlwnm[.]	P1		SR	108	Rotate Left Word then AND with Mask M-form
010001 ///// //// ///////1/		XXXX			SC	PPC			47	System Call SC-form
010001 //// //// ///////01	ı	XXXX			SCV	v3.0			47	System Call Vectored SC-form
011111 // //// 00100 00000/	ı	XXXX			setb	v3.0			132	Set Boolean X-form
011111 //// 01100 00000/		ХХХХ			setbc	v3.1			132	Set Boolean Condition X-form
011111 //// 01101 00000/		XXXX			setbcr	v3.1			132	Set Boolean Condition Reverse X-form
011111 //// 01110 00000/	<u> </u>	XXXX			setnbc	v3.1			132	Set Negative Boolean Condition X-form
011111 //// 01111 00000/	<u> </u>	XXXX			setnbcr	v3.1		0.0	132	Set Negative Boolean Condition Reverse X-form
011111 00000 11000.		XXXX			slw[.]	P1		SR	113	Shift Left Word X-form
011111 11000 11000.	<u> </u>	XXXX			sraw[.]	P1 P1		SR	114	Shift Right Algebraic Word X-form
011111 11001 11000. 011111 10000 11000.		XXXX			srawi[.]	P1		SR SR	114 113	Shift Right Algebraic Word Immediate X-form Shift Right Word X-form
100110	<u> </u>	XXXX			srw[.]	P1		OK.	59	Store Byte D-form
100111	+	XXXX			stbu	P1			59	Store Byte with Update D-form
011111 00111 10111/	<u> </u>	XXXX			stbux	P1			59	Store Byte with Opdate Indexed X-form
011111 00110 10111/	<u> </u>	XXXX			stbx	P1			59	Store Byte Indexed X-form
101100	H	XXXX			sth	P1			60	Store Halfword D-form
011111 11100 10110/	i	ХХХХ			sthbrx	P1			67	Store Halfword Byte-Reverse Indexed X-form
101101	i	ХХХХ			sthu	P1			60	Store Halfword with Update D-form
011111 01101 10111/	Ť	XXXX			sthux	P1			60	Store Halfword with Update Indexed X-form
011111 01100 10111/	Τ	ХХХХ			sthx	P1			60	Store Halfword Indexed X-form
100100	I	ХХХХ			stw	P1			61	Store Word D-form
011111 10100 10110/	Ι	ХХХХ			stwbrx	P1			68	Store Word Byte-Reverse Indexed X-form
100101		XXXX			stwu	P1			61	Store Word with Update D-form
011111 00101 10111/	Ι	XXXX			stwux	P1			61	Store Word with Update Indexed X-form
011111 00100 10111/		XXXX			stwx	P1			61	Store Word Indexed X-form
011111 00001 01000.	ı	XXXX			subf[.]	PPC		SR	77	Subtract From XO-form
011111 00000 01000.		XXXX			subfc[.]	P1		SR	78	Subtract From Carrying XO-form
011111 00100 01000.	1	XXXX			subfe[.]	P1		SR	78	Subtract From Extended XO-form
001000		XXXX			subfic	P1		SR	77	Subtract From Immediate Carrying D-form
011111 //// 00111 01000.		XXXX			subfme[.]	P1		SR	79 70	Subtract From Minus One Extended XO-form
011111 //// 00110 01000.	1	XXXX			subfze[.]	P1		SR	78	Subtract From Zero Extended XO-form
011111 00000 00100/	1	XXXX			tw	P1			97	Trap Word X-form
000011 01001 11100	1	XXXX			twi	P1 P1		SR	97	Trap Word Immediate D-form XOR X-form
011111 01001 11100. 011010	1	XXXX			xor[.] xori	P1		SK	100	XOR Immediate D-form
011011	1	XXXX			xoris	P1			100	XOR Immediate Shifted D-form
111111 //// 01000 01000.		. XXX			fabs[.]	P1			165	Floating Absolute Value X-form
111111 //// 10101.	1	. XXX			fadd[.]	P1				Floating Add A-form
///// 10101.		٠ ٨٨٨			ıduu[.]	PI	l	<u> </u>	107	Floating Add A-101111

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 3 of 30)

		1			Г				1	
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011 //// 10101.	Ħ	. XXX			fadds[.]	PPC			167	Floating Add Single A-form
111111 //// 11010 01110.	I	. XXX			fcfid[.]	PPC			178	Floating Convert with round Signed Doubleword to Double-Precision format X-form
111011 //// 11010 01110.	ı	. XXX			fcfids[.]	v2.06			179	Floating Convert with round Signed Doubleword to Single-Precision format X-form
111111 ///// 11110 01110.	I	. XXX			fcfidu[.]	v2.06			179	Floating Convert with round Unsigned Doubleword to Double-Precision format X-form
111011 ///// 11110 01110.	I	. XXX			fcfidus[.]	v2.06			180	Floating Convert with round Unsigned Doubleword to Single-Precision format X-form
111111 // 00001 00000/	ı	. ХХХ			fcmpo	P1			183	Floating Compare Ordered X-form
111111// 00000 00000/	I	. XXX			fcmpu	P1			183	Floating Compare Unordered X-form
111111 00000 01000.	Т	. XXX			fcpsgn[.]	v2.05			165	Floating Copy Sign X-form
111111 //// 11001 01110.	I	. XXX			fctid[.]	PPC			174	Floating Convert with round Double-Precision To Signed Doubleword format X-form
111111 ///// 11101 01110.	Ι	. XXX			fctidu[.]	v2.06			175	Floating Convert with round Double-Precision To Unsigned Doubleword format X-form
111111 ///// 11101 01111.	I	. XXX			fctiduz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Doubleword format X-form
111111 //// 11001 01111.	ı	. XXX			fctidz[.]	PPC			175	Floating Convert with truncate Double-Precision To Signed Doubleword format X-form
111111 ///// 00000 01110.	I	. XXX			fctiw[.]	P2			176	Floating Convert with round Double-Precision To Signed Word format X-form
111111 ///// 00100 01110.	I	. XXX			fctiwu[.]	v2.06			177	Floating Convert with round Double-Precision To Unsigned Word format X-form
111111 ///// 00100 01111.	I	. XXX			fctiwuz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Word format X-form
111111 ///// 00000 01111.	ı	. XXX			fctiwz[.]	P2			177	Floating Convert with truncate Double-Precision To Signed Word format X-form
111111 //// 10010.		. ХХХ			fdiv[.]	P1			168	Floating Divide A-form
111011 //// 10010.	Ė	. XXX			fdivs[.]	PPC			168	Floating Divide Single A-form
111111 11101.	H	. XXX			fmadd[.]	P1			172	Floating Multiply-Add A-form
111011	Ė	. XXX			fmadds[.]	PPC			172	Floating Multiply-Add Single A-form
111111 //// 00010 01000.	Ė	. XXX			fmr[.]	P1			165	Floating Move Register X-form
111111 11110 00110/	ΗĖ	. XXX			fmrgew	v2.07			166	Floating Merge Even Word X-form
111111 11010 00110/	Ħ	. XXX			fmrgow	v2.07			166	Floating Merge Odd Word X-form
111111 11100.	Ė	. ХХХ			fmsub[.]	P1			172	Floating Multiply-Subtract A-form
111011 11100.	ΗĖ	. XXX			fmsubs[.]	PPC			172	Floating Multiply-Subtract Single A-form
111111 11001.	Ħ	. ХХХ			fmul[.]	P1			168	Floating Multiply A-form
111011 11001.	Ħ	. XXX			fmuls[.]	PPC			168	Floating Multiply Single A-form
111111 ///// 00100 01000.	Ė	. XXX			fnabs[.]	P1			165	Floating Negative Absolute Value X-form
111111 //// 00001 01000.	Ė	. XXX			fneg[.]	P1			165	Floating Negate X-form
111111 11111.	Ė	. ХХХ			fnmadd[.]	P1			173	Floating Negative Multiply-Add A-form
111011 11111.	÷	. XXX			fnmadds[.]	PPC			173	Floating Negative Multiply-Add Single A-form
111111 11110.	Ħ	. XXX			fnmsub[.]	P1			173	Floating Negative Multiply-Subtract A-form
111011	Ť	. XXX			fnmsubs[.]	PPC			173	Floating Negative Multiply-Subtract Single A-form
111111 //// //// 11000.	Ħ	. XXX			fre[.]	v2.02			169	Floating Reciprocal Estimate A-form
111011 //// //// 11000.	Ħ	. XXX			fres[.]	PPC			169	Floating Reciprocal Estimate Single A-form
111111 //// 01111 01000.	÷	. XXX			frim[.]	v2.02			182	Floating Round to Integer Minus X-form
111111 //// 01100 01000.	H	. XXX			frin[.]	v2.02			182	Floating Round to Integer Nearest X-form
111111 //// 01110 01000.	÷	. XXX			frip[.]	v2.02			182	Floating Round to Integer Plus X-form
111111 //// 01101 01000.	÷	. XXX			friz[.]	v2.02			182	Floating Round to Integer Toward Zero X-form
111111 //// 00000 01100.	÷	. XXX			frsp[.]	V2.02 P1			174	Floating Round to lineger Toward Zero X-101111 Floating Round to Single-Precision X-form
111111 //// //// 11010.	H	. XXX			frsqrte[.]	PPC			170	Floating Reciprocal Square Root Estimate A-form
111011 //// //// 11010.	÷	. XXX			frsqrtes[.]	v2.02			170	Floating Reciprocal Square Root Estimate A-form
IIIVII ///// ///// IIVIV.	1 1	. ////		1	mountoo[.]	٧ ८. 0 ८	Ī	1	170	r rodung Neuprocal oquale Nool Estillate Single A-10111

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 4 of 30)

					r	ı		1		
			λ3	Always Optional Category ⁴						
		s ₂	Linux Optional Category ³	iteg						
		Compliancy Subsets ²	Cate	င်ဒ						
		Sul	nal	ona						
		ncy	ī	Opti	<u>.</u> 2		ဖ	₂ d		
		olia	ŏ) s (non	on ₂	ege	De C		
_	Book	luo	î	lwa	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	- B	. XXX		٧		>	Ā	Σ		Name
111111 10111. 111111 //// //// 10110.	-	. XXX			fsel[.]	PPC P2			184 169	Floating Select A-form Floating Square Root A-form
111011 //// //// 10110.	İ	. XXX			fsqrts[.]	PPC			169	Floating Square Root Visimi Floating Square Root Single A-form
111111 //// 10100.	Ι	. ХХХ			fsub[.]	P1			167	Floating Subtract A-form
111011 //// 10100.	1	. XXX			fsubs[.]	PPC			167	Floating Subtract Single A-form
111111 // 00100 00000/ 111111 // ///// 00101 00000/		. XXX . XXX			ftdiv ftsqrt	v2.06 v2.06			170 171	Floating Test for software Divide X-form Floating Test for software Square Root X-form
110010	÷	. XXX			Ifd	V2.00			156	Load Floating-Point Double D-form
110011	İ	. XXX			lfdu	P1			156	Load Floating-Point Double with Update D-form
011111 10011 10111/	Ι	. ХХХ			lfdux	P1			156	Load Floating-Point Double with Update Indexed X-form
011111 10010 10111/	ı	. ХХХ			lfdx	P1			156	Load Floating-Point Double Indexed X-form
011111 11010 10111/	I	. XXX			lfiwax	v2.05			157	Load Floating-Point as Integer Word Algebraic Indexed X-form
011111 11011 10111/	I	. XXX			lfiwzx	v2.06			157	Load Floating-Point as Integer Word & Zero Indexed X-form
110000		. XXX			Ifs	P1			154	Load Floating-Point Single D-form
110001 10001 10111/	-	. XXX			Ifsux	P1 P1			154 155	Load Floating-Point Single with Update D-form Load Floating-Point Single with Update Indexed X-form
011111 10001 10111/ 011111 10000 10111/	1	. XXX			lfsx	P1			153	Load Floating-Point Single With Opdate Indexed X-torm
111111//// //// 00010 00000/	÷	. XXX			mcrfs	P1			188	Move to Condition Register from FPSCR X-form
111111 00000 //// 10010 00111.	Ι	. ХХХ			mffs[.]	P1			186	Move From FPSCR X-form
111111 10100 10010 00111/	ı	. ХХХ			mffscdrn	v3.0B			186	Move From FPSCR Control & Set DRN X-form
111111 10101 // 10010 00111/	I	. XXX			mffscdrni	v3.0B			187	Move From FPSCR Control & Set DRN Immediate X-form
111111 00001 //// 10010 00111/	I	. ХХХ			mffsce	v3.0B			186	Move From FPSCR & Clear Enables X-form
111111 10110 10010 00111/		. XXX			mffscrn	v3.0B			187	Move From FPSCR Control & Set RN X-form
111111 10111 /// 10010 00111/ 111111 11000 //// 10010 00111/	1	. XXX . XXX			mffscrni mffsl	v3.0B v3.0B			187 187	Move From FPSCR Control & Set RN Immediate X-form Move From FPSCR Lightweight X-form
111111 //// //// 00010 00110.	i	. XXX			mtfsb0[.]	P1			189	Move To FPSCR Bit 0 X-form
111111 //// //// 00001 00110.	Ī	. ХХХ			mtfsb1[.]	P1			189	Move To FPSCR Bit 1 X-form
111111 10110 00111.		. ХХХ			mtfsf[.]	P1			188	Move To FPSCR Fields XFL-form
111111// ///// 00100 00110.	I	. ХХХ			mtfsfi[.]	P1			188	Move To FPSCR Field Immediate X-form
110110		. XXX			stfd	P1			161	Store Floating-Point Double D-form
1111101 011111 11100 10111/	1	. XXX			stfdp stfdpx	v2.05 v2.05			164 164	Store Floating-Point Double Pair DS-form Store Floating-Point Double Pair Indexed X-form
110111	i	. XXX			stfdu	P1			161	Store Floating-Point Double with Update D-form
011111 10111 10111/	Ť	. ХХХ			stfdux	P1			162	Store Floating-Point Double with Update Indexed X-form
011111 10110 10111/	_	. XXX			stfdx	P1			161	Store Floating-Point Double Indexed X-form
011111 11110 10111/	I	. ХХХ			stfiwx	PPC			162	Store Floating-Point as Integer Word Indexed X-form
110100		. XXX			stfs	P1			159	Store Floating-Point Single D-form
011111 10101 10111/	-	. XXX . XXX			stfsux	P1 P1			159 160	Store Floating-Point Single with Update D-form Store Floating-Point Single with Update Indexed X-form
011111 10101 10111/		. XXX			stfsx	P1			159	Store Floating-Point Single Indexed X-form
011111 10000 01010.	i	XX			addco[.]	P1		SR	78	Add Carrying & record OV XO-form
011111 10100 01010.	Ι	ХХ			addeo[.]	P1		SR	78	Add Extended & record OV XO-form
011111 //// 10111 01010.	Ι	ХХ			addmeo[.]	P1		SR	79	Add to Minus One Extended & record OV XO-form
011111	1	ХХ			addo[.]	P1		SR	77	Add & record OV XO-form
011111 //// 10110 01010. 000100 1.000 000001	1	XX			addzeo[.] bcdadd.	P1 v2.07		SR	79 483	Add to Zero Extended & record OV XO-form Decimal Add Modulo VX-form
000100 00111 1.110 000001		XX			bcdadd. bcdcfn.	v2.07			483	Decimal Add Modulo VX-form Decimal Convert From National VX-form
000100 00111 1.110 000001	İ	XX			bcdcfrsq.	v3.0			490	Decimal Convert From Signed Quadword VX-form
000100 00110 1.110 000001	Ι	XX			bcdcfz.	v3.0			486	Decimal Convert From Zoned VX-form
000100 01101 000001		ХХ			bcdcpsgn.	v3.0			494	Decimal Copy Sign VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 5 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 00101 1/110 000001	T	ХХ			bcdctn.	v3.0			488	Decimal Convert To National VX-form
000100 00000 1/110 000001	Ť	ХХ			bcdctsq.	v3.0			491	Decimal Convert To Signed Quadword VX-form
000100 00100 1.110 000001	Ť	ХХ			bcdctz.	v3.0			489	Decimal Convert To Zoned VX-form
000100 1.011 000001	Ė	ХХ			bcds.	v3.0			496	Decimal Shift VX-form
000100 11111 1.110 000001	Ť	ХХ			bcdsetsgn.	v3.0			495	Decimal Set Sign VX-form
000100 1.111 000001	Ť	ХХ			bcdsr.	v3.0			498	Decimal Shift and Round VX-form
000100 1.001 000001	Ė	ХХ			bcdsub.	v2.07			483	Decimal Subtract Modulo VX-form
000100 1.100 000001	Ť	XX			bcdtrunc.	v3.0			499	Decimal Truncate VX-form
000100 1/010 000001	H	ХХ			bcdus.	v3.0			499	Decimal Unsigned Shift VX-form
000100 1/101 000001		ХХ			bcdus. bcdutrunc.	v3.0			500	Decimal Unsigned Shift VX-101111 Decimal Unsigned Truncate VX-form
011111 00111 11100/	÷	XX				v2.06			105	Bit Permute Doubleword X-form
011111 00111 11100/	+				bpermd					
011111 //// 00101 11011/	<u> </u>	ХХ			brd	v3.1			119	Byte-Reverse Doubleword X-form
011111 00110 11100/	<u> </u>	ХХ			cfuged	v3.1			106	Centrifuge Doubleword X-form
011111 //// 00001 11010.	ı	ХХ			cntlzd[.]	PPC		SR	104	Count Leading Zeros Doubleword X-form
011111 00001 11011/	I	ХХ			cntlzdm	v3.1			105	Count Leading Zeros Doubleword under bit Mask X-form
011111 //// 10001 11010.		ХХ			cnttzd[.]	v3.0			104	Count Trailing Zeros Doubleword X-form
011111 10001 11011/	_	ХХ			cnttzdm	v3.1			105	Count Trailing Zeros Doubleword under bit Mask X-form
011111 01111 01001.	-	ХХ			divd[.]	PPC		SR	89	Divide Doubleword XO-form
011111 01101 01001.		ХХ			divde[.]	v2.06		SR	90	Divide Doubleword Extended XO-form
011111 11101 01001.	-	ХХ			divdeo[.]	v2.06		SR	90	Divide Doubleword Extended & record OV XO-form
011111 01100 01001.	-	ХХ			divdeu[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned XO-form
011111 11100 01001.	I	ХХ			divdeuo[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned & record OV XO-form
011111 11111 01001.	Τ	ХХ			divdo[.]	PPC		SR	89	Divide Doubleword & record OV XO-form
011111 01110 01001.	Т	ХХ			divdu[.]	PPC		SR	89	Divide Doubleword Unsigned XO-form
011111 11110 01001.	Ť	ХХ			divduo[.]	PPC		SR	89	Divide Doubleword Unsigned & record OV XO-form
011111 11101 01011.	Ė	ХХ			divweo[.]	v2.06		SR	83	Divide Word Extended & record OV XO-form
011111 11100 01011.	÷	ХХ			divweo[.]	v2.06		SR	83	Divide Word Extended Unsigned & record OV XO-form
011111 11111 01011.	Ė	XX			divwo[.]	PPC		SR	82	Divide Word & record OV XO-form
011111 11110 01011.	÷	XX			divwuo[.]	PPC		SR	82	Divide Word Unsigned & record OV XO-form
011111 //// 11110 11010.	÷	XX			extsw[.]	PPC		SR	104	Extend Sign Word X-form
011111 11011 1101	÷	ХХ				v3.0		SIN		Extend Sign Word and Shift Left Immediate XS-form
	_	ХХ			extswsli[.]	PPC			57	Load Doubleword DS-form
011111	11	XX			Idarx	PPC	-		1092	Load Doubleword D5-form Load Doubleword And Reserve Indexed X-form
	- 11					_				
011111 10000 10100/		ХХ			ldbrx	v2.06			69	Load Doubleword Byte-Reverse Indexed X-form
111010 01	<u> </u>	ХХ			Idu	PPC			57	Load Doubleword with Update DS-form
011111 00001 10101/	<u> </u>	ХХ			ldux	PPC			57	Load Doubleword with Update Indexed X-form
011111 00000 10101/		ХХ			ldx	PPC			57	Load Doubleword Indexed X-form
111000	<u> </u>	ХХ			lq	v2.03			65	Load Quadword DQ-form
011111 01000 10100.		ХХ			Iqarx	v2.07				Load Quadword And Reserve Indexed X-form
011111 00000 00111/		ХХ			Ivebx	v2.03			273	Load Vector Element Byte Indexed X-form
011111 00001 00111/	-	ХХ			Ivehx	v2.03			274	Load Vector Element Halfword Indexed X-form
011111 00010 00111/		ХХ			Ivewx	v2.03			275	Load Vector Element Word Indexed X-form
011111 00000 00110/		ХХ			Ivsl	v2.03			282	Load Vector for Shift Left Indexed X-form
011111 00001 00110/		ХХ			lvsr	v2.03			282	Load Vector for Shift Right Indexed X-form
011111 00011 00111/		ХХ			lvx	v2.03			276	Load Vector Indexed X-form
011111 01011 00111/	I	ХХ			lvxl	v2.03			276	Load Vector Indexed Last X-form
111010 10	Π	ХХ			lwa	PPC			56	Load Word Algebraic DS-form
011111 00000 10100/	П	ХХ			lwarx	PPC			1088	Load Word & Reserve Indexed X-form
011111 01011 10101/	-	ХХ			lwaux	PPC			56	Load Word Algebraic with Update Indexed X-form
011111 01010 10101/	ı	ХХ			lwax	PPC			56	Load Word Algebraic Indexed X-form
01010 10101/		///			Iav				- 50	==== Igopialo iliaoxou X Iolili

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 6 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111001 10	I	ХХ			lxsd	v3.0			618	Load VSX Scalar Doubleword DS-form
011111 10010 01100.	ı	ХХ			lxsdx	v2.06			619	Load VSX Scalar Doubleword Indexed X-form
011111 11000 01101.	I	ХХ			lxsibzx	v3.0			620	Load VSX Scalar as Integer Byte & Zero Indexed X-form
011111 11001 01101.	I	XX			lxsihzx	v3.0			620	Load VSX Scalar as Integer Halfword & Zero Indexed X-form
011111 00010 01100.	Ι	ХХ			lxsiwax	v2.07			621	Load VSX Scalar as Integer Word Algebraic Indexed X-form
011111 00000 01100.	I	ХХ			lxsiwzx	v2.07			622	Load VSX Scalar as Integer Word & Zero Indexed X-form
111001 11		ХХ			lxssp	v3.0			623	Load VSX Scalar Single-Precision DS-form
011111 10000 01100.	<u> </u>	ХХ			lxsspx	v2.07			624	Load VSX Scalar Single-Precision Indexed X-form
111101	<u> </u>	ХХ			lxv	v3.0			625	Load VSX Vector DQ-form
011111 11011 01100.	<u> </u>	ХХ			lxvb16x	v3.0			626	Load VSX Vector Byte*16 Indexed X-form
011111 11010 01100.		ХХ			lxvd2x	v2.06			627	Load VSX Vector Doubleword*2 Indexed X-form
011111 01010 01100.	<u> </u>	ХХ			lxvdsx	v2.06			641	Load VSX Vector Doubleword & Splat Indexed X-form
011111 11001 01100.	!	XX			lxvh8x	v3.0			642	Load VSX Vector Halfword*8 Indexed X-form
111100 11111 01011 01000.	!	XX			lxvkq	v3.1			628	Load VSX Vector Special Value Quadword X-form
011111 01000 01101.		XX			lxvl	v3.0			629	Load VSX Vector with Length X-form
011111 01001 01101.		XX			lxvII	v3.0			631	Load VSX Vector with Length Left-justified X-form
000110	-	XX			lxvp	v3.1			633	Load VSX Vector Paired DQ-form
011111 01010 01101/ 011111 00000 01101.	-	XX			lxvpx	v3.1 v3.1			634	Load VSX Vector Paired Indexed X-form
011111 00000 01101.	1	XX			lxvrbx lxvrdx	v3.1			635 636	Load VSX Vector Rightmost Byte Indexed X-form Load VSX Vector Rightmost Doubleword Indexed X-form
011111 00001 01101.		XX			lxvrhx	v3.1			637	Load VSX Vector Rightmost Halfword Indexed X-form
011111 00001 01101.	<u> </u>	XX			Ixvrwx	v3.1			638	Load VSX Vector Rightmost Word Indexed X-form
011111 11000 01100.	H	XX			lxvw4x	v2.06			643	Load VSX Vector Word*4 Indexed X-form
011111 01011 01100.	H	XX			Ixvwsx	v2.00			644	Load VSX Vector Word & Splat Indexed X-form
011111 0100/ 01100.	H	XX			lxvx	v3.0			639	Load VSX Vector Indexed X-form
000100	H	XX			maddhd	v3.0			87	Multiply-Add High Doubleword VA-form
000100 110001	Ť	XX			maddhdu	v3.0			88	Multiply-Add High Doubleword Unsigned VA-form
000100 110011	Ť	XX			maddld	v3.0			88	Multiply-Add Low Doubleword VA-form
000100 //// //// 11000 000100	i	XX			mfvscr	v2.03				Move From Vector Status and Control Register VX-form
011111 //// 00001 10011.	Ť	ХХ			mfvsrd	v2.07			123	Move From VSR Doubleword X-form
011111 //// 01001 10011.	ı	ХХ			mfvsrld	v3.0				Move From VSR Lower Doubleword X-form
011111 //// 00011 10011.	Π	ХХ			mfvsrwz	v2.07				Move From VSR Word and Zero X-form
011111 11000 01001/	I	ХХ			modsd	v3.0			91	Modulo Signed Doubleword X-form
011111 01000 01001/		ХХ			modud	v3.0			91	Modulo Unsigned Doubleword X-form
000100 ///// //// 11001 000100	ı	ХХ			mtvscr	v2.03			501	Move To Vector Status and Control Register VX-form
000100 10000 11001 000010		ХХ			mtvsrbm	v3.1			468	Move to VSR Byte Mask VX-form
000100 01010.	I	ХХ			mtvsrbmi	v3.1			470	Move To VSR Byte Mask Immediate DX-form
011111 //// 00101 10011.		ХХ			mtvsrd	v2.07				Move To VSR Doubleword X-form
011111 01101 10011.	Ι	ХХ			mtvsrdd	v3.0			126	Move To VSR Double Doubleword X-form
$000100 \ \dots \ 10011 \ \dots \ 11001 \ 000010$		ХХ			mtvsrdm	v3.1			469	Move to VSR Doubleword Mask VX-form
000100 10001 11001 000010		ХХ			mtvsrhm	v3.1				Move to VSR Halfword Mask VX-form
000100 10100 11001 000010		ХХ			mtvsrqm	v3.1				Move to VSR Quadword Mask VX-form
011111 //// 00110 10011.		ХХ			mtvsrwa	v2.07			125	Move To VSR Word Algebraic X-form
000100 10010 11001 000010		ХХ			mtvsrwm	v3.1				Move to VSR Word Mask VX-form
011111 //// 01100 10011.		ХХ			mtvsrws	v3.0				Move To VSR Word & Splat X-form
011111 ///// 00111 10011.		ХХ			mtvsrwz	v2.07			125	Move To VSR Word and Zero X-form
011111 /0010 01001.	Ī	ХХ			mulhd[.]	PPC		SR	87	Multiply High Doubleword XO-form
011111 /0000 01001.		ХХ			mulhdu[.]	PPC		SR	87	Multiply High Doubleword Unsigned XO-form
011111 00111 01001.	ΙĪ	ХХ			mulld[.]	PPC		SR	87	Multiply Low Doubleword XO-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 7 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page Page	Name
011111 10111 01001. 011111 10111 01011.	1	XX			mulldo[.] mullwo[.]	PPC P1		SR SR	87 81	Multiply Low Doubleword & record OV XO-form Multiply Low Word & record OV XO-form
011111 //// 10011 01000.	I	XX			nego[.]	P1		SR	80	Negate & record OV XO-form
000001 100// .// 001110	I	ХХ			paddi	v3.1			76	Prefixed Add Immediate MLS:D-form
011111 /// 11100 00110.	11	ХХ			paste[.]	v3.0			1078	Paste X-form
011111 00100 11100/ 011111 00101 11100/	1	XX			pdepd pextd	v3.1 v3.1			106 106	Parallel Bits Deposit Doubleword X-form Parallel Bits Extract Doubleword X-form
000001 100// .//.	ı	XX			plbz	v3.1			52	Prefixed Load Byte and Zero MLS:D-form
000001 000// .//	I	ХХ			pld	v3.1			57	Prefixed Load Doubleword 8LS:D-form
000001 100// .//	Ι	ХХ			plfd	v3.1			156	Prefixed Load Floating-Point Double MLS:D-form
000001 100// .//. 110000	1	ХХ			plfs	v3.1			154	Prefixed Load Floating-Point Single MLS:D-form
101010	I	ХХ			plha	v3.1			54	Prefixed Load Halfword Algebraic MLS:D-form
101000		XX			plhz	v3.1			53	Prefixed Load Halfword and Zero MLS:D-form
111000 000001 000// .//.	1	XX			plq	v3.1			65	Prefixed Load Quadword 8LS:D-form
101001 000001 100// .//.	-	XX			plwa	v3.1 v3.1			56 55	Prefixed Load Word Algebraic 8LS:D-form Prefixed Load Word and Zero MLS:D-form
000001 000// .//.	1	XX			plxsd	v3.1			618	Prefixed Load VSX Scalar Doubleword 8LS:D-form
101010	1	ХХ			plxssp	v3.1			623	Prefixed Load VSX Scalar Single-Precision 8LS:D-form
101011	I	ХХ			plxv	v3.1			625	Prefixed Load VSX Vector 8LS:D-form
000001 000// .//.	I	ХХ			plxvp	v3.1			633	Prefixed Load VSX Vector Paired 8LS:D-form
000001 11000 000// ///// ///// /////	1	ХХ			pnop	v3.1			133	Prefixed Nop MRR:*-form
011111 //// 01111 11010/	1	ХХ			popcntd	v2.06			104	Population Count Doubleword X-form
011111//// 00101 11010/ 000001 100// .//	ı	XX			prtyd pstb	v2.05 v3.1			104 59	Parity Doubleword X-form Prefixed Store Byte MLS:D-form
000001 000// .//.	I	ХХ			pstd	v3.1			62	Prefixed Store Doubleword 8LS:D-form
000001 100// .//. 110110	Ι	ХХ			pstfd	v3.1			161	Prefixed Store Floating-Point Double MLS:D-form
000001 100// .//	Ι	ХХ			pstfs	v3.1			159	Prefixed Store Floating-Point Single MLS:D-form
000001 100// .//.	I	ХХ			psth	v3.1			60	Prefixed Store Halfword MLS:D-form
00001 000// .//. 111100	I	ХХ			pstq	v3.1			66	Prefixed Store Quadword 8LS:D-form
000001 100// .//. 100100	I	ХХ			pstw	v3.1			61	Prefixed Store Word MLS:D-form
000001 000// .//. 101110	1	ХХ			pstxsd	v3.1			646	Prefixed Store VSX Scalar Doubleword 8LS:D-form
101111	ı	ХХ			pstxssp	v3.1			650	Prefixed Store VSX Scalar Single-Precision 8LS:D-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 8 of 30)

		· Subsets ²	Linux Optional Category ³	Always Optional Category ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optio	Always Opt	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 000// .//	Ι	XX			pstxv	v3.1			652	Prefixed Store VSX Vector 8LS:D-form
000001 000// .//	I	ХХ			pstxvp	v3.1			662	Prefixed Store VSX Vector Paired 8LS:D-form
010011 //// //// //// 00000 10010/	111	ХХ			rfid	PPC	Р		1162	Return from Interrupt Doubleword XL-form
010011 //// //// //// 00010 10010/	111	ХХ			rfscv	v3.0	Р		1161	Return From System Call Vectored XL-form
011110	I	ХХ			rldcl[.]	PPC		SR	111	Rotate Left Doubleword then Clear Left MDS-form
011110	ı	ХХ			rldcr[.]	PPC		SR	112	Rotate Left Doubleword then Clear Right MDS-form
011110	ı	ХХ			rldic[.]	PPC		SR	111	Rotate Left Doubleword Immediate then Clear MD-form
011110000.	Ι	ХХ			rldicl[.]	PPC		SR	110	Rotate Left Doubleword Immediate then Clear Left MD-form
011110	I	XX			rldicr[.]	PPC		SR	110	Rotate Left Doubleword Immediate then Clear Right MD-form
011110011	Ι	XX			rldimi[.]	PPC		SR	112	Rotate Left Doubleword Immediate then Mask Insert MD-form
011111 00000 11011.	- 1	ХХ			sld[.]	PPC		SR	115	Shift Left Doubleword X-form
011111 11000 11010.	I	ХХ			srad[.]	PPC		SR	115	Shift Right Algebraic Doubleword X-form
011111 11001 1101	I	ХХ			sradi[.]	PPC		SR	115	Shift Right Algebraic Doubleword Immediate XS-form
011111 10000 11011.	-	ХХ			srd[.]	PPC		SR	115	Shift Right Doubleword X-form
111110 00	ı	ХХ			std	PPC			62	Store Doubleword DS-form
011111 10100 10100/	I	ХХ			stdbrx	v2.06			69	Store Doubleword Byte-Reverse Indexed X-form
011111 00110 101101	П	XX			stdcx.	PPC			1092	Store Doubleword Conditional Indexed X-form
111110 01	I	ХХ			stdu	PPC			62	Store Doubleword with Update DS-form
011111 00101 10101/	l l	ХХ			stdux	PPC			63	Store Doubleword with Update Indexed X-form
011111 00100 10101/	l l	ХХ			stdx	PPC			62	Store Doubleword Indexed X-form
011111 00100 00111/		XX			stvebx	v2.03			277	Store Vector Element Byte Indexed X-form
011111 00101 00111/		ХХ			stvehx	v2.03			278	Store Vector Element Halfword Indexed X-form
011111 00110 00111/		XX			stvewx	v2.03			279	Store Vector Element Word Indexed X-form
011111 00111 00111/	<u> </u>	ХХ			stvx	v2.03			280	Store Vector Indexed X-form
011111 01111 00111/	<u> </u>	ХХ			stvxl	v2.03			280	Store Vector Indexed Last X-form
011111 00100 101101	Ш	ХХ			stwcx.	PPC			1091	Store Word Conditional Indexed X-form
111101 10	<u> </u>	ХХ			stxsd	v3.0			646	Store VSX Scalar Doubleword DS-form
011111 10110 01100.	1	ХХ			stxsdx	v2.06			647	Store VSX Scalar Doubleword Indexed X-form Store VSX Scalar as Integer Byte Indexed X-form
011111 11100 01101.	<u> </u>	XX		 	stxsibx stxsihx	v3.0 v3.0			648 648	Store VSX Scalar as Integer Byte Indexed X-form Store VSX Scalar as Integer Halfword Indexed X-form
011111 11101 01101 011111 00100 01100	-	XX		-	stxsinx	v3.0 v2.07			649	Store VSX Scalar as Integer Hallword Indexed X-form
111101 11	-	XX		-		v3.0			650	Store VSX Scalar Single DS-form
011111 10100 01100.	+	XX		-	stxssp stxsspx	v3.0 v2.07			651	Store VSX Scalar Single-Precision Indexed X-form
111101		XX			stxv	v3.0			652	Store VSX Vector DQ-form
011111 11111 01100.		XX			stxvb16x	v3.0			653	Store VSX Vector Byte*16 Indexed X-form
011111 11110 01100.	-	XX			stxvd2x	v3.0 v2.06			654	Store VSX Vector Doubleword*2 Indexed X-form
011111 11101 01100.	+	XX			stxvh8x	v2.00			655	Store VSX Vector Halfword*8 Indexed X-form
011111 01100 01101.	+	XX			stxvI	v3.0			656	Store VSX Vector Hallword & Indexed X-form
011111 01101 01101.	H	XX			stxvII	v3.0			658	Store VSX Vector with Length X-form
000110	+	XX		-	stxvp	v3.0			662	Store VSX Vector Paired DQ-form
011111 01110 01101/	Ė	XX			stxvpx	v3.1			663	Store VSX Vector Paired Indexed X-form
011111 00100 01101.	Ė	XX			stxvrbx	v3.1			659	Store VSX Vector Rightmost Byte Indexed X-form
011111 00111 01101.	ı	XX			stxvrdx	v3.1			659	Store VSX Vector Rightmost Doubleword Indexed X-form
011111 00101 01101.	ı	ХХ			stxvrhx	v3.1			660	Store VSX Vector Rightmost Halfword Indexed X-form
011111 00110 01101.	Ė	XX			stxvrwx	v3.1			660	Store VSX Vector Rightmost Word Indexed X-form
011111 11100 01100.	Ħ	XX		1	stxvw4x	v2.06			661	Store VSX Vector Word*4 Indexed X-form
011111 01100 01100.	i i	XX			stxvx	v2.00			664	Store VSX Vector Indexed X-form
• · · · · · · · · · · · · · · · · · · ·	<u>. ' </u>	///			JUNIO .	10.0			- UUT	5.5.5 . 5/1 TOOLOI IIIGONOG /1 IOIIII

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 9 of 30)

		Subsets ²	Linux Optional Category ³	Always Optional Category ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optior	Always Optic	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 10000 01000.	Ι	ХХ			subfco[.]	P1		SR	78	Subtract From Carrying & record OV XO-form
011111 10100 01000.		ХХ			subfeo[.]	P1		SR	78	Subtract From Extended & record OV XO-form
011111 //// 10111 01000.	-	ХХ			subfmeo[.]	P1		SR	79	Subtract From Minus One Extended & record OV XO-form
011111 10001 01000.		ХХ			subfo[.]	PPC		SR	77	Subtract From & record OV XO-form
011111 ///// 10110 01000.		ХХ			subfzeo[.]	P1		SR	78	Subtract From Zero Extended & record OV XO-form
011111 /// ///// //// 10010 10110/	П	ХХ			sync	P1			1096	Synchronize X-form
011111 00010 00100/		ХХ			td	PPC			98	Trap Doubleword X-form
000010		ХХ			tdi	PPC			98	Trap Doubleword Immediate D-form
000100 10000 000011		ХХ			vabsdub	v3.0			383	Vector Absolute Difference Unsigned Byte VX-form
000100 10001 000011	-	ХХ			vabsduh	v3.0			383	Vector Absolute Difference Unsigned Halfword VX-form
000100 10010 000011		ХХ			vabsduw	v3.0			384	Vector Absolute Difference Unsigned Word VX-form
000100 00101 000000	-	ХХ			vaddcuq	v2.07			335	Vector Add & write Carry Unsigned Quadword VX-form
000100 00110 000000	-	ХХ			vaddcuw	v2.03			328	Vector Add & write Carry Unsigned Word VX-form
000100 111101	I	ХХ			vaddecuq	v2.07			335	Vector Add Extended & write Carry Unsigned Quadword VA-form
000100 111100	-	ХХ			vaddeuqm	v2.07			334	Vector Add Extended Unsigned Quadword Modulo VA-form
000100 00000 001010	Ι	ХХ			vaddfp	v2.03			427	Vector Add Floating-Point VX-form
000100 01100 000000	_	ХХ			vaddsbs	v2.03			328	Vector Add Signed Byte Saturate VX-form
000100 01101 000000	_	ХХ			vaddshs	v2.03			329	Vector Add Signed Halfword Saturate VX-form
000100 01110 000000		ХХ			vaddsws	v2.03			329	Vector Add Signed Word Saturate VX-form
000100 00000 000000	-	ХХ			vaddubm	v2.03			330	Vector Add Unsigned Byte Modulo VX-form
000100 01000 000000	_	ХХ			vaddubs	v2.03			332	Vector Add Unsigned Byte Saturate VX-form
000100 00011 000000		ХХ			vaddudm	v2.07			331	Vector Add Unsigned Doubleword Modulo VX-form
000100 00001 000000	-	ХХ			vadduhm	v2.03			330	Vector Add Unsigned Halfword Modulo VX-form
000100 01001 000000		ХХ			vadduhs	v2.03			332	Vector Add Unsigned Halfword Saturate VX-form
000100 00100 000000		ХХ			vadduqm	v2.07			334	Vector Add Unsigned Quadword Modulo VX-form
000100 00010 000000		ХХ			vadduwm	v2.03			331	Vector Add Unsigned Word Modulo VX-form
000100 01010 000000	-	ХХ			vadduws	v2.03			333	Vector Add Unsigned Word Saturate VX-form
000100 10000 000100		ХХ			vand	v2.03			407	Vector Logical AND VX-form
000100 10001 000100		ХХ			vandc	v2.03			407	Vector Logical AND with Complement VX-form
000100 10100 000010		ХХ			vavgsb	v2.03			380	Vector Average Signed Byte VX-form
000100 10101 000010		ХХ			vavgsh	v2.03			381	Vector Average Signed Halfword VX-form
000100 10110 000010		ХХ			vavgsw	v2.03			382	Vector Average Signed Word VX-form
000100 10000 000010		ХХ			vavgub	v2.03			380	Vector Average Unsigned Byte VX-form
000100 10001 000010		ХХ			vavguh	v2.03			381	Vector Average Unsigned Halfword VX-form
000100 10010 000010		ХХ			vavguw	v2.03			382	Vector Average Unsigned Word VX-form
000100 10111 001100		ХХ			vbpermd	v3.0			466	Vector Bit Permute Doubleword VX-form
000100 10101 001100		ХХ			vbpermq	v2.07			467	Vector Bit Permute Quadword VX-form
000100 01101 001010	I	ХХ			vcfsx	v2.03			430	Vector Convert with round to nearest From Signed Word to floating-point format VX-form
000100 10101 001101		ХХ			vcfuged	v3.1			461	Vector Centrifuge Doubleword VX-form
000100 01100 001010	Ι	ХХ			vcfux	v2.03			430	Vector Convert with round to nearest From Unsigned Word to floating-point format VX-form
000100 10100 001000		ХХ			vcipher	v2.07			440	Vector AES Cipher VX-form
000100 10100 001001		ХХ			vcipherlast	v2.07			440	Vector AES Cipher Last VX-form
000100 00110 001101		ХХ			vclrlb	v3.1			481	Vector Clear Leftmost Bytes VX-form
000100 00111 001101	I	ХХ			vclrrb	v3.1			481	Vector Clear Rightmost Bytes VX-form
000100 //// 11100 000010		ХХ			vclzb	v2.07			452	Vector Count Leading Zeros Byte VX-form
000100 //// 11111 000010		ХХ			vclzd	v2.07			454	Vector Count Leading Zeros Doubleword VX-form
000100 11110 000100	I	ХХ			vclzdm	v3.1			454	Vector Count Leading Zeros Doubleword under bit Mask VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 10 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 //// 11101 000010	ı	ХХ			vclzh	v2.07			452	Vector Count Leading Zeros Halfword VX-form Vector Count Leading Zero Least-Significant Bits Byte
000100 00000 11000 000010	I	ХХ			vclzlsbb	v3.0			458	VX-form
000100 //// 11110 000010	Ι	ХХ			vclzw	v2.07			453	Vector Count Leading Zeros Word VX-form
000100	1	ХХ			vcmpbfp[.]	v2.03			434	Vector Compare Bounds Floating-Point VC-form
000100		ХХ			vcmpeqfp[.]	v2.03			435	Vector Compare Equal Floating-Point VC-form
0001000000 000110	<u> </u>	XX			vcmpequb[.]	v2.03			393	Vector Compare Equal Unsigned Byte VC-form
0001000011 000111	!	XX			vcmpequd[.]	v2.07			396	Vector Compare Equal Unsigned Doubleword VC-form
000100	1	XX			vcmpequh[.] vcmpequq[.]	v2.03 v3.1			394 397	Vector Compare Equal Unsigned Halfword VC-form Vector Compare Equal Quadword VC-form
0001000010 000110	1	XX		-	vcmpequq[.]	v2.03			397	Vector Compare Equal Quadword VC-form Vector Compare Equal Unsigned Word VC-form
	1									Vector Compare Equal Unsigned World VC-101111 Vector Compare Greater Than or Equal Floating-Point
000100	I	ХХ			vcmpgefp[.]	v2.03			435	VC-form
0001001011 000110		ХХ			vcmpgtfp[.]	v2.03			436	Vector Compare Greater Than Floating-Point VC-form
0001001100 000110	-	ХХ			vcmpgtsb[.]	v2.03			398	Vector Compare Greater Than Signed Byte VC-form
0001001111 000111	I	ХХ			vcmpgtsd[.]	v2.07			401	Vector Compare Greater Than Signed Doubleword VC-form
000100	I	XX			vcmpgtsh[.]	v2.03			399	Vector Compare Greater Than Signed Halfword VC-form
0001001110 000111	1	XX			vcmpgtsq[.]	v3.1			402	Vector Compare Greater Than Signed Quadword VC-form
000100 000100 1110 000110	!	XX XX			vcmpgtsw[.]	v2.03 v2.03			400	Vector Compare Greater Than Signed Word VC-form
000100	ı	XX			vcmpgtub[.] vcmpgtud[.]	v2.03			398 401	Vector Compare Greater Than Unsigned Byte VC-form Vector Compare Greater Than Unsigned Doubleword VC-form
0001001001 000110	I	XX			vcmpgtuh[.]	v2.03			399	Vector Compare Greater Than Unsigned Halfword VC-form
0001001010 000111	I	XX			vcmpgtuq[.]	v3.1			402	Vector Compare Greater Than Unsigned Quadword VC-form
000100	1	ХХ			vcmpgtuw[.]	v2.03			400	Vector Compare Greater Than Unsigned Word VC-form
000100		ХХ			vcmpneb[.]	v3.0			403	Vector Compare Not Equal Byte VC-form
0001000001 000111	<u> </u>	XX			vcmpneh[.]	v3.0			404	Vector Compare Not Equal Halfword VC-form
0001000010 000111		XX			vcmpnew[.]	v3.0			405	Vector Compare Not Equal Word VC-form
0001000100 000111	-	XX			vcmpnezb[.]	v3.0			403	Vector Compare Not Equal or Zero Byte VC-form
0001000101 000111	1	XX XX		-	vcmpnezh[.]	v3.0 v3.0			404 405	Vector Compare Not Equal or Zero Halfword VC-form Vector Compare Not Equal or Zero Word VC-form
0001000110 000111 000100/ 00101 000001	1	XX			vcmpnezw[.]	v3.0 v3.1			405	Vector Compare Not Equal or Zero Word VC-form Vector Compare Signed Quadword VX-form
000100// 00101 000001	-	XX		-	vempsq	v3.1			406	Vector Compare Unsigned Quadword VX-form
000100 1100 11001 000010	:	XX			ventmbb	v3.1			474	Vector Count Mask Bits Byte VX-form
000100 1101 11001 000010	<u> </u>	XX		 	ventmbd	v3.1			475	Vector Count Mask Bits Doubleword VX-form
000100 1110 11001 000010	i	XX		 	vcntmbh	v3.1			474	Vector Count Mask Bits Halfword VX-form
000100 1111 11001 000010	i	XX			vcntmbw	v3.1			475	Vector Count Mask Bits Word VX-form
000100 01111 001010	1	ХХ			vctsxs	v2.03			431	Vector Convert with round to zero from floating-point To Signed Word format Saturate VX-form
000100 01110 001010	ı	ХХ			vctuxs	v2.03			431	Vector Convert with round to zero from floating-point To Unsigned Word format Saturate VX-form
000100 11100 11000 000010	1	ХХ			vctzb	v3.0			455	Vector Count Trailing Zeros Byte VX-form
000100 11111 11000 000010	1	XX			vctzdm	v3.0 v3.1			457 457	Vector Count Trailing Zeros Doubleword VX-form Vector Count Trailing Zeros Doubleword under bit Mas
		11								
000100 11111 000100		XX							·	VX-form
	1	XX			vctzh vctzlsbb	v3.0 v3.0			455 458	VX-form Vector Count Trailing Zeros Halfword VX-form Vector Count Trailing Zero Least-Significant Bits Byte

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 11 of 30)

		25	gory ³	egory ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 01111 001011	-	ХХ			vdivesd	v3.1			366	Vector Divide Extended Signed Doubleword VX-form
000100 01100 001011	!	ХХ			vdivesq	v3.1			368	Vector Divide Extended Signed Quadword VX-form
000100 01110 001011 000100 01011 001011		XX			vdivesw vdiveud	v3.1 v3.1			364 366	Vector Divide Extended Signed Word VX-form Vector Divide Extended Unsigned Doubleword VX-form
000100 01000 001011	<u> </u>	XX			vdiveud	v3.1			368	Vector Divide Extended Unsigned Doubleword VX-form Vector Divide Extended Unsigned Quadword VX-form
000100 01010 001011	i	XX			vdiveuw	v3.1			364	Vector Divide Extended Unsigned Quadword VX-form
000100 00111 001011	Ė	XX			vdivsd	v3.1			365	Vector Divide Signed Doubleword VX-form
000100 00100 001011	İ	ХХ			vdivsq	v3.1			367	Vector Divide Signed Quadword VX-form
000100 00110 001011	Ι	ХХ			vdivsw	v3.1			363	Vector Divide Signed Word VX-form
000100 00011 001011	П	ХХ			vdivud	v3.1	1		365	Vector Divide Unsigned Doubleword VX-form
000100 00000 001011	-	ХХ			vdivuq	v3.1			367	Vector Divide Unsigned Quadword VX-form
000100 00010 001011	-	ХХ			vdivuw	v3.1			363	Vector Divide Unsigned Word VX-form
000100 11010 000100		ХХ			veqv	v2.07			408	Vector Logical Equivalence VX-form
000100 00000 11001 000010		ХХ			vexpandbm	v3.1			471	Vector Expand Byte Mask VX-form
000100 00011 11001 000010	- 1	ХХ			vexpanddm	v3.1			472	Vector Expand Doubleword Mask VX-form
000100 00001 11001 000010	ı	ХХ			vexpandhm	v3.1			471	Vector Expand Halfword Mask VX-form
000100 00100 11001 000010	-	ХХ			vexpandqm	v3.1			473	Vector Expand Quadword Mask VX-form
000100 00010 11001 000010	ı	ХХ			vexpandwm	v3.1			472	Vector Expand Word Mask VX-form
000100 //// 00110 001010	I	ХХ			vexptefp	v2.03			437	Vector 2 Raised to the Exponent Estimate Floating-Point VX-form
000100 011110	I	ХХ			vextddvlx	v3.1			317	Vector Extract Double Doubleword to VSR using GPR-specified Left-Index VA-form
000100 011111	I	ХХ			vextddvrx	v3.1			317	Vector Extract Double Doubleword to VSR using GPR-specified Right-Index VA-form
000100 011000	I	ХХ			vextdubvlx	v3.1			314	Vector Extract Double Unsigned Byte to VSR using GPR-specified Left-Index VA-form
000100 011001	I	ХХ			vextdubvrx	v3.1			314	Vector Extract Double Unsigned Byte to VSR using GPR-specified Right-Index VA-form Vector Extract Double Unsigned Halfword to VSR using
000100 011010	I	ХХ			vextduhvlx	v3.1			315	GPR-specified Left-Index VA-form Vector Extract Double Unsigned Halfword to VSR using
000100 011011	I	ХХ			vextduhvrx	v3.1			315	GPR-specified Right-Index VA-form Vector Extract Double Unsigned Word to VSR using
000100 011100	I	ХХ			vextduwvlx	v3.1			316	GPR-specified Left-Index VA-form Vector Extract Double Unsigned Word to VSR using
000100 011101 000100 01000 11001 000010		XX			vextduwvrx vextractbm	v3.1			316 476	GPR-specified Right-Index VA-form Vector Extract Byte Mask VX-form
000100 / 01011 001101	ı	XX			vextractd	v3.0			310	Vector Extract Doubleword to VSR using immediate-specified index VX-form
000100 01011 11001 000010	1	ХХ			vextractdm	v3.1	 		477	Vector Extract Doubleword Mask VX-form
000100 01001 11001 000010	i i	XX			vextracthm	v3.1	1		476	Vector Extract Halfword Mask VX-form
000100 01100 11001 000010	H	XX			vextractqm	v3.1	1		478	Vector Extract Quadword Mask VX-form
000100 / 01000 001101	Ī	ХХ			vextractub	v3.0			309	Vector Extract Unsigned Byte to VSR using immediate-specified index VX-form
000100 / 01001 001101	Ι	ХХ			vextractuh	v3.0			309	Vector Extract Unsigned Halfword to VSR using immediate-specified index VX-form
000100 / 01010 001101	I	ХХ			vextractuw	v3.0			310	Vector Extract Unsigned Word to VSR using immediate-specified index VX-form
000100 01010 11001 000010	l	ХХ			vextractwm	v3.1			477	Vector Extract Word Mask VX-form
000100 11000 11000 000010		ХХ			vextsb2d	v3.0			378	Vector Extend Sign Byte To Doubleword VX-form
000100 10000 11000 000010	Π	ХХ			vextsb2w	v3.0			377	Vector Extend Sign Byte To Word VX-form
000100 11011 11000 000010		ХХ			vextsd2q	v3.1			379	Vector Extend Sign Doubleword to Quadword VX-form
000100 11001 11000 000010		ХХ			vextsh2d	v3.0			378	Vector Extend Sign Halfword To Doubleword VX-form
000100 10001 11000 000010	<u> </u>	ХХ			vextsh2w	v3.0	<u> </u>		377	Vector Extend Sign Halfword To Word VX-form
000100 11010 11000 000010		ХХ			vextsw2d	v3.0			377	Vector Extend Sign Word To Doubleword VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 12 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 11000 001101	ı	ХХ			vextublx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Left-Index VX-form
000100 11100 001101	ı	ХХ			vextubrx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Right-Index VX-form
000100 11001 001101	Ι	ХХ			vextuhlx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Left-Index VX-form
000100 11101 001101	Ι	ХХ			vextuhrx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Right-Index VX-form
000100 11010 001101	I	ХХ			vextuwlx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Left-Index VX-form
000100 11110 001101	I	ХХ			vextuwrx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Right-Index VX-form
000100 ///// 10100 001100	ı	ХХ			vgbbd	v2.07			450	Vector Gather Bits by Bytes by Doubleword VX-form
000100 // 10011 001100	ı	ХХ			vgnb	v3.1			451	Vector Gather every Nth Bit VX-form
000100 01000 001111	ı	ХХ			vinsblx	v3.1			320	Vector Insert Byte from GPR using GPR-specified Left-Index VX-form
000100 01100 001111	I	XX			vinsbrx	v3.1			320	Vector Insert Byte from GPR using GPR-specified Right-Index VX-form
000100 00000 001111	Ι	ХХ			vinsbvlx	v3.1			325	Vector Insert Byte from VSR using GPR-specified Left-Index VX-form
000100 00100 001111	Ι	ХХ			vinsbvrx	v3.1			325	Vector Insert Byte from VSR using GPR-specified Right-Index VX-form
000100 / 00111 001111	ı	ХХ			vinsd	v3.1			324	Vector Insert Doubleword from GPR using immediate-specified index VX-form
000100 01011 001111	Ι	ХХ			vinsdlx	v3.1			323	Vector Insert Doubleword from GPR using GPR-specified Left-Index VX-form
000100 01111 001111	Ι	ХХ			vinsdrx	v3.1			323	Vector Insert Doubleword from GPR using GPR-specified Right-Index VX-form
000100 / 01100 001101	I	ХХ			vinsertb	v3.0			318	Vector Insert Byte from VSR using immediate-specified index VX-form
000100 / 01111 001101	I	ХХ			vinsertd	v3.0			319	Vector Insert Doubleword from VSR using immediate-specified index VX-form
000100 / 01101 001101	ı	ХХ			vinserth	v3.0			318	Vector Insert Halfword from VSR using immediate-specified index VX-form
000100 / 01110 001101	Ι	XX			vinsertw	v3.0			319	Vector Insert Word from VSR using immediate-specified index VX-form
000100 01001 001111	ı	ХХ			vinshlx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified Left-Index VX-form
000100 01101 001111	ı	ХХ			vinshrx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified Right-Index VX-form
000100 00001 001111	T	ХХ			vinshvlx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified Left-Index VX-form
000100 00101 001111	Ι	ХХ			vinshvrx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified Right-Index VX-form
000100 / 00011 001111	Ι	ХХ			vinsw	v3.1			324	Vector Insert Word from GPR using immediate-specified index VX-form
000100 01010 001111	Ι	ХХ			vinswlx	v3.1			322	Vector Insert Word from GPR using GPR-specified Left-Index VX-form
000100 01110 001111	Ι	ХХ			vinswrx	v3.1			322	Vector Insert Word from GPR using GPR-specified Right-Index VX-form
000100 00010 001111	Ι	ХХ			vinswvlx	v3.1			327	Vector Insert Word from VSR using GPR-specified Left-Index VX-form
000100 00110 001111	I	XX			vinswvrx	v3.1			327	Vector Insert Word from VSR using GPR-specified Left-Index VX-form
000100 //// 00111 001010	1	ХХ			vlogefp	v2.03			438	Vector Log Base 2 Estimate Floating-Point VX-form
000100 101110		ХХ			vmaddfp	v2.03			428	Vector Multiply-Add Floating-Point VA-form
000100 10000 001010	-	ХХ	_		vmaxfp	v2.03			429	Vector Maximum Floating-Point VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 13 of 30)

Instruction ¹	- Book	≳ Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Bage 385	Name Vector Maximum Signed Byte VX-form
	-									, ,
000100 00111 000010	-	ХХ			vmaxsd	v2.07			388	Vector Maximum Signed Doubleword VX-form
000100 00101 000010 000100 00110 000010	-	XX			vmaxsh	v2.03 v2.03			386 387	Vector Maximum Signed Halfword VX-form
	-	XX			vmaxsw				385	Vector Maximum Signed Word VX-form
000100 00000 000010	-	ХХ			vmaxub	v2.03				Vector Maximum Unsigned Byte VX-form
000100 00011 000010 000100 00001 000010	-	XX			vmaxud	v2.07 v2.03			388 386	Vector Maximum Unsigned Doubleword VX-form Vector Maximum Unsigned Halfword VX-form
	-				vmaxuh					ŭ
000100 00010 000010	I	ХХ			vmaxuw	v2.03			387	Vector Maximum Unsigned Word VX-form
000100 100000	١	ХХ			vmhaddshs	v2.03			356	Vector Multiply-High-Add Signed Halfword Saturate VA-form
000100 100001	Ι	ХХ			vmhraddshs	v2.03			356	Vector Multiply-High-Round-Add Signed Halfword Saturate VA-form
000100 10001 001010		ХХ			vminfp	v2.03			429	Vector Minimum Floating-Point VX-form
000100 01100 000010		ХХ			vminsb	v2.03			389	Vector Minimum Signed Byte VX-form
000100 01111 000010	-	ХХ			vminsd	v2.07			392	Vector Minimum Signed Doubleword VX-form
000100 01101 000010	Ι	ХХ			vminsh	v2.03			390	Vector Minimum Signed Halfword VX-form
000100 01110 000010	-	ХХ			vminsw	v2.03			391	Vector Minimum Signed Word VX-form
000100 01000 000010	-	ХХ			vminub	v2.03			389	Vector Minimum Unsigned Byte VX-form
000100 01011 000010	I	ХХ			vminud	v2.07			392	Vector Minimum Unsigned Doubleword VX-form
000100 01001 000010	I	ХХ			vminuh	v2.03			390	Vector Minimum Unsigned Halfword VX-form
000100 01010 000010	Ι	ХХ			vminuw	v2.03			391	Vector Minimum Unsigned Word VX-form
000100 100010	Ι	ХХ			vmladduhm	v2.03			357	Vector Multiply-Low-Add Unsigned Halfword Modulo VA-form
000100 11111 001011	Ι	ХХ			vmodsd	v3.1			370	Vector Modulo Signed Doubleword VX-form
000100	-	ХХ			vmodsq	v3.1			371	Vector Modulo Signed Quadword VX-form
000100 11110 001011	Ι	ХХ			vmodsw	v3.1			369	Vector Modulo Signed Word VX-form
000100 11011 001011	ı	ХХ			vmodud	v3.1			370	Vector Modulo Unsigned Doubleword VX-form
000100 11000 001011	ı	ХХ			vmodug	v3.1			371	Vector Modulo Unsigned Quadword VX-form
000100 11010 001011	ı	ХХ			vmoduw	v3.1			369	Vector Modulo Unsigned Word VX-form
000100 11110 001100	ı	ХХ			vmrgew	v2.07			297	Vector Merge Even Word VX-form
000100 00000 001100	Ť	ХХ			vmrghb	v2.03			294	Vector Merge High Byte VX-form
000100 00001 001100	ı	ХХ			vmrghh	v2.03			295	Vector Merge High Halfword VX-form
000100 00010 001100	ı	ХХ			vmrghw	v2.03			296	Vector Merge High Word VX-form
000100 00100 001100	Ť	ХХ			vmrglb	v2.03			294	Vector Merge Low Byte VX-form
000100 00101 001100	ı	ХХ			vmrglh	v2.03			295	Vector Merge Low Halfword VX-form
000100 00110 001100	ı	ХХ			vmrglw	v2.03			296	Vector Merge Low Word VX-form
000100		ХХ			vmrgow	v2.07			297	Vector Merge Odd Word VX-form
000100 010111		ХХ			vmsumcud	v3.1			362	Vector Multiply-Sum & write Carry-out Unsigned Doubleword VA-form
000100 100101	Ι	ХХ			vmsummbm	v2.03			358	Vector Multiply-Sum Mixed Byte Modulo VA-form
000100 101000	Ī	ХХ			vmsumshm	v2.03			358	Vector Multiply-Sum Signed Halfword Modulo VA-form
000100 101001	İ	ХХ			vmsumshs	v2.03			359	Vector Multiply-Sum Signed Halfword Saturate VA-form
000100 100100	Ī	ХХ			vmsumubm	v2.03			357	Vector Multiply-Sum Unsigned Byte Modulo VA-form
000100 100011	ı	ХХ			vmsumudm	v3.0B			361	Vector Multiply-Sum Unsigned Doubleword Modulo VA-form
000100 100110	ı	ХХ			vmsumuhm	v2.03			359	Vector Multiply-Sum Unsigned Halfword Modulo VA-form
000100 100111	ı	ХХ			vmsumuhs	v2.03			360	Vector Multiply-Sum Unsigned Halfword Saturate VA-form
000100 ///// 00000 000001	I	ХХ			vmul10cuq	v3.0			492	Vector Multiply-by-10 & write Carry-out Unsigned Quadword VX-form
000100 00001 000001	I	ХХ			vmul10ecuq	v3.0			493	Vector Multiply-by-10 Extended & write Carry-out Unsigned Quadword VX-form
					ı			L		J

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 14 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 01001 000001	1	ХХ			vmul10euq	v3.0			493	Vector Multiply-by-10 Extended Unsigned Quadword VX-form
000100 //// 01000 000001	Ι	ХХ			vmul10uq	v3.0			492	Vector Multiply-by-10 Unsigned Quadword VX-form
000100 01100 001000		ХХ			vmulesb	v2.03			344	Vector Multiply Even Signed Byte VX-form
000100 01111 001000		ХХ			vmulesd	v3.1			351	Vector Multiply Even Signed Doubleword VX-form
000100 01101 001000		ХХ			vmulesh	v2.03			346	Vector Multiply Even Signed Halfword VX-form
000100 01110 001000		ХХ			vmulesw	v2.07			348	Vector Multiply Even Signed Word VX-form
000100 01000 001000		ХХ			vmuleub	v2.03			345	Vector Multiply Even Unsigned Byte VX-form
000100 01011 001000		ХХ			vmuleud	v3.1			350	Vector Multiply Even Unsigned Doubleword VX-form
000100 01001 001000		ХХ			vmuleuh	v2.03			347	Vector Multiply Even Unsigned Halfword VX-form
000100 01010 001000		ХХ			vmuleuw	v2.07			349	Vector Multiply Even Unsigned Word VX-form
000100 01111 001001		ХХ			vmulhsd	v3.1			354	Vector Multiply High Signed Doubleword VX-form
000100 01110 001001		ХХ			vmulhsw	v3.1			352	Vector Multiply High Signed Word VX-form
000100 01011 001001		ХХ			vmulhud	v3.1			354	Vector Multiply High Unsigned Doubleword VX-form
000100 01010 001001		ХХ			vmulhuw	v3.1			353	Vector Multiply High Unsigned Word VX-form
000100 00111 001001		ХХ			vmulld	v3.1			355	Vector Multiply Low Doubleword VX-form
000100		ХХ			vmulosb	v2.03			344	Vector Multiply Odd Signed Byte VX-form
000100		ХХ			vmulosd	v3.1			351	Vector Multiply Odd Signed Doubleword VX-form
000100 00101 001000		ХХ			vmulosh	v2.03			346	Vector Multiply Odd Signed Halfword VX-form
000100 00110 001000		ХХ			vmulosw	v2.07			348	Vector Multiply Odd Signed Word VX-form
000100 00000 001000		ХХ			vmuloub	v2.03			345	Vector Multiply Odd Unsigned Byte VX-form
000100 00011 001000		ХХ			vmuloud	v3.1			350	Vector Multiply Odd Unsigned Doubleword VX-form
000100 00001 001000		ХХ			vmulouh	v2.03			347	Vector Multiply Odd Unsigned Halfword VX-form
000100 00010 001000		ХХ			vmulouw	v2.07			349	Vector Multiply Odd Unsigned Word VX-form
000100 00010 001001		ХХ			vmuluwm	v2.07			352	Vector Multiply Unsigned Word Modulo VX-form
000100 10110 000100		ХХ			vnand	v2.07			408	Vector Logical NAND VX-form
000100 10101 001000		ХХ			vncipher	v2.07			441	Vector AES Inverse Cipher VX-form
000100 10101 001001		ХХ			vncipherlast	v2.07			441	Vector AES Inverse Cipher Last VX-form
000100 00111 11000 000010		ХХ			vnegd	v3.0			376	Vector Negate Doubleword VX-form
000100 00110 11000 000010		ХХ			vnegw	v3.0			376	Vector Negate Word VX-form
000100 101111	1	XX			vnmsubfp	v2.03			428	Vector Negative Multiply-Subtract Floating-Point VA-form
000100 10100 000100		ХХ			vnor	v2.03			408	Vector Logical NOR VX-form
000100 10010 000100		ХХ			vor	v2.03			408	Vector Logical OR VX-form
000100 10101 000100		ХХ			vorc	v2.07			408	Vector Logical OR with Complement VX-form
000100 10111 001101		ХХ			vpdepd	v3.1			459	Vector Parallel Bits Deposit Doubleword VX-form
000100 101011		ХХ			vperm	v2.03			301	Vector Permute VA-form
000100		ХХ			vpermr	v3.0			301	Vector Permute Right-indexed VA-form
000100		ХХ			vpermxor	v2.07			449	Vector Permute & Exclusive-OR VA-form
000100 10110 001101		ХХ			vpextd	v3.1			460	Vector Parallel Bits Extract Doubleword VX-form
000100 01100 001110		ХХ			vpkpx	v2.03			283	Vector Pack Pixel VX-form
000100 10111 001110	1	XX			vpksdss	v2.07			286	Vector Pack Signed Doubleword Signed Saturate VX-form
	I	XX			vpksdus	v2.07			286	Vector Pack Signed Doubleword Unsigned Saturate VX-form
000100 00110 001110	1	ХХ			vpkshss	v2.03			284	Vector Pack Signed Halfword Signed Saturate VX-fo
000100 00100 001110	Ι	ХХ			vpkshus	v2.03			284	Vector Pack Signed Halfword Unsigned Saturate VX-form
, and the second second second second second second second second second second second second second second se				—				-	285	
000100 00111 001110		XX			vpkswss	V2.03			200	vector Pack Signed vvord Signed Saturate vix-torm
000100 00111 001110 000100 00101 001110	 	XX XX			vpkswss vpkswus	v2.03 v2.03			285	Vector Pack Signed Word Signed Saturate VX-form Vector Pack Signed Word Unsigned Saturate VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 15 of 30)

1485

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 10011 001110	Ι	ХХ			vpkudus	v2.07			289	Vector Pack Unsigned Doubleword Unsigned Saturate VX-form
000100 00000 001110	Ι	ХХ			vpkuhum	v2.03			287	Vector Pack Unsigned Halfword Unsigned Modulo VX-form
000100 00010 001110	_	ХХ			vpkuhus	v2.03			287	Vector Pack Unsigned Halfword Unsigned Saturate VX-form
000100 00001 001110	-	ХХ			vpkuwum	v2.03			288	Vector Pack Unsigned Word Unsigned Modulo VX-form
000100 00011 001110	I	ХХ			vpkuwus	v2.03			288	Vector Pack Unsigned Word Unsigned Saturate VX-form
000100 10000 001000	1	ХХ			vpmsumb	v2.07			445	Vector Polynomial Multiply-Sum Byte VX-form
000100 10011 001000		ХХ			vpmsumd	v2.07			448	Vector Polynomial Multiply-Sum Doubleword VX-form
000100 10001 001000	1	ХХ			vpmsumh	v2.07			446	Vector Polynomial Multiply-Sum Halfword VX-form
000100 10010 001000	1	ХХ			vpmsumw	v2.07			447	Vector Polynomial Multiply-Sum Word VX-form
000100 //// 11100 000011		ХХ			vpopcntb	v2.07			462	Vector Population Count Byte VX-form
000100 //// 11111 000011	-	ХХ			vpopentd	v2.07			463	Vector Population Count Doubleword VX-form
000100 //// 11101 000011		ХХ			vpopcnth	v2.07			462	Vector Population Count Halfword VX-form
000100 //// 11110 000011	-	XX			vpopentw	v2.07			463	Vector Population Count Word VX-form
000100 01001 11000 000010		ХХ			vprtybd	v3.0			464	Vector Parity Byte Doubleword VX-form
000100 01010 11000 000010 000100 01000 11000 000010		XX			vprtybq	v3.0 v3.0			465 464	Vector Parity Byte Quadword VX-form
000100 01000 11000 000010	-	XX			vprtybw	v3.0 v2.03			439	Vector Parity Byte Word VX-form Vector Reciprocal Estimate Floating-Point VX-form
000100 //// 01011 001010	ı	XX			vrefp	v2.03			432	Vector Round to Floating-Point Integer toward -Infinity VX-form
000100 //// 01000 001010	-	ХХ			vrfin	v2.03			432	Vector Round to Floating-Point Integer Nearest VX-form
000100 //// 01010 001010	ı	XX			vrfip	v2.03			433	Vector Round to Floating-Point Integer toward +Infinity VX-form
000100 ///// 01001 001010	1	ХХ			vrfiz	v2.03			433	Vector Round to Floating-Point Integer toward Zero VX-form
000100 00000 000100	1	ХХ			vrlb	v2.03			409	Vector Rotate Left Byte VX-form
000100 00011 000100	Ė	XX			vrld	v2.07			410	Vector Rotate Left Doubleword VX-form
000100 00011 000101	ı	ХХ			vrldmi	v3.0			416	Vector Rotate Left Doubleword then Mask Insert VX-form
000100 00111 000101	ı	ХХ			vrldnm	v3.0			413	Vector Rotate Left Doubleword then AND with Mask VX-form
000100 00001 000100		ХХ			vrlh	v2.03			409	Vector Rotate Left Halfword VX-form
000100 00000 000101	Ī	ХХ		 	vrlg	v3.1			410	Vector Rotate Left Quadword VX-form
000100 00001 000101	Ī	ХХ			vrlqmi	v3.1			417	Vector Rotate Left Quadword then Mask Insert VX-form
000100 00101 000101	I	ХХ			vrlqnm	v3.1			414	Vector Rotate Left Quadword then AND with Mask VX-form
000100 00010 000100	ı	ХХ			vrlw	v2.03			409	Vector Rotate Left Word VX-form
000100 00010 000101	ı	ХХ			vrlwmi	v3.0			415	Vector Rotate Left Word then Mask Insert VX-form
000100 00110 000101	Ι	ХХ			vrlwnm	v3.0			412	Vector Rotate Left Word then AND with Mask VX-form
000100 ///// 00101 001010	I	ХХ			vrsqrtefp	v2.03			439	Vector Reciprocal Square Root Estimate Floating-Point VX-form
000100 //// 10111 001000	ı	ХХ			vsbox	v2.07			442	Vector AES SubBytes VX-form
000100 101010	I	ХХ			vsel	v2.03			302	Vector Select VA-form
000100	I	ХХ			vshasigmad	v2.07			443	Vector SHA-512 Sigma Doubleword VX-form
000100 11010 000010	I	ХХ			vshasigmaw	v2.07			444	Vector SHA-256 Sigma Word VX-form
000100 00111 000100	Ι	ХХ			vsl	v2.03			305	Vector Shift Left VX-form
000100 00100 000100	T	ХХ			vslb	v2.03			418	Vector Shift Left Byte VX-form
000100 10111 000100	I	ХХ			vsld	v2.07			419	Vector Shift Left Doubleword VX-form
000100 00 010110	Ι	ХХ			vsldbi	v3.1			303	Vector Shift Left Double by Bit Immediate VN-form
000100 / 101100	Ī	ХХ			vsldoi	v2.03			303	Vector Shift Left Double by Octet Immediate VA-form
000100 00101 000100		ХХ			vslh	v2.03			418	Vector Shift Left Halfword VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 16 of 30)

	Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
	10000 001100		ХХ			vslo	v2.03			306	Vector Shift Left by Octet VX-form
	00100 000101	<u> </u>	ХХ			vslq	v3.1			420	Vector Shift Left Quadword VX-form
000100		1	XX			vslv vslw	v3.0 v2.03			307 419	Vector Shift Left Variable VX-form Vector Shift Left Word VX-form
	/ 01000 001100	<u> </u>	XX			vspltb	v2.03			298	Vector Splat Byte VX-form
	// 01001 001100	<u> </u>	XX			vsplth	v2.03			298	Vector Splat Halfword VX-form
	//// 01100 001100	i	XX			vspltisb	v2.03			300	Vector Splat Immediate Signed Byte VX-form
	//// 01101 001100	Ī	ХХ			vspltish	v2.03			300	Vector Splat Immediate Signed Halfword VX-form
	//// 01110 001100	Ī	XX			vspltisw	v2.03			300	Vector Splat Immediate Signed Word VX-form
	/// 01010 001100		ХХ			vspltw	v2.03			298	Vector Splat Word VX-form
	01011 000100		ХХ			vsr	v2.03			305	Vector Shift Right VX-form
	01100 000100		ХХ			vsrab	v2.03			424	Vector Shift Right Algebraic Byte VX-form
	01111 000100		ХХ			vsrad	v2.07			425	Vector Shift Right Algebraic Doubleword VX-form
	01101 000100		ХХ			vsrah	v2.03			424	Vector Shift Right Algebraic Halfword VX-form
000100	01100 000101		ХХ			vsraq	v3.1			426	Vector Shift Right Algebraic Quadword VX-form
	01110 000100	<u> </u>	ХХ			vsraw	v2.03			425	Vector Shift Right Algebraic Word VX-form
	01000 000100	<u> </u>	XX			vsrb	v2.03			421	Vector Shift Right Byte VX-form
000100	11011 000100	<u> </u>	XX			vsrd	v2.07 v3.1			422 304	Vector Shift Right Doubleword VX-form
	01 010110 01001 000100	1	XX			vsrdbi vsrh	v3.1 v2.03			421	Vector Shift Right Double by Bit Immediate VN-form Vector Shift Right Halfword VX-form
	10001 001100	1	XX			VSTO	v2.03			306	Vector Shift Right by Octet VX-form
000100	01000 000101	<u> </u>	XX			vsrq	v2.03			423	Vector Shift Right Quadword VX-form
	11100 000100	i	XX			vsrv	v3.0			307	Vector Shift Right Variable VX-form
	01010 000100	Т	ХХ			vsrw	v2.03			422	Vector Shift Right Word VX-form
	000000000 001101		ХХ			vstribl[.]	v3.1			479	Vector String Isolate Byte Left-justified VX-form
	000010000 001101		ХХ			vstribr[.]	v3.1			480	Vector String Isolate Byte Right-justified VX-form
000100	000100000 001101		ХХ			vstrihl[.]	v3.1			480	Vector String Isolate Halfword Left-justified VX-form
000100	000110000 001101		ХХ			vstrihr[.]	v3.1			479	Vector String Isolate Halfword Right-justified VX-form
000100	10101 000000	I	ХХ			vsubcuq	v2.07			343	Vector Subtract & write Carry-out Unsigned Quadwo VX-form
000100	10110 000000	I	ХХ			vsubcuw	v2.03			336	Vector Subtract & Write Carry-out Unsigned Word VX-form
000100	111111	I	ХХ			vsubecuq	v2.07			343	Vector Subtract Extended & write Carry-out Unsigne Quadword VA-form
	111110	1	XX			vsubeuqm	v2.07			342	Vector Subtract Extended Unsigned Quadword Mod VA-form
000100		1	XX			vsubfp vsubsbs	v2.03 v2.03			427 336	Vector Subtract Floating-Point VX-form Vector Subtract Signed Byte Saturate VX-form
000100	11100 000000	+	XX			vsubsbs	v2.03			337	Vector Subtract Signed Byte Saturate VX-form Vector Subtract Signed Halfword Saturate VX-form
		- '-	XX			vsubsws	v2.03			337	Vector Subtract Signed Finanword Saturate VX-form
	10000 000000	i	XX			vsububm	v2.03			338	Vector Subtract Unsigned Byte Modulo VX-form
000100	11000 000000	Ť	XX			vsububs	v2.03			340	Vector Subtract Unsigned Byte Saturate VX-form
	10011 000000	1	ХХ			vsubudm	v2.07			339	Vector Subtract Unsigned Doubleword Modulo VX-fo
000100	10001 000000	-	ХХ			vsubuhm	v2.03			338	Vector Subtract Unsigned Halfword Modulo VX-form
000100	11001 000000		ХХ			vsubuhs	v2.03			340	Vector Subtract Unsigned Halfword Saturate VX-form
	10100 000000	I	ХХ			vsubuqm	v2.07			342	Vector Subtract Unsigned Quadword Modulo VX-for
000100	10010 000000	٦	ХХ			vsubuwm	v2.03			339	Vector Subtract Unsigned Word Modulo VX-form
	11010 000000	1	ХХ			vsubuws	v2.03			341	Vector Subtract Unsigned Word Saturate VX-form
000100	11010 001000		ХХ			vsum2sws	v2.03			373	Vector Sum across Half Signed Word Saturate VX-fo
000100	11100 001000	I	ХХ			vsum4sbs	v2.03			374	Vector Sum across Quarter Signed Byte Saturate VX-form
000100	11001 001000	1	XX			vsum4shs	v2.03			374	Vector Sum across Quarter Signed Halfword Saturat VX-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 17 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 11000 001000	Ι	ХХ			vsum4ubs	v2.03			375	Vector Sum across Quarter Unsigned Byte Saturate VX-form
000100 11110 001000	-	ХХ			vsumsws	v2.03			372	Vector Sum across Signed Word Saturate VX-form
000100 //// 01101 001110		ХХ			vupkhpx	v2.03			293	Vector Unpack High Pixel VX-form
000100 //// 01000 001110		ХХ			vupkhsb	v2.03			290	Vector Unpack High Signed Byte VX-form
000100 //// 01001 001110	_	ХХ			vupkhsh	v2.03			291	Vector Unpack High Signed Halfword VX-form
000100 ///// 11001 001110 000100 ///// 01111 001110	_	XX			vupkhsw	v2.07 v2.03			292 293	Vector Unpack High Signed Word VX-form Vector Unpack Low Pixel VX-form
000100 //// 01010 001110	1	XX			vupklpx vupklsb	v2.03			293	Vector Unpack Low Pixel VX-form Vector Unpack Low Signed Byte VX-form
000100 //// 01010 001110	<u> </u>	XX			vupkish	v2.03			291	Vector Unpack Low Signed Byte VX-form Vector Unpack Low Signed Halfword VX-form
000100 //// 11011 001110	i	XX			vupklsw	v2.07			292	Vector Unpack Low Signed Word VX-form
000100 10011 000100	Ė	XX			vxor	v2.03			408	Vector Logical XOR VX-form
111100 //// 10101 1001	-	ХХ			xsabsdp	v2.06			666	VSX Scalar Absolute Double-Precision XX2-form
111100 00100 000	1	ХХ			xsadddp	v2.06			667	VSX Scalar Add Double-Precision XX3-form
111100 00000 000		ХХ			xsaddsp	v2.07			672	VSX Scalar Add Single-Precision XX3-form
111100 00000 011	-	ХХ			xscmpeqdp	v3.0			678	VSX Scalar Compare Equal Double-Precision XX3-form
111111 00010 00100/		ХХ			xscmpeqqp	v3.1			679	VSX Scalar Compare Equal Quad-Precision X-form
111100// 00111 011/	Ι	ХХ			xscmpexpdp	v3.0			676	VSX Scalar Compare Exponents Double-Precision XX3-form
111100 00010 011	I	ХХ			xscmpgedp	v3.0			680	VSX Scalar Compare Greater Than or Equal Double-Precision XX3-form
111111 00110 00100/	I	ХХ			xscmpgeqp	v3.1			681	VSX Scalar Compare Greater Than or Equal Quad-Precision X-form
111100 00001 011	Ι	ХХ			xscmpgtdp	v3.0			682	VSX Scalar Compare Greater Than Double-Precision XX3-form
111111 00111 00100/	Ι	ХХ			xscmpgtqp	v3.1			683	VSX Scalar Compare Greater Than Quad-Precision X-form
111100// 00101 011/	Ι	ХХ			xscmpodp	v2.06			684	VSX Scalar Compare Ordered Double-Precision XX3-form
111100// 00100 011/	1	ХХ			xscmpudp	v2.06			687	VSX Scalar Compare Unordered Double-Precision XX3-form
111100 10110 000	ı	ХХ			xscpsgndp	v2.06			690	VSX Scalar Copy Sign Double-Precision XX3-form
111100 10001 10101 1011	I	ХХ			xscvdphp	v3.0			691	VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form
111100 ///// 10000 1001	Ι	ХХ			xscvdpsp	v2.06			693	VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form
111100 ///// 10000 1011	Ι	ХХ			xscvdpspn	v2.07			694	VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form
111100 ///// 10101 1000	I	ХХ			xscvdpsxds	v2.06			695	VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 00101 1000	I	ХХ			xscvdpsxws	v2.06			697	VSX Scalar Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 10100 1000	I	ХХ			xscvdpuxds	v2.06			699	VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 00100 1000	I	ХХ			xscvdpuxws	v2.06			701	VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 10000 10101 1011	Ι	ХХ			xscvhpdp	v3.0			703	VSX Scalar Convert Half-Precision to Double-Precision format XX2-form
111111 01000 11010 00100/	I	ХХ			xscvqpsqz	v3.1			707	VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword X-form
111111 00000 11010 00100/	I	XX			xscvqpuqz	v3.1			713	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword X-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 18 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 ///// 10100 1001	I	ХХ			xscvspdp	v2.06			717	VSX Scalar Convert Single-Precision to Double-Precision format XX2-form
111100 ///// 10100 1011	I	ХХ			xscvspdpn	v2.07			718	VSX Scalar Convert Single-Precision to Double-Precision format Non-signalling XX2-form
111111 01011 11010 00100/	I	ХХ			xscvsqqp	v3.1			719	VSX Scalar Convert with round Signed Quadword to Quad-Precision X-form
111100 ///// 10111 1000	I	ХХ			xscvsxddp	v2.06			720	VSX Scalar Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 ///// 10011 1000	I	ХХ			xscvsxdsp	v2.07			721	VSX Scalar Convert with round Signed Doubleword to Single-Precision format XX2-form
111111 00011 11010 00100/	Ī	ХХ			xscvuqqp	v3.1			723	VSX Scalar Convert with round Unsigned Quadword to Quad-Precision X-form
111100 ///// 10110 1000	I	ХХ			xscvuxddp	v2.06			723	VSX Scalar Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 ///// 10010 1000	I	ХХ			xscvuxdsp	v2.07			724	VSX Scalar Convert with round Unsigned Doubleword to Single-Precision XX2-form
111100 00111 000		ХХ			xsdivdp	v2.06			725	VSX Scalar Divide Double-Precision XX3-form
111100 00011 000		ХХ			xsdivsp	v2.07			729	VSX Scalar Divide Single-Precision XX3-form
111100 11100 10110.		ХХ			xsiexpdp	v3.0			731	VSX Scalar Insert Exponent Double-Precision X-form
111100 00100 001	ı	ХХ			xsmaddadp	v2.06			733	VSX Scalar Multiply-Add Type-A Double-Precision XX3-form
111100 00000 001	ı	ХХ			xsmaddasp	v2.07			736	VSX Scalar Multiply-Add Type-A Single-Precision XX3-form
111100 00101 001	ı	ХХ			xsmaddmdp	v2.06			733	VSX Scalar Multiply-Add Type-M Double-Precision XX3-form
111100 00001 001	I	ХХ			xsmaddmsp	v2.07			736	VSX Scalar Multiply-Add Type-M Single-Precision XX3-form
111100 10000 000	I	ХХ			xsmaxcdp	v3.0			744	VSX Scalar Maximum Type-C Double-Precision XX3-form
111111 10101 00100/		ХХ			xsmaxcqp	v3.1			746	VSX Scalar Maximum Type-C Quad-Precision X-form
111100 10100 000	П	XX			xsmaxdp	v2.06			742	VSX Scalar Maximum Double-Precision XX3-form
111100 10010 000	I	ХХ			xsmaxjdp	v3.0			748	VSX Scalar Maximum Type-J Double-Precision XX3-form
111100 10001 000	I	ХХ			xsmincdp	v3.0			752	VSX Scalar Minimum Type-C Double-Precision XX3-form
111111 10111 00100/	I	ХХ			xsmincqp	v3.1			754	VSX Scalar Minimum Type-C Quad-Precision X-form
111100 10101 000	-	ХХ			xsmindp	v2.06			750	VSX Scalar Minimum Double-Precision XX3-form
111100 10011 000	ı	ХХ			xsminjdp	v3.0			755	VSX Scalar Minimum Type-J Double-Precision XX3-form
111100 00110 001	ı	ХХ			xsmsubadp	v2.06			757	VSX Scalar Multiply-Subtract Type-A Double-Precision XX3-form
111100 00010 001	ı	ХХ			xsmsubasp	v2.07			760	VSX Scalar Multiply-Subtract Type-A Single-Precision XX3-form
111100 00111 001	I	ХХ			xsmsubmdp	v2.06			757	VSX Scalar Multiply-Subtract Type-M Double-Precision XX3-form
111100 00011 001	I	ХХ			xsmsubmsp	v2.07			760	VSX Scalar Multiply-Subtract Type-M Single-Precision XX3-form
111100 00110 000	T	ХХ			xsmuldp	v2.06			766	VSX Scalar Multiply Double-Precision XX3-form
111100 00010 000	Ť	XX			xsmulsp	v2.07			770	VSX Scalar Multiply Single-Precision XX3-form
111100 //// 10110 1001	i	XX			xsnabsdp	v2.06			772	VSX Scalar Negative Absolute Double-Precision XX2-form
111100 //// 10111 1001	1	ХХ			xsnegdp	v2.06			773	VSX Scalar Negate Double-Precision XX2-form
111100 10100 001	i	XX			xsnmaddadp	v2.06			774	VSX Scalar Negative Multiply-Add Type-A Double-Precision XX3-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 19 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 10101 001	I	ХХ			xsnmaddmdp	v2.06			774	VSX Scalar Negative Multiply-Add Type-M Double-Precision XX3-form
111100 10001 001	I	ХХ			xsnmaddmsp	v2.07			779	VSX Scalar Negative Multiply-Add Type-M Single-Precision XX3-form
111100 10110 001	I	ХХ			xsnmsubadp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 10010 001	I	ХХ			xsnmsubasp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 10111 001	I	ХХ			xsnmsubmdp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 10011 001	ı	ХХ			xsnmsubmsp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 ///// 00100 1001	ı	ХХ			xsrdpi	v2.06			794	VSX Scalar Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 00110 1011	I	ХХ			xsrdpic	v2.06			795	VSX Scalar Round to Double-Precision Integer exact using Current rounding mode XX2-form
111100 //// 00111 1001	ı	ХХ			xsrdpim	v2.06			796	VSX Scalar Round to Double-Precision Integer using
111100 //// 00110 1001	ı	ХХ			xsrdpip	v2.06			797	round toward -Infinity XX2-form VSX Scalar Round to Double-Precision Integer using
111100 ///// 00101 1001	ı	ХХ			xsrdpiz	v2.06			798	round toward +Infinity XX2-form VSX Scalar Round to Double-Precision Integer using round toward Zero XX2-form
111100 ///// 00101 1010	ı	ХХ			xsredp	v2.06			799	VSX Scalar Reciprocal Estimate Double-Precision
111100 //// 00001 1010	1	XX			xsresp	v2.07			800	XX2-form VSX Scalar Reciprocal Estimate Single-Precision
111100 //// 10001 1001	1	XX			xsrsp	v2.07			806	XX2-form VSX Scalar Round to Single-Precision XX2-form
111100 //// 00100 1010	1	ХХ			xsrsqrtedp	v2.06			807	VSX Scalar Reciprocal Square Root Estimate
111100 //// 00000 1010	ı	XX			xsrsqrtesp	v2.07			808	Double-Precision XX2-form VSX Scalar Reciprocal Square Root Estimate
111100 //// 00100 1011	1	ХХ			xssqrtdp	v2.06			810	Single-Precision XX2-form VSX Scalar Square Root Double-Precision XX2-form
111100 //// 00000 1011	Ė	ХХ			xssqrtsp	v2.07			814	VSX Scalar Square Root Single-Precision XX2-form
111100 00101 000	ı	ХХ			xssubdp	v2.06			816	VSX Scalar Subtract Double-Precision XX3-form
111100 00001 000		ХХ			xssubsp	v2.07			820	VSX Scalar Subtract Single-Precision XX3-form
111100// 00111 101/	I	ХХ			xstdivdp	v2.06			822	VSX Scalar Test for software Divide Double-Precision XX3-form
111100// //// 00110 1010./	I	XX			xstsqrtdp	v2.06			823	VSX Scalar Test for software Square Root Double-Precision XX2-form
111100 10110 1010./		ХХ			xststdcdp	v3.0			824	VSX Scalar Test Data Class Double-Precision XX2-form
111100 10010 1010./	Τ	ХХ			xststdcsp	v3.0			826	VSX Scalar Test Data Class Single-Precision XX2-form
111100 00000 10101 1011./	I	ХХ			xsxexpdp	v3.0			827	VSX Scalar Extract Exponent Double-Precision XX2-form
111100 00001 10101 1011./	I	ХХ			xsxsigdp	v3.0	L		828	VSX Scalar Extract Significand Double-Precision XX2-form
111100 //// 11101 1001	Ι	ХХ			xvabsdp	v2.06			829	VSX Vector Absolute Value Double-Precision XX2-form
111100 //// 11001 1001	٦	ХХ			xvabssp	v2.06			829	VSX Vector Absolute Value Single-Precision XX2-form
111100 01100 000	-	ХХ			xvadddp	v2.06			830	VSX Vector Add Double-Precision XX3-form
111100 01000 000	ı	ХХ			xvaddsp	v2.06			834	VSX Vector Add Single-Precision XX3-form
1111001100 011	I	ХХ			xvcmpeqdp[.]	v2.06			841	VSX Vector Compare Equal To Double-Precision XX3-form
1111001000 011	I	ХХ			xvcmpeqsp[.]	v2.06			842	VSX Vector Compare Equal To Single-Precision XX3-form
1111001110 011	I	ХХ			xvcmpgedp[.]	v2.06			843	VSX Vector Compare Greater Than or Equal To Double-Precision XX3-form
1111001010 011	I	ХХ			xvcmpgesp[.]	v2.06			844	VSX Vector Compare Greater Than or Equal To Single-Precision XX3-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 20 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
1111001101 011	I	ХХ			xvcmpgtdp[.]	v2.06			845	VSX Vector Compare Greater Than Double-Precision XX3-form
1111001001 011	I	ХХ			xvcmpgtsp[.]	v2.06			846	VSX Vector Compare Greater Than Single-Precision XX3-form
111100 11110 000	-	ХХ			xvcpsgndp	v2.06			847	VSX Vector Copy Sign Double-Precision XX3-form
111100 11010 000	I	ХХ			xvcpsgnsp	v2.06			847	VSX Vector Copy Sign Single-Precision XX3-form
111100 10000 11101 1011	ı	ХХ			xvcvbf16sp	v3.1			848	VSX Vector Convert bfloat16 to Single-Precision format Non-signaling XX2-form
111100 ///// 11000 1001	I	ХХ			xvcvdpsp	v2.06			849	VSX Vector Convert with round Double-Precision to Single-Precision format XX2-form
111100 ///// 11101 1000	I	XX			xvcvdpsxds	v2.06			850	VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 01101 1000	I	ХХ			xvcvdpsxws	v2.06			852	VSX Vector Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 11100 1000.	I	XX			xvcvdpuxds	v2.06			854	VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 01100 1000	I	XX			xvcvdpuxws	v2.06			856	VSX Vector Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 11000 11101 1011	I	ХХ			xvcvhpsp	v3.0			858	VSX Vector Convert Half-Precision to Single-Precision format XX2-form
111100 10001 11101 1011	ı	ХХ			xvcvspbf16	v3.1			859	VSX Vector Convert with round Single-Precision to bfloat16 format XX2-form
111100 ///// 11100 1001	I	ХХ			xvcvspdp	v2.06			860	VSX Vector Convert Single-Precision to Double-Precision format XX2-form
111100 11001 11101 1011	I	ХХ			xvcvsphp	v3.0			861	VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form
111100 //// 11001 1000	I	ХХ			xvcvspsxds	v2.06			862	VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format XX2-form
111100 ///// 01001 1000	I	XX			xvcvspsxws	v2.06			864	VSX Vector Convert with round to zero Single-Precision to Signed Word format XX2-form
111100 ///// 11000 1000	I	XX			xvcvspuxds	v2.06			866	VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format XX2-form
111100 ///// 01000 1000	I	XX			xvcvspuxws	v2.06			868	VSX Vector Convert with round to zero Single-Precision to Unsigned Word format XX2-form
111100 ///// 11111 1000	1	ХХ			xvcvsxddp	v2.06			870	VSX Vector Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 ///// 11011 1000	I	ХХ			xvcvsxdsp	v2.06			871	VSX Vector Convert with round Signed Doubleword to Single-Precision format XX2-form
111100 ///// 01111 1000.	I	ХХ			xvcvsxwdp	v2.06			872	VSX Vector Convert Signed Word to Double-Precision format XX2-form
111100 ///// 01011 1000.	I	ХХ			xvcvsxwsp	v2.06			872	VSX Vector Convert with round Signed Word to Single-Precision format XX2-form
111100 ///// 11110 1000.	1	ХХ			xvcvuxddp	v2.06			873	VSX Vector Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 ///// 11010 1000.	1	ХХ			xvcvuxdsp	v2.06			874	VSX Vector Convert with round Unsigned Doubleword to Single-Precision format XX2-form
111100 ///// 01110 1000.	I	ХХ			xvcvuxwdp	v2.06			875	VSX Vector Convert Unsigned Word to Double-Precision format XX2-form
111100 ///// 01010 1000.	I	XX			xvcvuxwsp	v2.06			875	VSX Vector Convert with round Unsigned Word to Single-Precision format XX2-form
111100 01111 000		ХХ			xvdivdp	v2.06			876	VSX Vector Divide Double-Precision XX3-form
111100 01011 000		ХХ			xvdivsp	v2.06			878	VSX Vector Divide Single-Precision XX3-form
111100 11111 000		ХХ			xviexpdp	v3.0			905	VSX Vector Insert Exponent Double-Precision XX3-form
111100 11011 000		XX			xviexpsp	v3.0			905	VSX Vector Insert Exponent Single-Precision XX3-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 21 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name VSX Vector Multiply-Add Type-A Double-Precision
111100 01100 001	ı	ХХ			xvmaddadp	v2.06			906	XX3-form
111100 01000 001	I	ХХ			xvmaddasp	v2.06			909	VSX Vector Multiply-Add Type-A Single-Precision XX3-form
111100 01101 001	_	ХХ			xvmaddmdp	v2.06			906	VSX Vector Multiply-Add Type-M Double-Precision XX3-form
111100 01001 001	I	ХХ			xvmaddmsp	v2.06			909	VSX Vector Multiply-Add Type-M Single-Precision XX3-form
111100 11100 000	Ι	ХХ			xvmaxdp	v2.06			912	VSX Vector Maximum Double-Precision XX3-form
111100 11000 000		ХХ			xvmaxsp	v2.06			914	VSX Vector Maximum Single-Precision XX3-form
111100 11101 000		ХХ			xvmindp	v2.06			916	VSX Vector Minimum Double-Precision XX3-form
111100 11001 000	Ι	ХХ			xvminsp	v2.06			918	VSX Vector Minimum Single-Precision XX3-form
111100 01110 001	I	ХХ			xvmsubadp	v2.06			920	VSX Vector Multiply-Subtract Type-A Double-Precision XX3-form
111100 01010 001	ı	ХХ			xvmsubasp	v2.06			923	VSX Vector Multiply-Subtract Type-A Single-Precision XX3-form
111100 01111 001	ı	ХХ			xvmsubmdp	v2.06			920	VSX Vector Multiply-Subtract Type-M Double-Precision XX3-form
111100 01011 001	I	ХХ			xvmsubmsp	v2.06			923	VSX Vector Multiply-Subtract Type-M Single-Precision XX3-form
111100 01110 000	Т	ХХ			xvmuldp	v2.06			926	VSX Vector Multiply Double-Precision XX3-form
111100 01010 000	Ť	ХХ			xvmulsp	v2.06			928	VSX Vector Multiply Single-Precision XX3-form
111100 //// 11110 1001	Ī	ХХ			xvnabsdp	v2.06			930	VSX Vector Negative Absolute Double-Precision XX2-form
111100 ///// 11010 1001	ı	ХХ			xvnabssp	v2.06			930	VSX Vector Negative Absolute Single-Precision XX2-form
111100 //// 11111 1001	П	ХХ			xvnegdp	v2.06			931	VSX Vector Negate Double-Precision XX2-form
111100 ///// 11011 1001	Ι	ХХ			xvnegsp	v2.06			931	VSX Vector Negate Single-Precision XX2-form
111100 11100 001	ı	ХХ			xvnmaddadp	v2.06			932	VSX Vector Negative Multiply-Add Type-A Double-Precision XX3-form
111100 11000 001	ı	ХХ			xvnmaddasp	v2.06			936	VSX Vector Negative Multiply-Add Type-A Single-Precision XX3-form
111100 11101 001	I	ХХ			xvnmaddmdp	v2.06			932	VSX Vector Negative Multiply-Add Type-M Double-Precision XX3-form
111100 11001 001	ı	ХХ			xvnmaddmsp	v2.06			936	VSX Vector Negative Multiply-Add Type-M Single-Precision XX3-form
111100 11110 001	I	ХХ			xvnmsubadp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 11010 001	I	ХХ			xvnmsubasp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 11111 001	I	ХХ			xvnmsubmdp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 11011 001	I	ХХ			xvnmsubmsp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 ///// 01100 1001	I	ХХ			xvrdpi	v2.06			945	VSX Vector Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 01110 1011	I	ХХ			xvrdpic	v2.06			946	VSX Vector Round to Double-Precision Integer Exact using Current rounding mode XX2-form
111100 ///// 01111 1001	I	ХХ			xvrdpim	v2.06			947	VSX Vector Round to Double-Precision Integer using round toward -Infinity XX2-form
111100 ///// 01110 1001	I	ХХ			xvrdpip	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward +Infinity XX2-form
111100 ///// 01101 1001	I	ХХ			xvrdpiz	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward Zero XX2-form
111100 ///// 01101 1010	I	ХХ			xvredp	v2.06			949	VSX Vector Reciprocal Estimate Double-Precision XX2-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 22 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 //// 01001 1010	I	ХХ			xvresp	v2.06			950	VSX Vector Reciprocal Estimate Single-Precision XX2-form
111100 ///// 01000 1001	I	ХХ			xvrspi	v2.06			951	VSX Vector Round to Single-Precision Integer using round to Nearest Away XX2-form
111100 ///// 01010 1011	Ι	ХХ			xvrspic	v2.06			952	VSX Vector Round to Single-Precision Integer Exact using Current rounding mode XX2-form
111100 ///// 01011 1001	Ι	ХХ			xvrspim	v2.06			953	VSX Vector Round to Single-Precision Integer using round toward -Infinity XX2-form
111100 ///// 01010 1001	I	ХХ			xvrspip	v2.06			954	VSX Vector Round to Single-Precision Integer using round toward +Infinity XX2-form
111100 ///// 01001 1001	ı	XX			xvrspiz	v2.06			954	VSX Vector Round to Single-Precision Integer using round toward Zero XX2-form
111100 ///// 01100 1010	Ι	ХХ			xvrsqrtedp	v2.06			955	VSX Vector Reciprocal Square Root Estimate Double-Precision XX2-form
111100 ///// 01000 1010	I	ХХ			xvrsqrtesp	v2.06			956	VSX Vector Reciprocal Square Root Estimate Single-Precision XX2-form
111100 //// 01100 1011		ХХ			xvsqrtdp	v2.06			957	VSX Vector Square Root Double-Precision XX2-form
111100 ///// 01000 1011	-	ХХ			xvsqrtsp	v2.06			958	VSX Vector Square Root Single-Precision XX2-form
111100 01101 000		ХХ			xvsubdp	v2.06			959	VSX Vector Subtract Double-Precision XX3-form
111100 01001 000		ХХ			xvsubsp	v2.06			961	VSX Vector Subtract Single-Precision XX3-form
111100// 01111 101/	Ι	XX			xvtdivdp	v2.06			963	VSX Vector Test for software Divide Double-Precision XX3-form
111100// 01011 101/	_	ХХ			xvtdivsp	v2.06			964	VSX Vector Test for software Divide Single-Precision XX3-form
111100// 00010 11101 1011./		ХХ			xvtlsbb	v3.1			968	VSX Vector Test Least-Significant Bit by Byte XX2-form
111100// //// 01110 1010./	Ι	ХХ			xvtsqrtdp	v2.06			965	VSX Vector Test for software Square Root Double-Precision XX2-form
111100// ///// 01010 1010./	I	ХХ			xvtsqrtsp	v2.06			965	VSX Vector Test for software Square Root Single-Precision XX2-form
111100 1111. 101		ХХ			xvtstdcdp	v3.0			966	VSX Vector Test Data Class Double-Precision XX2-form
111100 1101. 101	-	ХХ			xvtstdcsp	v3.0			967	VSX Vector Test Data Class Single-Precision XX2-form
111100 00000 11101 1011	Ι	ХХ			xvxexpdp	v3.0			969	VSX Vector Extract Exponent Double-Precision XX2-form
111100 01000 11101 1011	I	ХХ			xvxexpsp	v3.0			969	VSX Vector Extract Exponent Single-Precision XX2-form
111100 00001 11101 1011	I	ХХ			xvxsigdp	v3.0			970	VSX Vector Extract Significand Double-Precision XX2-form
111100 01001 11101 1011	I	ХХ			xvxsigsp	v3.0			970	VSX Vector Extract Significand Single-Precision XX2-form
000001 01000 0/// //// //// //// 100001 00	I	ХХ			xxblendvb	v3.1			971	VSX Vector Blend Variable Byte 8RR:XX4-form
000001 01000 0//// ///// ///// ///// 100001 11	Ι	ХХ			xxblendvd	v3.1			972	VSX Vector Blend Variable Doubleword 8RR:XX4-form
000001 01000 0//// ///// ///// ///// 100001 01	I	ХХ			xxblendvh	v3.1			971	VSX Vector Blend Variable Halfword 8RR:XX4-form
000001 01000 0//// ///// ///// 100001 10	I	ХХ			xxblendvw	v3.1			972	VSX Vector Blend Variable Word 8RR:XX4-form
111100 10111 11101 1011		ХХ			xxbrd	v3.0			973	VSX Vector Byte-Reverse Doubleword XX2-form
111100 00111 11101 1011		ХХ			xxbrh	v3.0			974	VSX Vector Byte-Reverse Halfword XX2-form
111100 11111 11101 1011		ХХ			xxbrq	v3.0			975	VSX Vector Byte-Reverse Quadword XX2-form
111100 01111 11101 1011	I	ХХ			xxbrw	v3.0			976	VSX Vector Byte-Reverse Word XX2-form
000001 01000 0//// ///// /// 100010 01	I	XX			xxeval	v3.1			976	VSX Vector Evaluate 8RR-XX4-form
111100 / 01010 0101		ХХ			xxextractuw	v3.0			978	VSX Vector Extract Unsigned Word XX2-form
111100 11100 10100.		ХХ			xxgenpcvbm	v3.1			979	VSX Vector Generate PCV from Byte Mask X-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 23 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 11101 10101.	I	ХХ			xxgenpcvdm	v3.1			985	VSX Vector Generate PCV from Doubleword Mask X-form
111100 11100 10101.	Ι	ХХ			xxgenpcvhm	v3.1			981	VSX Vector Generate PCV from Halfword Mask X-form
111100 11101 10100.		ХХ			xxgenpcvwm	v3.1			983	VSX Vector Generate PCV from Word Mask X-form
111100 / 01011 0101		ХХ			xxinsertw	v3.0			978	VSX Vector Insert Word XX2-form
111100 10000 010		ХХ			xxland	v2.06			988	VSX Vector Logical AND XX3-form
111100 10001 010	1	ХХ			xxlandc	v2.06			988	VSX Vector Logical AND with Complement XX3-form
111100 10111 010	1	ХХ			xxleqv	v2.07			989	VSX Vector Logical Equivalence XX3-form
111100 10110 010		ХХ			xxlnand	v2.07			989	VSX Vector Logical NAND XX3-form
111100 10100 010		ХХ			xxlnor	v2.06			990	VSX Vector Logical NOR XX3-form
111100 10010 010		ХХ			xxlor	v2.06			991	VSX Vector Logical OR XX3-form
111100 10101 010		ХХ			xxlorc	v2.07			990	VSX Vector Logical OR with Complement XX3-form
111100 10011 010		ХХ			xxlxor	v2.06			991	VSX Vector Logical XOR XX3-form
111100 00010 010		ХХ			xxmrghw	v2.06			992	VSX Vector Merge High Word XX3-form
111100 00110 010	<u> </u>	ХХ			xxmrglw	v2.06	ļ		992	VSX Vector Merge Low Word XX3-form
111100 00011 010		ХХ			xxperm	v3.0	<u> </u>		995	VSX Vector Permute XX3-form
111100 001 010		ХХ			xxpermdi	v2.06	<u> </u>		996	VSX Vector Permute Doubleword Immediate XX3-form
111100 00111 010	-	ХХ			xxpermr	v3.0			995	VSX Vector Permute Right-indexed XX3-form
000001 01000 0//// ///// ///// ///	1	ХХ			xxpermx	v3.1			997	VSX Vector Permute Extended 8RR:XX4-form
111100 11		ХХ			xxsel	v2.06			998	VSX Vector Select XX4-form
111100 000 010	I	ХХ			xxsldwi	v2.06			1000	VSX Vector Shift Left Double by Word Immediate XX3-form
000001 01000 0////	I	ХХ			xxsplti32dx	v3.1			1002	VSX Vector Splat Immediate32 Doubleword Indexed 8RR:D-form
		ХХ			xxspltib	v3.0			1001	VSX Vector Splat Immediate Byte X-form
000001 01000 0////	I	ХХ			xxspltidp	v3.1			1001	VSX Vector Splat Immediate Double-Precision 8RR:D-form
000001 01000 0//// 100000 0011	I	ХХ			xxspltiw	v3.1				VSX Vector Splat Immediate Word 8RR:D-form
111100 /// 01010 0100		ХХ			xxspltw	v2.06			1003	VSX Vector Splat Word XX2-form
	\prod	Х			сору	v3.0				Copy X-form
	\prod	Х			cpabort	v3.0				Copy-Paste Abort X-form
011111 /// //// 10111 10011/		Х			darn	v3.0				Deliver A Random Number X-form
	П	Х			dcbf	PPC			-	Data Cache Block Flush X-form
	П	Х			dcbst	PPC				Data Cache Block Store X-form
	П	Х			dcbt	PPC				Data Cache Block Touch X-form
	П	Х			dcbtst	PPC				Data Cache Block Touch for Store X-form
	Ш	Х			dcbz	P1				Data Cache Block set to Zero X-form
	Ш	Х			eieio	PPC				Enforce In-order Execution of I/O X-form
		Х			hrfid	v2.02	HV			Return From Interrupt Doubleword Hypervisor XL-form
	Ш	Х			icbi	PPC	<u> </u>		1062	Instruction Cache Block Invalidate X-form
	-	Х			icbt	v2.07				Instruction Cache Block Touch X-form
011111 01111/		Х			isel	v2.03	1		98	Integer Select A-form
	П	Х			isync	P1	1			Instruction Synchronize XL-form
	Ш	Х			Ibarx	v2.06	107			Load Byte And Reserve Indexed X-form
		Х			Ibzcix	v2.05	HV			Load Byte & Zero Caching Inhibited Indexed X-form
011111 10101/11		X			Idcix	v2.05	HV			Load Doubleword Caching Inhibited Indexed X-form
		I		i i	lfdp	v2.05	1	I	163	Load Floating-Point Double Pair DS-form
111001 00	÷					0.05			400	ů
111001		Х			lfdpx	v2.05				Load Floating-Point Double Pair Indexed X-form
111001	<u> </u> -					v2.05 v2.06 P1				ů

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 24 of 30)

	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	TA Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	<u>m</u>	O	_	⋖	_	>	Ь	2		Name
101110	<u> </u>	Х			lmw					Load Multiple Word D-form
011111 10010 10101/	1	Х			Iswi	P1 P1				Load String Word Immediate X-form
011111 10000 10101/ 011111 11000 10101/	111	X			lswx lwzcix	v2.05	HV			Load String Word Indexed X-form Load Word & Zero Caching Inhibited Indexed X-form
	111						HV			
	111	X			msgclr	v2.07 v2.07	P			Message Clear X-form
	111	X			msgclrp		HV			Message Clear Privileged X-form
	111	X			msgsnd msgsndn	v2.07	P			Message Send X-form Message Send Privileged X form
		X			msgsndp	v2.07 v3.0	HV			Message Send Privileged X-form
	111	X			msgsync	PPC	HV P			Message Synchronize X-form Move To MSR Doubleword X-form
	111	X			mtmsrd slbfee.	v2.05	P	SR		SLB Find Entry ESID X-form
		X				PPC	P	SK		
	111	X			slbia		P			SLB Invalidate All Clobal V form
	111	X			slbiag	v3.0B				SLB Invalidate All Global X-form
	111	Х			slbie	PPC	P P			SLB Invalidate Entry X-form
	111	Х			slbieg	v3.0				SLB Invalidate Entry Global X-form
	111	X			slbmfee	v2.00	Р			SLB Move From Entry ESID X-form
	111	Х			slbmfev	v2.00	Р			SLB Move From Entry VSID X-form
	111	Х			slbmte	v2.00	Р			SLB Move To Entry X-form
	111	Х			slbsync	v3.0	P			SLB Synchronize X-form
	Ш	Х			stbcix	v2.05	HV			Store Byte Caching Inhibited Indexed X-form
	11	Х			stbcx.	v2.06				Store Byte Conditional Indexed X-form
	111	Х			stdcix	v2.05	HV			Store Doubleword Caching Inhibited Indexed X-form
	111	Х			sthcix	v2.05	HV			Store Halfword Caching Inhibited Indexed X-form
011111 10110 101101	11	Х			sthcx.	v2.06				Store Halfword Conditional Indexed X-form
101111		Х			stmw	P1			70	Store Multiple Word D-form
	111	Х			stop	v3.0	Р			Stop XL-form
111110 10		Х			stq	v2.03			66	Store Quadword DS-form
011111 00101 101101	<u> </u>	Х			stqcx.	v2.07				Store Quadword Conditional Indexed X-form
011111 10110 10101/	<u> </u>	Х			stswi	P1				Store String Word Immediate X-form
011111 10100 10101/	<u></u>	Х			stswx	P1				Store String Word Indexed X-form
	111	Х			stwcix	v2.05	HV			Store Word Caching Inhibited Indexed X-form
	111	Х			tlbie	P1	HV	64		TLB Invalidate Entry X-form
011111 / 01000 10010/					tlbiel	v2.03	P	64		TLB Invalidate Entry Local X-form
011111 //// //// 10001 10110/		Х			tlbsync	PPC	HV/P			TLB Synchronize X-form
011111 /// ///// //// 00000 11110/	11	Х			wait	v3.0				Wait X-form
011111 10011 00110/	11	Х	AMO		Idat	v3.0				Load Doubleword ATomic X-form
011111 10010 00110/	11	Х	AMO		lwat	v3.0				Load Word ATomic X-form
011111 10111 00110/	11	X	AMO		stdat	v3.0			1085	Store Doubleword ATomic X-form
011111 10110 00110/	11	Х	AMO		stwat	v3.0			1085	Store Word ATomic X-form
111111 00000 11001 00100/	-	Х	BFP128		xsabsqp	v3.0			666	VSX Scalar Absolute Quad-Precision X-form
111111 00000 00100.	I				xsaddqp[o]	v3.0			674	VSX Scalar Add Quad-Precision [using round to Odd] X-form
111111// 00101 00100/	-	Х	BFP128		xscmpexpqp	v3.0			677	VSX Scalar Compare Exponents Quad-Precision X-form
111111 // 00100 00100/	-	Х	BFP128		xscmpoqp	v3.0			686	VSX Scalar Compare Ordered Quad-Precision X-form
111111 // 10100 00100/		Х	BFP128		xscmpuqp	v3.0			689	VSX Scalar Compare Unordered Quad-Precision X-form
111111 00011 00100/		Х	BFP128		xscpsgnqp	v3.0			690	VSX Scalar Copy Sign Quad-Precision X-form
111111 10110 11010 00100/	ı	Х	BFP128		xscvdpqp	v3.0			692	VSX Scalar Convert Double-Precision to Quad-Precision format X-form
111111 10100 11010 00100.	I	Х	BFP128		xscvqpdp[o]	v3.0			704	VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] X-form
111111 11001 11010 00100/	I	Х	BFP128		xscvqpsdz	v3.0			705	VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format X-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 25 of 30)

				_						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 01001 11010 00100/	1	Х	BFP128		xscvqpswz	v3.0			709	VSX Scalar Convert with round to zero Quad-Precision to Signed Word format X-form
111111 10001 11010 00100/	I	Х	BFP128		xscvqpudz	v3.0			711	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format X-form
111111 00001 11010 00100/	I	Х	BFP128		xscvqpuwz	v3.0			715	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Word format X-form
111111 01010 11010 00100/	I	Х	BFP128		xscvsdqp	v3.0			722	VSX Scalar Convert Signed Doubleword to Quad-Precision format X-form
111111 00010 11010 00100/	I	Х	BFP128		xscvudqp	v3.0			722	VSX Scalar Convert Unsigned Doubleword to Quad-Precision format X-form
111111 10001 00100.	I	Х	BFP128		xsdivqp[o]	v3.0			727	VSX Scalar Divide Quad-Precision [using round to Odd] X-form
111111 11011 00100/	П	Х	BFP128		xsiexpqp	v3.0			732	VSX Scalar Insert Exponent Quad-Precision X-form
111111 01100 00100.	I	Х	BFP128		xsmaddqp[o]	v3.0			739	VSX Scalar Multiply-Add Quad-Precision [using round to Odd] X-form
111111 01101 00100.	I	Х	BFP128		xsmsubqp[o]	v3.0			763	VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd] X-form
111111 00001 00100.	I	Х	BFP128		xsmulqp[o]	v3.0			768	VSX Scalar Multiply Quad-Precision [using round to Odd] X-form
111111 01000 11001 00100/	Ι	Х	BFP128		xsnabsqp	v3.0			772	VSX Scalar Negative Absolute Quad-Precision X-form
111111 10000 11001 00100/	-	Х	BFP128		xsnegqp	v3.0			773	VSX Scalar Negate Quad-Precision X-form
111111 01110 00100.	I	Х	BFP128		xsnmaddqp[o]	v3.0			782	VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd] X-form
111111 01111 00100.	I	Х	BFP128		xsnmsubqp[o]	v3.0			791	VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd] X-form
111111 ////000 00101.	ı	Х	BFP128		xsrqpi[x]	v3.0			802	VSX Scalar Round to Quad-Precision Integer [with Inexact] Z23-form
111111 ////001 00101/	I	Х	BFP128		xsrqpxp	v3.0			804	VSX Scalar Round Quad-Precision to Double-Extended Precision Z23-form
111111 11011 11001 00100.	ı	Х	BFP128		xssqrtqp[o]	v3.0			812	VSX Scalar Square Root Quad-Precision [using round to Odd] X-form
111111 10000 00100.	ı	Х	BFP128		xssubqp[o]	v3.0			818	VSX Scalar Subtract Quad-Precision [using round to Odd] X-form
111111 10110 00100/	I	Х	BFP128		xststdcqp	v3.0			825	VSX Scalar Test Data Class Quad-Precision X-form
111111 00010 11001 00100/		Х	BFP128		xsxexpqp	v3.0			827	VSX Scalar Extract Exponent Quad-Precision X-form
111111 10010 11001 00100/	- 1		BFP128		xsxsigqp	v3.0			828	VSX Scalar Extract Significand Quad-Precision X-form
011111 //// //// //// 01101 01110/	<u> </u>	Х	BHRB		clrbhrb	v2.07				Clear BHRB X-form
011111 01001 01110/		Х	BHRB		mfbhrbe	v2.07				Move From BHRB XFX-form
111011 00000 00010.	H	Х	DFP		dadd[.]	v2.05	1		210	DFP Add X-form
111111 00000 00010.		X	DFP		daddq[.]	v2.05	-			DFP Add Quad X-form
111011 //// 11001 00010.		X	DFP		dcffix[.]	v2.06	-		235	DFP Convert From Fixed X-form
111111 //// 11001 00010.	<u> </u>	X	DEP		dcffixq[.]	v2.05	<u> </u>		235	DFP Convert From Fixed Quad X-form
111111 00000 11111 00010/ 111011// 00100 00010/		X	DFP DFP		dcffixqq	v3.1		-	236	DFP Convert From Fixed Quadword Quad X-form DFP Compare Ordered X-form
111111// 00100 00010/		X	DFP		dempo	v2.05		-	216	DFP Compare Ordered X-form DFP Compare Ordered Quad X-form
111011// 10100 00010/		N	DFP		dcmpoq dcmpu	v2.05 v2.05	-	-	216 215	DFP Compare Unordered X-form DFP Compare Unordered X-form
111111// 10100 00010/	+	Λ	DFP		dcmpuq	v2.05	-		215	DFP Compare Unordered Quad X-form
111011 //// 01000 00010.	'	Х	DFP		dctdp[.]	v2.05	1		233	DFP Convert To DFP Long X-form
111011 //// 01001 00010.	H	Х	DFP		dctfix[.]	v2.05	1		237	DFP Convert To Fixed X-form
111111 //// 01001 00010.	H	Х	DFP		dctfixq[.]	v2.05			237	DFP Convert To Fixed Quad X-form
111111 00001 11111 00010/	Ħ	Х	DFP		dctfixqq	v3.1			237	DFP Convert To Fixed Quadword Quad X-form
111111 //// 01000 00010.	H	Х	DFP		dctqpq[.]	v2.05			233	DFP Convert To DFP Extended X-form
111011 01010 00010.	H	Х	DFP		ddedpd[.]	v2.05			239	DFP Decode DPD To BCD X-form
111111 01010 00010.	Ħ	Х	DFP		ddedpdq[.]	v2.05			239	DFP Decode DPD To BCD Quad X-form
111011 10001 00010.	i i	Х	DFP		ddiv[.]	v2.05				DFP Divide X-form
10001 00010.	<u>'</u>	· · · · /\				,	<u> </u>	l		

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 26 of 30)

Instruction ¹	- Book	Compliancy Subsets ²	뭐 Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 10001 00010. 111011 //// 11010 00010.	-	N	DFP		ddivq[.] denbcd[.]	v2.05			213 239	DFP Divide Quad X-form DFP Encode BCD To DPD X-form
111111/// 11010 00010.	-	Х	DFP		denbcd[.]	v2.05				DFP Encode BCD To DPD X-tofffi DFP Encode BCD To DPD Quad X-form
111011 11010 00010.	-	۸ V	DFP		denocaq[.]	v2.05				DFP Insert Biased Exponent X-form
111111 11011 00010.	-	۸	DFP			v2.05				DFP Insert Biased Exponent Quad X-form
111011 00001 00010.	-	Х	DFP		diexq[.] dmul[.]	v2.05				DFP Multiply X-form
111111 00001 00010.	-	۸ V	DFP	-	dmulg[.]	v2.05				DFP Multiply Quad X-form
111011	-	Λ	DFP	-	dqua[.]	v2.05	-	-		DFP Quantize Z23-form
111011	-	Х	DFP	-	dqua[.]	v2.05	-	-		DFP Quantize Immediate Z23-form
111111	1	N	DFP	-	dquaiq.]	v2.05	-	-		DFP Quantize Immediate Z23-10111 DFP Quantize Immediate Quad Z23-form
111111	÷	УХ	DFP		dquaq[.]	v2.05				DFP Quantize Quad Z23-form
111111 //// 11000 00010.	H	X	DFP	 	drdpq[.]	v2.05			-	DFP Round To DFP Long X-form
111011 ////111 00011.	÷	Х	DFP		drintn[.]	v2.05				DFP Round To FP Integer Without Inexact Z23-form
	÷				.,					DFP Round To FP Integer Without Inexact Quad
111111 ////111 00011.	ı	Х	DFP		drintnq[.]	v2.05			230	Z23-form
111011 ////011 00011.	I	Х	DFP		drintx[.]	v2.05			228	DFP Round To FP Integer With Inexact Z23-form
111111 ////011 00011.	I	Х	DFP		drintxq[.]	v2.05			228	DFP Round To FP Integer With Inexact Quad Z23-form
111011001 00011.	I	Х	DFP		drrnd[.]	v2.05				DFP Reround Z23-form
111111	I	Х	DFP		drrndq[.]	v2.05			225	DFP Reround Quad Z23-form
111011 //// 11000 00010.	I	Х	DFP		drsp[.]	v2.05			234	DFP Round To DFP Short X-form
1110110010 00010.	ı	Х	DFP		dscli[.]	v2.05			242	DFP Shift Significand Left Immediate Z22-form
1111110010 00010.	ı	Х	DFP		dscliq[.]	v2.05			242	DFP Shift Significand Left Immediate Quad Z22-form
1110110011 00010.		Х	DFP		dscri[.]	v2.05			242	DFP Shift Significand Right Immediate Z22-form
1111110011 00010.	-	Х	DFP		dscriq[.]	v2.05			242	DFP Shift Significand Right Immediate Quad Z22-form
111011 10000 00010.	I	Х	DFP		dsub[.]	v2.05				DFP Subtract X-form
111111 10000 00010.		Х	DFP		dsubq[.]	v2.05				DFP Subtract Quad X-form
111011//0110 00010/		Х	DFP		dtstdc	v2.05				DFP Test Data Class Z22-form
111111//0110 00010/	_	Х	DFP		dtstdcq	v2.05				DFP Test Data Class Quad Z22-form
111011//0111 00010/	Ι	Х	DFP		dtstdg	v2.05				DFP Test Data Group Z22-form
111111//0111 00010/	Ī	Х	DFP		dtstdgq	v2.05				DFP Test Data Group Quad Z22-form
111011// 00101 00010/	ı	Х	DFP		dtstex	v2.05				DFP Test Exponent X-form
111111// 00101 00010/	I	Х	DFP		dtstexq	v2.05				DFP Test Exponent Quad X-form
111011// 10101 00010/		Х	DFP		dtstsf	v2.05				DFP Test Significance X-form
111011// 10101 00011/	-	Х	DFP		dtstsfi	v3.0				DFP Test Significance Immediate X-form
111111// 10101 00011/	1	Х	DFP		dtstsfiq	v3.0				DFP Test Significance Immediate Quad X-form
111111// 10101 00010/	1	Х	DFP		dtstsfq	v2.05				DFP Test Significance Quad X-form
111011 //// 01011 00010.	1	Х	DFP		dxex[.]	v2.05				DFP Extract Biased Exponent X-form
111111 //// 01011 00010.	<u> </u>	Х	DFP		dxexq[.]	v2.05			240	DFP Extract Biased Exponent Quad X-form
010011 //// //// ///. 00100 10010/	1	Х	EBB		rfebb	v2.07	157		40.10	Return from Event Based Branch XL-form
011111 //// //// 00011 01110/		?X			msgclru	v3.0C	UV		1348	Ultravisor Message Clear X-form
011111 //// //// 00010 01110/		?X			msgsndu	v3.0C	UV			Ultravisor Message SendX-form
010011 //// //// 01001 10010/	Ш	?X			urfid	v3.0C	UV		1163	Ultravisor Return From Interrupt Doubleword XL-form
011111 10111 10010.	1				hashchk	v3.1B	L.		121	Hash Check X-form
011111 10101 10010.	-				hashchkp	v3.1B	Р			Hash Check Privileged X-form Hash Store X-form
011111 10110 10010. 011111 10100 10010.	1				hashst	v3.1B	Р		121	
	Ш				hashstp	v3.1B	Р		1175	Hash Store Privileged X-form
000001 11100 1/// // ///	I		MMA	MMA	pmxvbf16ger2	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) MMIRR:XX3-form Prefixed Masked VSX Vector bfloat16 GER (Rank-2
000001 11100 1//// /// ///	-		MMA	MMA	pmxvbf16ger2nn	v3.1			836	Update) Negative multiply, Negative accumulate MMIRR:XX3-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 27 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 11100 1/////// /// 111011// 01110 010/	I		MMA	MMA	pmxvbf16ger2np	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 10110 010/	I		MMA	MMA	pmxvbf16ger2pn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// ///. 111011// 00110 010/	I		MMA	MMA	pmxvbf16ger2pp	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00010 011/	I		MMA	MMA	pmxvf16ger2	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 11010 010/	I		MMA	MMA	pmxvf16ger2nn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01010 010/	I		MMA	MMA	pmxvf16ger2np	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 10010 010/	I		MMA	MMA	pmxvf16ger2pn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00010 010/	I		MMA	MMA	pmxvf16ger2pp	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/// //// ///	I		MMA	MMA	pmxvf32ger	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 11011 010/	ı		MMA	MMA	pmxvf32gernn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 01011 010/	I		MMA	MMA	pmxvf32gernp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 10011 010/	I		MMA	MMA	pmxvf32gerpn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// //// ///	I		MMA	MMA	pmxvf32gerpp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 00111 011/	I		MMA	MMA	pmxvf64ger	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 11111 010/	I		MMA	MMA	pmxvf64gernn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 01111 010/	ı		MMA	MMA	pmxvf64gernp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 10111 010/	ı		MMA	MMA	pmxvf64gerpn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 00111 010/	I		MMA	MMA	pmxvf64gerpp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01001 011/	I		MMA	MMA	pmxvi16ger2	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01101 011/	I		MMA	MMA	pmxvi16ger2pp	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00101 011/	I		MMA	MMA	pmxvi16ger2s	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation MMIRR:XX3-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 28 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 11100 1/////// /// 111011// 00101 010/	I		MMA	MMA	pmxvi16ger2spp	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// 00100 011/	I		MMA	MMA	pmxvi4ger8	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) MMIRR:XX3-form
000001 11100 1//// 00100 010/	I		MMA	MMA	pmxvi4ger8pp	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1///// ///. 111011// 00000 011/	I		MMA	MMA	pmxvi8ger4	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) MMIRR:XX3-form
000001 11100 1///// /// 111011// 00000 010/	I		MMA	MMA	pmxvi8ger4pp	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1///// /// 111011// 01100 011/	1		MMA	MMA	pmxvi8ger4spp	v3.1			898	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate MMIRR:XX3-form
111011// 00110 011/	I		MMA	MMA	xvbf16ger2	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) XX3-form
111011// 11110 010/	I		MMA	MMA	xvbf16ger2nn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate XX3-form
111011// 01110 010/	I		MMA	MMA	xvbf16ger2np	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate XX3-form
111011// 10110 010/	I		MMA	MMA	xvbf16ger2pn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate XX3-form
111011// 00110 010/	I		MMA	MMA	xvbf16ger2pp	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate XX3-form
111011// 00010 011/	I		MMA	MMA	xvf16ger2	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) XX3-form
111011// 11010 010/	I		MMA	MMA	xvf16ger2nn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate XX3-form
111011// 01010 010/	I		MMA	MMA	xvf16ger2np	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate XX3-form
111011// 10010 010/	I		MMA	MMA	xvf16ger2pn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate XX3-form
111011// 00010 010/	I		MMA	MMA	xvf16ger2pp	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
111011// 00011 011/	I		MMA	MMA	xvf32ger	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) XX3-form
111011// 11011 010/	I		MMA	MMA	xvf32gernn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
111011// 01011 010/	I		MMA	MMA	xvf32gernp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
111011// 10011 010/	I		MMA	MMA	xvf32gerpn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
111011// 00011 010/	I		MMA	MMA	xvf32gerpp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
111011// 00111 011/	I		MMA	MMA	xvf64ger	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) XX3-form
111011// 11111 010/	ı		MMA	MMA	xvf64gernn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
111011// 01111 010/	I		MMA	MMA	xvf64gernp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
111011// 10111 010/	I		MMA	MMA	xvf64gerpn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
111011// 00111 010/	I		MMA	MMA	xvf64gerpp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 29 of 30)

1499

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011// 01001 011/	I		MMA	MMA	xvi16ger2	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) XX3-form
111011// 01101 011/	1		MMA	MMA	xvi16ger2pp	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
111011// 00101 011/	_		MMA	MMA	xvi16ger2s	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation XX3-form
111011// 00101 010/	I		MMA	MMA	xvi16ger2spp	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate XX3-form
111011// 00100 011/	1		MMA	MMA	xvi4ger8	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) XX3-form
111011// 00100 010/	_		MMA	MMA	xvi4ger8pp	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate XX3-form
111011// 00000 011/	_		MMA	MMA	xvi8ger4	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) XX3-form
111011// 00000 010/	_		MMA	MMA	xvi8ger4pp	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate XX3-form
111011// 01100 011/	_		MMA	MMA	xvi8ger4spp	v3.1			898	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate XX3-form
011111// 00000 //// 00101 10001/	Ι		MMA	MMA	xxmfacc	v3.1			993	VSX Move From Accumulator X-form
011111// 00001 //// 00101 10001/	ı		MMA	MMA	xxmtacc	v3.1			994	VSX Move To Accumulator X-form
011111// 00011 ///// 00101 10001/			MMA	MMA	xxsetaccz	v3.1			999	VSX Set Accumulator to Zero X-form

Figure 97. Power ISA AS Instruction Set Sorted by Compliancy Subset (Sheet 30 of 30)

1. Instruction

- Instruction bit that corresponds to a reserved field, must have a value of 0, otherwise invalid form.
- Instruction bit that corresponds to an operand bit, may have a value of either 0 or 1.
- Instruction bit that corresponds to an opcode bit having a value 0. 0
- Instruction bit that corresponds to an opcode bit having a value 1.

2. OpenPOWER Compliancy Subsets

- Instruction included in the Scalar Fixed-Point Compliancy subset Instruction included in the Scalar Fixed-Point + Floating-Point Compliancy subset. Instruction included in the Linux Compliancy subset. Instruction included in the AIX Compliancy subset.

3. Linux Optional Category

AMO	Instruction part of Atomic Memory Operations category.
BFP128	Instruction part of Quad-Precision Floating-Point category.
BHRB	Instruction part of Branch History Rolling Buffer category.
DFP	Instruction part of Decimal Floating-Point category.
EBB	Instruction part of Event-Based Branch category.
MMA	Instruction part of Matrix-Multiplication Assist category.

4. Always Optional Category

Instruction part of Matrix-Multiplication Assist category. MMA

Power ISA™ Version 3.1B September 14, 2021

5. Version

P1	Instruction introduced in POWER Architecture.
P2	Instruction introduced in POWER2 Architecture.
PPC	Instruction introduced in PowerPC Architecture prior to v2.00.
v2.00	Instruction introduced in PowerPC Architecture Version 2.00.
v2.01	Instruction introduced in PowerPC Architecture Version 2.01.
v2.02	Instruction introduced in PowerPC Architecture Version 2.02.
v2.03	Instruction introduced in Power ISA Version 2.03.
v2.04	Instruction introduced in Power ISA Version 2.04.
v2.05	Instruction introduced in Power ISA Version 2.05.
v2.06	Instruction introduced in Power ISA Version 2.06.
v2.07	Instruction introduced in Power ISA Version 2.07.
v3.0	Instruction introduced in Power ISA Version 3.0.
v3.0B	Instruction introduced in Power ISA Version 3.0B.
v3.0C	Instruction introduced in Power ISA Version 3.0C.
v3.1	Instruction introduced in Power ISA Version 3.1.

6. Privilege

- Denotes an instruction that is treated as privileged.

 Denotes an instruction that is treated as privileged or nonprivileged (or hypervisor-privileged for mtspr), depending on the 0 SPR or PMR number.
- Ы
- Denotes an instruction that is illegal in privileged state.

 Denotes an instruction that can be executed only in hypervisor state. HV
 - Denotes an instruction that can be executed only in ultravisor state.

7. **Mode Dependency**.

Except as described below and in Section 1.10.3, "Effective Address Calculation", in Book I, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

- If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode. The setting of status registers (such as XER and CR0) is mode-dependent. The instruction can be executed only in 64-bit mode. CT SR SF=1

Appendix H. Power ISA Instruction Set Sorted by Mnemonic

This appendix lists all the instructions in the Power ISA, sorted by mnemonic.

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
011111 01000 010		ХХХХ			add[.]	P1		SR	77	Add XO-form
011111 00000 010		XXXX			addc[.]	P1		SR	78	Add Carrying XO-form
011111 10000 010		XX			addco[.]	P1		SR	78	Add Carrying & record OV XO-form
011111 00100 010 011111 10100 010		XXXX			adde[.] addeo[.]	P1 P1		SR SR	78 78	Add Extended XO-form Add Extended & record OV XO-form
011111 10100 011 011111		XX			addeo[.]	v3.0B		SK	80	Add Extended & record OV AO-form Add Extended using alternate carry bit Z23-form
011111 /0010 01		XXXX			addg6s	v3.06			118	Add and Generate Sixes XO-form
001110 70010 011		XXXX			addi	V2.00			76	Add Immediate D-form
001100		XXXX			addic	P1		SR	77	Add Immediate D-form
001101		XXXX			addic.	P1		SR	77	Add Immediate Carrying B-form Add Immediate Carrying and Record D-form
001111		XXXX			addis	P1		OIX	76	Add Immediate Shifted D-form
011111 //// 00111 01	110 I	XXXX			addme[.]	P1		SR	79	Add to Minus One Extended XO-form
011111 //// 10111 01		XX			addmeo[.]	P1		SR	79	Add to Minus One Extended & record OV XO-form
011111 11000 010	110. I	ХХ			addo[.]	P1		SR	77	Add & record OV XO-form
010011 00		XXXX			addpcis	v3.0			76	Add PC Immediate Shifted DX-form
011111 //// 00110 01	110. I	XXXX			addze[.]	P1		SR	79	Add to Zero Extended XO-form
0111111 011	110. I	ХХ			addzeo[.]	P1		SR	79	Add to Zero Extended & record OV XO-form
011111 00000 11		XXXX			and[.]	P1		SR	100	AND X-form
00001 11	00. I	XXXX			andc[.]	P1		SR	101	AND with Complement X-form
11100		XXXX			andi.	P1		SR	99	AND Immediate D-form
11101		XXXX			andis.	P1		SR	99	AND Immediate Shifted D-form
10010		XXXX			b[l][a]	P1			41	Branch I-form
010000		XXXX			bc[l][a]	P1		CT	41	Branch Conditional B-form
10011 /// 10000 10		XXXX			bcctr[l]	P1		CT	42	Branch Conditional to Count Register XL-form
000100 1.000 00		ХХ			bcdadd.	v2.07			483	Decimal Add Modulo VX-form
000100 00111 1.110 00	1001 I	ХХ		<u> </u>	bcdcfn.	v3.0	<u> </u>		485	Decimal Convert From National VX-form
000100 00010 1.110 00		XX			bodofsq.	v3.0			490	Decimal Convert From Signed Quadword VX-form
000100 00110 1.110 00		XX			bodonogo	v3.0 v3.0			486 494	Decimal Convert From Zoned VX-form
000100 01101 000 000100 00101 1/110 000		XX			bcdcpsgn. bcdctn.	v3.0			494	Decimal Copy Sign VX-form Decimal Copyert To National VX-form
000100 00101 1/110 00		XX		 	bcdctsq.	v3.0	-		400	Decimal Convert To National VX-form Decimal Convert To Signed Quadword VX-form
00100 00100 1,110 00		XX		-	bcdctz.	v3.0			489	Decimal Convert To Zoned VX-form
00100 1.010 00		XX			bcds.	v3.0			496	Decimal Shift VX-form
	1001				Dodo.					
00100 11111 1.110 00		XX			bcdsetsan.	v3.0			495	Decimal Set Sign VX-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 1 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 1.001 000001		ХХ			bcdsub.	v2.07			483	Decimal Subtract Modulo VX-form
000100 1.100 000001 000100 1/010 000001	-	XX			bcdtrunc. bcdus.	v3.0			499 497	Decimal Truncate VX-form
000100 1/101 000001	<u> </u>	XX			bcdus.	v3.0 v3.0			500	Decimal Unsigned Shift VX-form Decimal Unsigned Truncate VX-form
010011 /// 00000 10000.	i	XXXX			bclr[l]	P1		СТ	42	Branch Conditional to Link Register XL-form
010011 /// 10001 10000.	i	XXXX			bctar[l]	v2.07		0.	43	Branch Conditional to Branch Target Address Register
	'									XL-form Bit Permute Doubleword X-form
011111 00111 11100/ 011111 //// 00101 11011/		XX			bpermd brd	v2.06 v3.1			105 119	Byte-Reverse Doubleword X-form
011111 //// 00101 11011/		XX			brh	v3.1			119	Byte-Reverse Doubleword X-form Byte-Reverse Halfword X-form
011111 //// 00100 11011/		XXXX			brw	v3.1			119	Byte-Reverse Word X-form
011111 //// 01001 11010/	Ė	XXXX			cbcdtd	v2.06			117	Convert Binary Coded Decimal To Declets X-form
011111 //// 01000 11010/	Ť	ХХХХ			cdtbcd	v2.06			117	Convert Declets To Binary Coded Decimal X-form
011111 00110 11100/	1	ХХ			cfuged	v3.1			106	Centrifuge Doubleword X-form
011111 //// //// //// 01101 01110/	Τ	Х	BHRB		clrbhrb	v2.07				Clear BHRB X-form
011111/ 00000 00000/	I	XXXX			cmp	P1			93	Compare X-form
011111 01111 11100/	-	XXXX			cmpb	v2.05			102	Compare Bytes X-form
011111// 00111 00000/		XXXX			cmpeqb	v3.0			95	Compare Equal Byte X-form
001011/	-	XXXX			cmpi	P1			93	Compare Immediate D-form
011111/ 00001 00000/		XXXX			cmpl	P1			93	Compare Logical X-form
001010/	- 1	XXXX			cmpli	P1			93	Compare Logical Immediate D-form
011111/ 00110 00000/	- 1	XXXX			cmprb	v3.0			94	Compare Ranged Byte X-form
011111 //// 00001 11010.	Ι	ХХ			cntlzd[.]	PPC		SR	104	Count Leading Zeros Doubleword X-form
011111 00001 11011/	I	ХХ			cntlzdm	v3.1			105	Count Leading Zeros Doubleword under bit Mask X-form
011111 //// 00000 11010.	ı	XXXX			cntlzw[.]	P1		SR	102	Count Leading Zeros Word X-form
011111 //// 10001 11010.	Ι	ХХ			cnttzd[.]	v3.0			104	Count Trailing Zeros Doubleword X-form
011111 10001 11011/	Ι	ХХ			cnttzdm	v3.1			105	Count Trailing Zeros Doubleword under bit Mask X-form
011111 //// 10000 11010.	ı	XXXX			cnttzw[.]	v3.0			102	Count Trailing Zeros Word X-form
011111 /// 11000 00110/	Ш	Х			сору	v3.0			1078	Copy X-form
011111 //// //// //// 11010 00110/	Ш	Х			cpabort	v3.0				Copy-Paste Abort X-form
010011 01000 00001/		ХХХХ			crand	P1			44	Condition Register AND XL-form
010011 00100 00001/		XXXX			crandc	P1			45	Condition Register AND with Complement XL-form
010011 01001 00001/	!	XXXX			creqv	P1			45	Condition Register Equivalent XL-form
010011 00111 00001/		XXXX			crnand	P1			44	Condition Register NAND XL-form
010011 00001 00001/		XXXX			crnor	P1			45	Condition Register NOR XL-form
010011 01110 00001/		XXXX			cror	P1 P1			44	Condition Register OR XL-form
010011 01101 00001/	-				crorc				45	Condition Register OR with Complement XL-form
010011 00110 00001/ 111011 00000 00010	1	X	DFP		crxor dadd[.]	P1 v2.05			44 210	Condition Register XOR XL-form DFP Add X-form
111111 00000 00010.		Х	DFP		daddq[.]	v2.05				DFP Add Quad X-form
011111 ///. //// 10111 10011/	<u> </u>	Х	ווע		darn	v2.03			86	Deliver A Random Number X-form
011111 /// 00010 10110/	İ	Х			dcbf	PPC			1074	Data Cache Block Flush X-form
011111 //// 00001 10110/		Х			dcbst	PPC			_	Data Cache Block Store X-form
011111 01000 10110/	П	Х			dcbt	PPC				Data Cache Block Touch X-form
011111 00111 10110/	П	Х			dcbtst	PPC				Data Cache Block Touch for Store X-form
011111 //// 11111 10110/		Х			dcbz	P1				Data Cache Block set to Zero X-form
111011 //// 11001 00010.	Ι	Х	DFP		dcffix[.]	v2.06				DFP Convert From Fixed X-form
111111 //// 11001 00010.	Ι	Х	DFP		dcffixq[.]	v2.05				DFP Convert From Fixed Quad X-form
111111 00000 11111 00010/		Х	DFP		dcffixqq	v3.1				DFP Convert From Fixed Quadword Quad X-form
111011// 00100 00010/	Ι	Х	DFP		dcmpo	v2.05			216	DFP Compare Ordered X-form
111111// 00100 00010/		Х	DFP		dcmpoq	v2.05			216	DFP Compare Ordered Quad X-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 2 of 30)

				4						
			٧3	Always Optional Category ⁴						
		~	o	ğ						
		Compliancy Subsets ²	Linux Optional Category ³	ate						
		Se	Sat	၁						
		ä) [nal						
		8	ű	.9						
		l C	oţic	ď	. <u>ಲ</u>		ဖ	₂ d		
		<u>ia</u>	ŏ	s (on	นู	ge	De		
	쏫	l d	×	ay	l E	Sio	/ile	ge	<u>e</u>	
Instruction ¹	Book	Ö	Ŀ.	3	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Nama
	-	V	DFP	1		v2.05	4	_		Name DFP Compare Unordered X-form
111011// 10100 00010/	!	N			dcmpu				215	
111111// 10100 00010/	!	Х	DFP		dcmpuq	v2.05			215	DFP Compare Unordered Quad X-form
111011 //// 01000 00010.	!	Х	DFP		dctdp[.]	v2.05			233	DFP Convert To DFP Long X-form
111011 //// 01001 00010.	!	Х	DFP		dctfix[.]	v2.05			237	DFP Convert To Fixed X-form
111111 //// 01001 00010.	<u> </u>	Х	DFP		dctfixq[.]	v2.05			237	DFP Convert To Fixed Quad X-form
111111 00001 11111 00010/	<u> </u>	Х	DFP		dctfixqq	v3.1			237	DFP Convert To Fixed Quadword Quad X-form
111111 //// 01000 00010.	<u> </u>	Х	DFP		dctqpq[.]	v2.05			233	DFP Convert To DFP Extended X-form
111011 01010 00010.		Х	DFP		ddedpd[.]	v2.05			239	DFP Decode DPD To BCD X-form
111111 01010 00010.	<u> </u>	Х	DFP		ddedpdq[.]	v2.05			239	DFP Decode DPD To BCD Quad X-form
111011 10001 00010.	1	Х	DFP		ddiv[.]	v2.05			213	DFP Divide X-form
111111 10001 00010.		Х	DFP	<u> </u>	ddivq[.]	v2.05			213	DFP Divide Quad X-form
111011 1/// 11010 00010.	П	Х	DFP		denbcd[.]	v2.05			239	DFP Encode BCD To DPD X-form
111111 11010 00010.	ı	Х	DFP		denbcdq[.]	v2.05			239	DFP Encode BCD To DPD Quad X-form
111011 11011 00010.	I	Х	DFP		diex[.]	v2.05			240	DFP Insert Biased Exponent X-form
111111 11011 00010.	-	Х	DFP		diexq[.]	v2.05			240	DFP Insert Biased Exponent Quad X-form
011111 01111 01001.	- 1	ХХ			divd[.]	PPC		SR	89	Divide Doubleword XO-form
011111 01101 01001.	ı	ХХ			divde[.]	v2.06		SR	90	Divide Doubleword Extended XO-form
011111 11101 01001.	I	ХХ			divdeo[.]	v2.06		SR	90	Divide Doubleword Extended & record OV XO-form
011111 01100 01001.	-	ХХ			divdeu[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned XO-form
011111 11100 01001.	ı	ХХ			divdeuo[.]	v2.06		SR	90	Divide Doubleword Extended Unsigned & record OV
	'				• • •				90	XO-form
011111 11111 01001.	ı	ХХ			divdo[.]	PPC		SR	89	Divide Doubleword & record OV XO-form
011111 01110 01001.	- 1	ХХ			divdu[.]	PPC		SR	89	Divide Doubleword Unsigned XO-form
011111 11110 01001.	- 1	ХХ			divduo[.]	PPC		SR	89	Divide Doubleword Unsigned & record OV XO-form
011111 01111 01011.	- 1	XXXX			divw[.]	PPC		SR	82	Divide Word XO-form
011111 01101 01011.	-	XXXX			divwe[.]	v2.06		SR	83	Divide Word Extended XO-form
011111 11101 01011.	I	ХХ			divweo[.]	v2.06		SR	83	Divide Word Extended & record OV XO-form
011111 01100 01011.	ı	XXXX			divweu[.]	v2.06		SR	83	Divide Word Extended Unsigned XO-form
011111 11100 01011.	I	ХХ			divweuo[.]	v2.06		SR	83	Divide Word Extended Unsigned & record OV XO-form
011111 11111 01011.		ХХ			divwo[.]	PPC		SR	82	Divide Word & record OV XO-form
011111 01110 01011.	Π	XXXX			divwu[.]	PPC		SR	82	Divide Word Unsigned XO-form
011111 11110 01011.	I	ХХ			divwuo[.]	PPC		SR	82	Divide Word Unsigned & record OV XO-form
111011 00001 00010.	ı	Х	DFP		dmul[.]	v2.05			212	DFP Multiply X-form
111111 00001 00010.	I	Х	DFP		dmulq[.]	v2.05			212	DFP Multiply Quad X-form
111011	I	Х	DFP		dqua[.]	v2.05				DFP Quantize Z23-form
111011 010 00011.	1	Х	DFP		dquai[.]	v2.05				DFP Quantize Immediate Z23-form
111111 010 00011.	-	Х	DFP		dquaiq[.]	v2.05			221	DFP Quantize Immediate Quad Z23-form
111111	Ι	Х	DFP		dquaq[.]	v2.05			223	DFP Quantize Quad Z23-form
111111 //// 11000 00010.	Ι	Х	DFP		drdpq[.]	v2.05			234	DFP Round To DFP Long X-form
111011 ////111 00011.	Ι	Х	DFP		drintn[.]	v2.05			230	DFP Round To FP Integer Without Inexact Z23-form
	, .	v	DFP						230	DFP Round To FP Integer Without Inexact Quad
111111 ////111 00011.	I	X	רזע	L	drintnq[.]	v2.05	<u></u>		230	Z23-form
111011 ///011 00011.	Π	Х	DFP		drintx[.]	v2.05			228	DFP Round To FP Integer With Inexact Z23-form
111111 ////011 00011.	Π	Х	DFP		drintxq[.]	v2.05			228	DFP Round To FP Integer With Inexact Quad Z23-form
111011001 00011.	Π	Х	DFP		drrnd[.]	v2.05			225	DFP Reround Z23-form
111111001 00011.	I	Х	DFP		drrndq[.]	v2.05			225	DFP Reround Quad Z23-form
111011 //// 11000 00010.	1	Х	DFP		drsp[.]	v2.05			234	DFP Round To DFP Short X-form
1110110010 00010.	Ι	Х	DFP		dscli[.]	v2.05			242	DFP Shift Significand Left Immediate Z22-form
1111110010 00010.	Ι	Х	DFP		dscliq[.]	v2.05				DFP Shift Significand Left Immediate Quad Z22-form
1110110011 00010.	Т	Х	DFP		dscri[.]	v2.05			242	DFP Shift Significand Right Immediate Z22-form
1111110011 00010.	Ι	Х	DFP		dscriq[.]	v2.05			242	DFP Shift Significand Right Immediate Quad Z22-form
111011 10000 00010.	Т	Х	DFP		dsub[.]	v2.05				DFP Subtract X-form
	<u>'</u>	1		l	[-]		1			

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 3 of 30)

Instruction ¹	- Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name PSD School Out V form
111111 10000 00010. 111011//0110 00010/		X	DFP DFP		dsubq[.]	v2.05 v2.05			210 217	DFP Subtract Quad X-form DFP Test Data Class Z22-form
111111//0110 00010/	-	N	DFP		dtstdc dtstdcq	v2.05			217	DFP Test Data Class Quad Z22-form
111011//0111 00010/	H	х	DFP		dtstdg	v2.05			217	DFP Test Data Group Z22-form
111111//0111 00010/	İ	Х	DFP		dtstdgg	v2.05			217	DFP Test Data Group Quad Z22-form
111011// 00101 00010/	Τ	Х	DFP		dtstex	v2.05			218	DFP Test Exponent X-form
111111// 00101 00010/	Ι	Х	DFP		dtstexq	v2.05			218	DFP Test Exponent Quad X-form
111011// 10101 00010/	I	Х	DFP		dtstsf	v2.05			219	DFP Test Significance X-form
111011// 10101 00011/	Ī	Х	DFP		dtstsfi	v3.0			220	DFP Test Significance Immediate X-form
111111 // 10101 00011/		Х	DFP		dtstsfiq	v3.0			220	DFP Test Significance Immediate Quad X-form
111111// 10101 00010/		Х	DFP		dtstsfq	v2.05			219	DFP Test Significance Quad X-form
111011 //// 01011 00010.	<u> </u>	Х	DFP		dxex[.]	v2.05			240	DFP Extract Biased Exponent X-form
111111 //// 01011 00010. 011111 //// //// //// 11010 10110/	1	X	DFP		dxexq[.]	v2.05 PPC			240 1098	DFP Extract Biased Exponent Quad X-form Enforce In-order Execution of I/O X-form
011111 //// //// //// 11010 10110/	-	ХХХХ			eieio	PPC P1		SR	1098	Equivalent X-form
011111 //// 11101 11010.	-	XXXX			eqv[.] extsb[.]	PPC		SR	101	Extend Sign Byte X-form
011111 //// 11100 11010.	÷	XXXX			extsh[.]	P1		SR	102	Extend Sign Byte X form
011111 //// 11110 11010.	Ė	ХХ			extsw[.]	PPC		SR	104	Extend Sign Word X-form
011111 11011 1101	Ī	ХХ			extswsli[.]	v3.0			116	Extend Sign Word and Shift Left Immediate XS-form
111111 //// 01000 01000.	Ι	. XXX			fabs[.]	P1			165	Floating Absolute Value X-form
111111 //// 10101.	-	. ХХХ			fadd[.]	P1			167	Floating Add A-form
111011 ///// 10101.		. XXX			fadds[.]	PPC			167	Floating Add Single A-form
111111 ///// 11010 01110.	I	. ХХХ			fcfid[.]	PPC			178	Floating Convert with round Signed Doubleword to Double-Precision format X-form
111011 ///// 11010 01110.	I	. ХХХ			fcfids[.]	v2.06			179	Floating Convert with round Signed Doubleword to Single-Precision format X-form
111111 ///// 11110 01110.	I	. ХХХ			fcfidu[.]	v2.06			179	Floating Convert with round Unsigned Doubleword to Double-Precision format X-form
111011 ///// 11110 01110.	I	. XXX			fcfidus[.]	v2.06			180	Floating Convert with round Unsigned Doubleword to Single-Precision format X-form
111111// 00001 00000/	Ī	. ХХХ			fcmpo	P1			183	Floating Compare Ordered X-form
111111 // 00000 00000/		. ХХХ			fcmpu	P1			183	Floating Compare Unordered X-form
111111 00000 01000.		. ХХХ			fcpsgn[.]	v2.05			165	Floating Copy Sign X-form
111111 ///// 11001 01110.	I	. XXX			fctid[.]	PPC			174	Floating Convert with round Double-Precision To Signed Doubleword format X-form
111111 ///// 11101 01110.	I	. XXX			fctidu[.]	v2.06			175	Floating Convert with round Double-Precision To Unsigned Doubleword format X-form
111111 ///// 11101 01111.	I	. XXX			fctiduz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Doubleword format X-form
111111 ///// 11001 01111.	I	. XXX			fctidz[.]	PPC			175	Floating Convert with truncate Double-Precision To Signed Doubleword format X-form
111111 ///// 00000 01110.	I	. XXX			fctiw[.]	P2			176	Floating Convert with round Double-Precision To Signed Word format X-form
111111 ///// 00100 01110.	I	. XXX			fctiwu[.]	v2.06			177	Floating Convert with round Double-Precision To Unsigned Word format X-form
111111 ///// 00100 01111.	I	. XXX			fctiwuz[.]	v2.06			176	Floating Convert with truncate Double-Precision To Unsigned Word format X-form
111111 ///// 00000 01111.	I	. XXX			fctiwz[.]	P2			177	Floating Convert with truncate Double-Precision To Signed Word format X-form
111111 //// 10010.		. XXX			fdiv[.]	P1			168	Floating Divide A-form
111011 //// 10010.		. XXX			fdivs[.]	PPC			168	Floating Divide Single A-form
111111 11101.		. XXX			fmadd[.]	P1			172	Floating Multiply-Add A-form
111011 11101. 111111 //// 00010 01000.		. XXX			fmadds[.]	PPC P1			172 165	Floating Multiply-Add Single A-form Floating Move Register X-form
111111 //// 00010 01000.	ı	۰ ۸۸۸			fmr[.]	r i			100	Floating Wove Register A-101111

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 4 of 30)

					r	I		1		
			6	y4						
			Linux Optional Category ³	Always Optional Category ⁴						
		Compliancy Subsets ²	eg C	ate						
		se	ğ	Ö						
		3nk	a a	na						
		<u>ج</u>	Ö	ţi				_		
		anc	pti	Q	nic	rc C	မမ	eb		
	J	pli	Ö	ys	Ω.	, uo	eg	Q e	_	
	Book	mo	ũ	Ma	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹	ă		ij	۱			Pı	W		Name
111111 11110 00110/		. ХХХ			fmrgew	v2.07			166	Floating Merge Even Word X-form
111111 11010 00110/	<u> </u>	. XXX			fmrgow	v2.07			166	Floating Merge Odd Word X-form
111111 11100.	<u> </u>	. XXX			fmsub[.]	P1			172	Floating Multiply-Subtract A-form
111011 11100. 111111 11001.	<u> </u>	. XXX			fmsubs[.] fmul[.]	PPC P1			172 168	Floating Multiply-Subtract Single A-form Floating Multiply A-form
111011 //// 11001.	<u> </u>	. XXX			fmuls[.]	PPC			168	Floating Multiply Single A-form
111111 //// 00100 01000.	÷	. XXX			fnabs[.]	P1			165	Floating Negative Absolute Value X-form
111111 //// 00001 01000.	÷	. XXX			fneg[.]	P1			165	Floating Negate X-form
111111 11111.	Ť	. XXX			fnmadd[.]	P1			173	Floating Negative Multiply-Add A-form
111011 11111.	Ť	. XXX			fnmadds[.]	PPC			173	Floating Negative Multiply-Add Single A-form
111111 11110.	1	. XXX			fnmsub[.]	P1				Floating Negative Multiply-Subtract A-form
111011	ı	. ХХХ			fnmsubs[.]	PPC			173	Floating Negative Multiply-Subtract Single A-form
111111 //// //// 11000.		. XXX			fre[.]	v2.02			169	Floating Reciprocal Estimate A-form
111011 //// //// 11000.		. XXX			fres[.]	PPC			169	Floating Reciprocal Estimate Single A-form
111111 ///// 01111 01000.		. XXX			frim[.]	v2.02			182	Floating Round to Integer Minus X-form
111111 //// 01100 01000.		. XXX			frin[.]	v2.02			182	Floating Round to Integer Nearest X-form
111111 //// 01110 01000.		. ХХХ			frip[.]	v2.02				Floating Round to Integer Plus X-form
111111 //// 01101 01000.		. ХХХ			friz[.]	v2.02				Floating Round to Integer Toward Zero X-form
111111 //// 00000 01100.	<u> </u>	. XXX			frsp[.]	P1				Floating Round to Single-Precision X-form
111111 //// //// 11010.	<u> </u>	. XXX			frsqrte[.]	PPC				Floating Reciprocal Square Root Estimate A-form
111011 //// //// 11010.	<u> </u>	. XXX			frsqrtes[.]	v2.02			170	Floating Reciprocal Square Root Estimate Single A-form
111111 10111. 111111 //// //// 10110.	<u> </u>	. XXX			fsel[.]	PPC P2			184	Floating Select A-form
111011 //// //// 10110.	<u> </u>	. XXX			fsqrt[.]	PPC			169 169	Floating Square Root A-form Floating Square Root Single A-form
111111 //// 10100.	+	. XXX			fsqrts[.] fsub[.]	P1			167	Floating Subtract A-form
111011 //// 10100.	<u> </u>	. XXX			fsubs[.]	PPC			_	Floating Subtract Single A-form
111111// 00100 00000/	÷	. XXX			ftdiv	v2.06				Floating Test for software Divide X-form
111111// //// 00101 00000/	Ť	. XXX			ftsgrt	v2.06			171	Floating Test for software Square Root X-form
011111 10111 10010.	-				hashchk	v3.1B			121	Hash Check X-form
011111 10101 10010.	Ш				hashchkp	v3.1B	Р		1175	Hash Check Privileged X-form
011111 10110 10010.					hashst	v3.1B			121	Hash Store X-form
	Ш				hashstp	v3.1B	Р			Hash Store Privileged X-form
010011 //// //// //// 01000 10010/		Х			hrfid	v2.02	HV			Return From Interrupt Doubleword Hypervisor XL-form
011111 //// 11110 10110/		Х			icbi	PPC				Instruction Cache Block Invalidate X-form
	11	Х			icbt	v2.07				Instruction Cache Block Touch X-form
011111 01111/	<u> </u>	Х			isel	v2.03				Integer Select A-form
	11	Х			isync	P1				Instruction Synchronize XL-form
011111 00001 10100.	11	X			Ibarx	v2.06				Load Byte And Reserve Indexed X-form
100010 11010 10101/	111	XXXX			lbz lbzcix	P1 v2.05	HV		52 1174	Load Byte and Zero D-form Load Byte & Zero Caching Inhibited Indexed X-form
	111	XXXX			lbzu	V2.05	П۷		52	Load Byte and Zero with Update D-form
011111 00011 10111/	<u> </u>	XXXX			lbzux	P1			52	Load Byte and Zero with Update Indexed X-form
011111 00010 10111/	÷	XXXX			lbzx	P1			52	Load Byte and Zero Indexed X-form
111010 00	Ť	XX			ld	PPC			57	Load Doubleword DS-form
011111 00010 10100/	İl	ХХ			Idarx	PPC			1092	Load Doubleword And Reserve Indexed X-form
011111 10011 00110/	П	Х	AMO		ldat	v3.0				Load Doubleword ATomic X-form
011111 10000 10100/	ı	ХХ			ldbrx	v2.06			69	Load Doubleword Byte-Reverse Indexed X-form
011111 11011 10101/	Ш	Х			Idcix	v2.05	HV		1174	Load Doubleword Caching Inhibited Indexed X-form
111010 01		ХХ			ldu	PPC			57	Load Doubleword with Update DS-form
011111 00001 10101/	Ī	ХХ			ldux	PPC			57	Load Doubleword with Update Indexed X-form
011111 00000 10101/		ХХ			ldx	PPC			57	Load Doubleword Indexed X-form
110010		. ХХХ			lfd	P1			156	Load Floating-Point Double D-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 5 of 30)

		Subsets ²	Linux Optional Category ³	Always Optional Category ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optio	Always Opti	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111001 00		Х			lfdp	v2.05			163	Load Floating-Point Double Pair DS-form
011111 11000 10111/	<u> </u>	Х			lfdpx	v2.05			163	Load Floating-Point Double Pair Indexed X-form
110011	Ļ.	. XXX			lfdu	P1			156	Load Floating-Point Double with Update D-form
011111 10011 10111/ 011111 10010 10111/	H	. XXX . XXX			lfdux lfdx	P1 P1			156 156	Load Floating-Point Double with Update Indexed X-form
	<u> </u>									Load Floating-Point Double Indexed X-form Load Floating-Point as Integer Word Algebraic Indexed
011111 11010 10111/		. ХХХ			lfiwax	v2.05			157	X-form
011111 11011 10111/		. ХХХ			lfiwzx	v2.06			157	Load Floating-Point as Integer Word & Zero Indexed X-form
110000	<u> </u>	. XXX			lfs	P1			154	Load Floating-Point Single D-form
110001	ب ا	. XXX			lfsu	P1				Load Floating-Point Single with Update D-form
011111 10001 10111/	H	. XXX			Ifsux	P1			155	Load Floating-Point Single with Update Indexed X-form
011111 10000 10111/ 101010	⊬	. XXXX XXXXX			lfsx lha	P1 P1			154 54	Load Floating-Point Single Indexed X-form Load Halfword Algebraic D-form
011111 00011 10100.	 	ΛΛΛΛ			lharx	v2.06			1088	Load Halfword And Reserve Indexed Xform
101011	H	XXXX			Ihau	P1			54	Load Halfword Algebraic with Update D-form
011111 01011 10111/	H	XXXX			Ihaux	P1			54	Load Halfword Algebraic with Update Indexed X-form
011111 01010 10111/	Ė	XXXX			lhax	P1			54	Load Halfword Algebraic Indexed X-form
011111 11000 10110/	Ė	Х			Ihbrx	P1			67	Load Halfword Byte-Reverse Indexed X-form
101000	I	ХХХХ			lhz	P1			53	Load Halfword and Zero D-form
011111 11001 10101/	Ш	Х			Ihzcix	v2.05	HV		1174	Load Halfword & Zero Caching Inhibited Indexed X-form
101001	-	XXXX			lhzu	P1			53	Load Halfword and Zero with Update D-form
011111 01001 10111/	I	XXXX			lhzux	P1			53	Load Halfword and Zero with Update Indexed X-form
011111 01000 10111/		XXXX			lhzx	P1			53	Load Halfword and Zero Indexed X-form
101110		Х			lmw	P1			70	Load Multiple Word D-form
111000	<u> </u>	ХХ			lq	v2.03			65	Load Quadword DQ-form
011111 01000 10100.	<u> </u>	ХХ			lqarx	v2.07				Load Quadword And Reserve Indexed X-form
011111 10010 10101/	H.	Х			Iswi	P1			72	Load String Word Immediate X-form
011111 10000 10101/	⊬	X			Iswx	P1 v2.03			72 273	Load String Word Indexed X-form
011111 00000 00111/ 011111 00001 00111/	H	XX			lvebx lvehx	v2.03			274	Load Vector Element Byte Indexed X-form Load Vector Element Halfword Indexed X-form
011111 00001 00111/	∺	XX			lvewx	v2.03			275	Load Vector Element Word Indexed X-form
011111 00000 00110/	H	XX			Ivsl	v2.03			282	Load Vector Crement Word Indexed X-form
011111 00001 00110/	Ė	XX			lvsr	v2.03				Load Vector for Shift Right Indexed X-form
011111 00011 00111/	İ	ХХ			lvx	v2.03				Load Vector Indexed X-form
011111 01011 00111/	I	ХХ			lvxl	v2.03			276	Load Vector Indexed Last X-form
111010 10	I	ХХ			lwa	PPC			56	Load Word Algebraic DS-form
011111 00000 10100/	П	ХХ			lwarx	PPC			1088	Load Word & Reserve Indexed X-form
011111 10010 00110/	Ш	Х	AMO		lwat	v3.0			1083	Load Word ATomic X-form
011111 01011 10101/		ХХ			lwaux	PPC			56	Load Word Algebraic with Update Indexed X-form
011111 01010 10101/	I	ХХ			lwax	PPC				Load Word Algebraic Indexed X-form
011111 10000 10110/	1	ХХХХ			lwbrx	P1			68	Load Word Byte-Reverse Indexed X-form
100000		XXXX			lwz	P1	157		55	Load Word and Zero D-form
011111 11000 10101/	111	X			lwzcix	v2.05	HV			Load Word & Zero Caching Inhibited Indexed X-form
100001 00001 10111/	H-	XXXX			lwzu	P1			55	Load Word and Zero with Update D-form
011111 00001 10111/		XXXX			lwzux lwzx	P1 P1			55 55	Load Word and Zero with Update Indexed X-form Load Word and Zero Indexed X-form
011111 00000 10111/	+	XX			lxsd	v3.0			618	Load VSX Scalar Doubleword DS-form
111001 011111 10010 01100.	<u> </u>	XX			lxsdx	v3.0 v2.06			619	Load VSX Scalar Doubleword DS-101111 Load VSX Scalar Doubleword Indexed X-form
011111 11000 01101.	+	XX			lxsibzx	v2.06			620	Load VSX Scalar as Integer Byte & Zero Indexed X-form
	<u>'</u>									Load VSX Scalar as Integer Halfword & Zero Indexed X-101111
011111 11001 01101.		ХХ			lxsihzx	v3.0			620	X-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 6 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name Load VSX Scalar as Integer Word Algebraic Indexed
011111 00010 01100.	I	ХХ			Ixsiwax	v2.07			621	X-form
011111 00000 01100.	I	ХХ			lxsiwzx	v2.07			622	Load VSX Scalar as Integer Word & Zero Indexed X-form
111001 11	I	ХХ			lxssp	v3.0			623	Load VSX Scalar Single-Precision DS-form
011111 10000 01100.	I	XX			lxsspx	v2.07			624	Load VSX Scalar Single-Precision Indexed X-form
111101001		ХХ			lxv	v3.0			625	Load VSX Vector DQ-form
011111 11011 01100.		ХХ			lxvb16x	v3.0			626	Load VSX Vector Byte*16 Indexed X-form
011111 11010 01100.	1	ХХ			lxvd2x	v2.06			627	Load VSX Vector Doubleword*2 Indexed X-form
011111 01010 01100.		XX			lxvdsx	v2.06			641	Load VSX Vector Doubleword & Splat Indexed X-form
011111 11001 01100.		ХХ			lxvh8x	v3.0			642	Load VSX Vector Halfword*8 Indexed X-form
111100 11111 01011 01000.	<u> </u>	ХХ			lxvkq	v3.1			628	Load VSX Vector Special Value Quadword X-form
011111 01000 01101.	<u> </u>	ХХ			lxvl	v3.0			629	Load VSX Vector with Length X-form
011111 01001 01101.		ХХ			lxvII	v3.0			631	Load VSX Vector with Length Left-justified X-form
000110	!	ХХ			lxvp	v3.1			633	Load VSX Vector Paired DQ-form
011111 01010 01101/		XX			lxvpx	v3.1			634	Load VSX Vector Paired Indexed X-form
011111 00000 01101.	ı	ХХ			lxvrbx	v3.1			635	Load VSX Vector Rightmost Byte Indexed X-form
011111 00011 01101.	I	XX			lxvrdx	v3.1			636	Load VSX Vector Rightmost Doubleword Indexed X-form
011111 00001 01101.	П	ХХ			lxvrhx	v3.1			637	Load VSX Vector Rightmost Halfword Indexed X-form
011111 00010 01101.	Ť	XX			lxvrwx	v3.1			638	Load VSX Vector Rightmost Word Indexed X-form
011111 11000 01100.	i	XX			lxvw4x	v2.06			643	Load VSX Vector Word*4 Indexed X-form
011111 01011 01100.	ı	XX			lxvwsx	v3.0			644	Load VSX Vector Word & Splat Indexed X-form
011111 0100/ 01100.	I	XX			lxvx	v3.0			639	Load VSX Vector Indexed X-form
000100	I	ХХ			maddhd	v3.0			87	Multiply-Add High Doubleword VA-form
000100	I	XX			maddhdu	v3.0			88	Multiply-Add High Doubleword Unsigned VA-form
000100	I	XX			maddld	v3.0			88	Multiply-Add Low Doubleword VA-form
010011//// //// 00000 00000/	I	XXXX			mcrf	P1			46	Move Condition Register Field XL-form
111111//// //// 00010 00000/	I	. XXX			mcrfs	P1			188	Move to Condition Register from FPSCR X-form
011111// //// //// 10010 00000/	-	XXXX			mcrxrx	v3.0			130	Move to CR from XER Extended X-form
011111 01001 01110/	I	Х	BHRB		mfbhrbe	v2.07				Move From BHRB XFX-form
011111 0//// //// 00000 10011/	I	XXXX			mfcr	P1			131	Move From Condition Register XFX-form
111111 00000 //// 10010 00111.		. ХХХ			mffs[.]	P1			186	Move From FPSCR X-form
111111 10100 10010 00111/	1	. XXX			mffscdrn	v3.0B			186	Move From FPSCR Control & Set DRN X-form
111111 10101 // 10010 00111/	I	. XXX			mffscdrni	v3.0B			187	Move From FPSCR Control & Set DRN Immediate X-form
111111 00001 //// 10010 00111/		. ХХХ			mffsce	v3.0B			186	Move From FPSCR & Clear Enables X-form
111111 10110 10010 00111/		. ХХХ			mffscrn	v3.0B			187	Move From FPSCR Control & Set RN X-form
111111 10111 /// 10010 00111/		. ХХХ			mffscrni	v3.0B			187	Move From FPSCR Control & Set RN Immediate X-form
111111 11000 //// 10010 00111/		. ХХХ			mffsl	v3.0B			187	Move From FPSCR Lightweight X-form
011111 //// //// 00010 10011/	Ш	XXXX			mfmsr	P1	Р		1187	Move From MSR X-form
011111 1 / 00000 10011/		XXXX			mfocrf	v2.01			131	Move From One Condition Register Field XFX-form
011111 01010 10011/	111	XXXX			mfspr	P1	0		129 1184	Move From Special Purpose Register XFX-form
011111 01011 10011/	Ш	ХХХХ			mftb	PPC				Move From Time Base XFX-form
000100 //// //// 11000 000100	<u> </u>	XX			mfvscr	v2.03			501	Move From Vector Status and Control Register VX-form
011111 //// 00001 10011.		XX			mfvsrd	v2.07			123	Move From VSR Doubleword X-form
011111 //// 01001 10011.	1	ХХ			mfvsrld	v3.0			123	Move From VSR Lower Doubleword X-form
011111 //// 00011 10011.	1	ХХ			mfvsrwz	v2.07			124	Move From VSR Word and Zero X-form
011111 11000 01001/		XX			modsd	v3.0			91	Modulo Signed Doubleword X-form
011111 11000 01011/	1	XXXX			modsw	v3.0			85	Modulo Signed Word X-form
011111 01000 01001/		XX			modulu	v3.0			91	Modulo Unsigned Doubleword X-form
011111 01000 01011/		XXXX			moduw	v3.0]	85	Modulo Unsigned Word X-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 7 of 30)

		1							1	
			٤٠	ry ⁴						
		2	Linux Optional Category ³	Always Optional Category ⁴						
		Compliancy Subsets ²	ateç	Sate						
		sqn	င်း	ıal (
		Sı	na	ion						
		nc)	ptic	Opt	į		96	₂ dé		
		olia	Ō	ys (nor	on ^ę	ege	۵		
	Book	luc	nu)	wa	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹		ŭ	ij	₹				Ž		Name
011111 //// //// 00111 01110/	111	Х			msgclr	v2.07	HV P			Message Clear X-form
011111 //// //// 00101 01110/ 011111 //// //// 00011 01110/	111	X			msgclrp msgclru	v2.07 v3.0C	UV		1351 1348	Message Clear Privileged X-form Ultravisor Message Clear X-form
011111 //// //// 00110 01110/	111	Х			msgsnd	v2.07	HV			Message Send X-form
011111 //// //// 00100 01110/	Ш	Х			msgsndp	v2.07	Р			Message Send Privileged X-form
011111 //// //// 00010 01110/	Ш	?X			msgsndu	v3.0C	UV			Ultravisor Message SendX-form
011111 //// //// 11011 10110/	Ш	Х			msgsync	v3.0	HV			Message Synchronize X-form
011111 0/ 00100 10000/ 111111 //// //// 00010 00110.	I	XXXX . XXX			mtcrf	P1 P1			130 189	Move To Condition Register Fields XFX-form
111111 //// //// 00010 00110.	1	. XXX			mtfsb0[.] mtfsb1[.]	P1 P1			189	Move To FPSCR Bit 0 X-form Move To FPSCR Bit 1 X-form
111111 10110 00111.	-	. XXX			mtfsf[.]	P1			188	Move To FPSCR Fields XFL-form
111111// //// 00100 00110.	ı	. ХХХ			mtfsfi[.]	P1			188	Move To FPSCR Field Immediate X-form
011111 ////. //// 00100 10010/	Ш	XXXX			mtmsr	P1	Р		1185	Move To MSR X-form
011111 ////. //// 00101 10010/	Ш	Х			mtmsrd	PPC	Р		1186	Move To MSR Doubleword X-form
011111 1 / 00100 10000/	1	XXXX			mtocrf	v2.01			130	Move To One Condition Register Field XFX-form
011111 01110 10011/	-	XXXX			mtspr	P1	0		127 1182	Move To Special Purpose Register XFX-form
000100 //// //// 11001 000100	-	ХХ			mtvscr	v2.03			501	Move To Vector Status and Control Register VX-form
000100 10000 11001 000010	-	ХХ			mtvsrbm	v3.1			468	Move to VSR Byte Mask VX-form
000100 01010. 011111 //// 00101 10011.	1	XX			mtvsrbmi mtvsrd	v3.1 v2.07			470 124	Move To VSR Byte Mask Immediate DX-form Move To VSR Doubleword X-form
011111 01101 10011.	÷	XX			mtvsrdd	v2.07			124	Move To VSR Double Doubleword X-form
000100 10011 11001 000010	Ī	ХХ			mtvsrdm	v3.1			469	Move to VSR Doubleword Mask VX-form
000100 10001 11001 000010	ı	ХХ			mtvsrhm	v3.1			468	Move to VSR Halfword Mask VX-form
000100 10100 11001 000010	I	ХХ			mtvsrqm	v3.1			470	Move to VSR Quadword Mask VX-form
011111 //// 00110 10011.	-	ХХ			mtvsrwa	v2.07			125	Move To VSR Word Algebraic X-form
000100 10010 11001 000010 011111 //// 01100 10011.	-	XX			mtvsrwm mtvsrws	v3.1 v3.0			469 126	Move to VSR Word Mask VX-form Move To VSR Word & Splat X-form
011111 //// 00111 10011.	1	XX			mtvsrwz	v2.07			125	Move To VSR Word and Zero X-form
011111 /0010 01001.	Ť	XX			mulhd[.]	PPC		SR	87	Multiply High Doubleword XO-form
011111 /0000 01001.	ı	ХХ			mulhdu[.]	PPC		SR	87	Multiply High Doubleword Unsigned XO-form
011111 /0010 01011.	ı	XXXX			mulhw[.]	PPC		SR	81	Multiply High Word XO-form
011111 /0000 01011.	1	ХХХХ			mulhwu[.]	PPC		SR		Multiply High Word Unsigned XO-form
011111 00111 01001.	-	XX			mulld[.]	PPC		SR	87	Multiply Low Doubleword XO-form
011111 10111 01001. 000111	1	XX XXXX			mulldo[.] mulli	PPC P1		SR	87 81	Multiply Low Doubleword & record OV XO-form Multiply Low Immediate D-form
011111 00111 01011.	i	XXXX			mullw[.]	P1		SR	81	Multiply Low Word XO-form
011111 10111 01011.	Ī	ХХ			mullwo[.]	P1		SR	81	Multiply Low Word & record OV XO-form
011111 01110 11100.	ı	ХХХХ			nand[.]	P1		SR	100	NAND X-form
011111 //// 00011 01000.	-	XXXX			neg[.]	P1		SR	80	Negate XO-form
011111 //// 10011 01000.	1	ХХ			nego[.]	P1		SR	80	Negate & record OV XO-form
011111 00011 11100.	-	XXXX			nor[.]	P1 P1		SR SR	101 101	NOR X-form OR X-form
011111 01101 11100 011111 01100 11100	1	XXXX			or[.]	P1		SR	101	OR X-lorni OR with Complement X-form
011000	Ť	XXXX			ori	P1		OI (99	OR Immediate D-form
011001	ı	ХХХХ			oris	P1			100	OR Immediate Shifted D-form
000001 100// .//. 001110	I	ХХ			paddi	v3.1			76	Prefixed Add Immediate MLS:D-form
011111 /// 11100 00110.	П	ХХ			paste[.]	v3.0			1078	Paste X-form
011111 00100 11100/	1	ХХ			pdepd	v3.1			106	Parallel Bits Deposit Doubleword X-form
011111 00101 11100/	I	ХХ			pextd	v3.1			106	Parallel Bits Extract Doubleword X-form
000001 100// .// 100010	I	ХХ			plbz	v3.1			52	Prefixed Load Byte and Zero MLS:D-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 8 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 000// .// 111001	I	ХХ			pld	v3.1			57	Prefixed Load Doubleword 8LS:D-form
000001 100// .//	I	ХХ			plfd	v3.1			156	Prefixed Load Floating-Point Double MLS:D-form
000001 100// .//110000	I	ХХ			plfs	v3.1			154	Prefixed Load Floating-Point Single MLS:D-form
000001 100// .//	1	ХХ			plha	v3.1			54	Prefixed Load Halfword Algebraic MLS:D-form
000001 100// .// 101000	I	XX			plhz	v3.1			53	Prefixed Load Halfword and Zero MLS:D-form
000001 000// .//111000	I	ХХ			plq	v3.1			65	Prefixed Load Quadword 8LS:D-form
000001 000// .//	I	ХХ			plwa	v3.1			56	Prefixed Load Word Algebraic 8LS:D-form
000001 100// .//	I	ХХ			plwz	v3.1			55	Prefixed Load Word and Zero MLS:D-form
000001 000// .//	I	ХХ			plxsd	v3.1			618	Prefixed Load VSX Scalar Doubleword 8LS:D-form
000001 000// .//	ı	ХХ			plxssp	v3.1			623	Prefixed Load VSX Scalar Single-Precision 8LS:D-form
000001 000// .//	ı	ХХ			plxv	v3.1			625	Prefixed Load VSX Vector 8LS:D-form
000001 000// .//	I	ХХ			plxvp	v3.1			633	Prefixed Load VSX Vector Paired 8LS:D-form
000001 11100 1/////// /// 111011// 00110 011/	I		MMA	MMA	pmxvbf16ger2	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 11110 010/	I		MMA	MMA	pmxvbf16ger2nn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01110 010/	I		MMA	MMA	pmxvbf16ger2np	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 10110 010/	I		MMA	MMA	pmxvbf16ger2pn	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00110 010/	I		MMA	MMA	pmxvbf16ger2pp	v3.1			836	Prefixed Masked VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00010 011/	I		MMA	MMA	pmxvf16ger2	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 11010 010/	I		MMA	MMA	pmxvf16ger2nn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01010 010/	ı		MMA	MMA	pmxvf16ger2np	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 10010 010/	ı		MMA	MMA	pmxvf16ger2pn	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00010 010/	ı		MMA	MMA	pmxvf16ger2pp	v3.1			880	Prefixed Masked VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 00011 011/	I		MMA	MMA	pmxvf32ger	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 11011 010/	I		MMA	MMA	pmxvf32gernn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 9 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 11100 1//// ///// /// 111011// 01011 010/	_		MMA	MMA	pmxvf32gernp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 10011 010/	_		MMA	MMA	pmxvf32gerpn	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 00011 010/	_		MMA	MMA	pmxvf32gerpp	v3.1			884	Prefixed Masked VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 00111 011/	I		MMA	MMA	pmxvf64ger	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 11111 010/	I		MMA	MMA	pmxvf64gernn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// //// /// 111011// 01111 010/	_		MMA	MMA	pmxvf64gernp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 10111 010/	_		MMA	MMA	pmxvf64gerpn	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate MMIRR:XX3-form
000001 11100 1//// ///// /// 111011// 00111 010/	_		MMA	MMA	pmxvf64gerpp	v3.1			888	Prefixed Masked VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01001 011/	Ι		MMA	MMA	pmxvi16ger2	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) MMIRR:XX3-form
000001 11100 1/////// /// 111011// 01101 011/	_		MMA	MMA	pmxvi16ger2pp	v3.1			900	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00101 011/	I		MMA	MMA	pmxvi16ger2s	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation MMIRR:XX3-form
000001 11100 1/////// /// 111011// 00101 010/	_		MMA	MMA	pmxvi16ger2spp	v3.1			902	Prefixed Masked VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1//// 00100 011/	I		MMA	MMA	pmxvi4ger8	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) MMIRR:XX3-form
000001 11100 1//// 00100 010/	ı		MMA	MMA	pmxvi4ger8pp	v3.1			892	Prefixed Masked VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1///// /// 111011// 00000 011/	I		MMA	MMA	pmxvi8ger4	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) MMIRR:XX3-form
000001 11100 1///// /// 111011// 00000 010/	I		MMA	MMA	pmxvi8ger4pp	v3.1			895	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11100 1///// /// 111011// 01100 011/	I		MMA	MMA	pmxvi8ger4spp	v3.1			898	Prefixed Masked VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate MMIRR:XX3-form
000001 11000 000// ///// ///// /////	I	ХХ			pnop	v3.1			133	Prefixed Nop MRR:*-form
011111 //// 00011 11010/	I	XXXX			popentb	v2.02			103	Population Count Bytes X-form
011111 ///// 01111 11010/ 011111 ///// 01011 11010/	-	XX			popentd popentw	v2.06 v2.06			104	Population Count Doubleword X-form Population Count Words X-form
011111 //// 00101 11010/	<u> </u>	XX			prtyd	v2.06			103	Parity Doubleword X-form
011111 //// 00100 11010/	Ι	ХХХХ			prtyw	v2.05			103	Parity Word X-form
000001 100// .//. 100110	I	ХХ			pstb	v3.1			59	Prefixed Store Byte MLS:D-form
000001 000// .// 111101	Ι	ХХ			pstd	v3.1			62	Prefixed Store Doubleword 8LS:D-form
000001 100// .// 110110	I	ХХ			pstfd	v3.1			161	Prefixed Store Floating-Point Double MLS:D-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 10 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	<u>o</u>		9	p ⁷		
Instruction ¹	Book	Compliar	Linux Op	Always C	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000001 100// .//	1	XX			pstfs	v3.1			159	Prefixed Store Floating-Point Single MLS:D-form
000001 100// .//	Ι	XX			psth	v3.1			60	Prefixed Store Halfword MLS:D-form
000001 000// .//	I	ХХ			pstq	v3.1			66	Prefixed Store Quadword 8LS:D-form
000001 100// .//	I	XX			pstw	v3.1			61	Prefixed Store Word MLS:D-form
000001 000// .//. 101110	1	XX			pstxsd	v3.1			646	Prefixed Store VSX Scalar Doubleword 8LS:D-form
000001 000// .//. 101111	ı	XX			pstxssp	v3.1			650	Prefixed Store VSX Scalar Single-Precision 8LS:D-form
000001 000// .//	I	ХХ			pstxv	v3.1			652	Prefixed Store VSX Vector 8LS:D-form
000001 000// .//. 111110	ı	XX			pstxvp	v3.1			662	Prefixed Store VSX Vector Paired 8LS:D-form
010011 //// //// ///. 00100 10010/	Т	Х	EBB		rfebb	v2.07				Return from Event Based Branch XL-form
010011 //// //// //// 00000 10010/	Ш	XX			rfid	PPC	Р		1162	Return from Interrupt Doubleword XL-form
010011 //// //// //// 00010 10010/	111	ХХ			rfscv	v3.0	P		1161	Return From System Call Vectored XL-form
0111101000.	111	XX			rldcl[.]	PPC	<u>'</u>	SR	111	Rotate Left Doubleword then Clear Left MDS-form
011110	1	XX			rldcr[.]	PPC		SR	112	Rotate Left Doubleword then Clear Right MDS-form
	<u> </u>	XX				PPC		SR		Rotate Left Doubleword Immediate then Clear MD-form
011110		XX			rldic[.]	PPC		SR	111	Rotate Left Doubleword Immediate then Clear Left
011110001	ı	XX			rldicr[.]	PPC		SR	110	MD-form Rotate Left Doubleword Immediate then Clear Right
011110011	ı	XX			rldimi[.]	PPC		SR	112	MD-form Rotate Left Doubleword Immediate then Mask Insert
010100		ХХХХ			rlwimi[.]	P1		SR	108	MD-form Rotate Left Word Immediate then Mask Insert M-form
	<u> </u>									Rotate Left Word Immediate then AND with Mask
010101	l	XXXX			rlwinm[.]	P1		SR	107	M-form
010111		XXXX			rlwnm[.]	P1		SR	108	Rotate Left Word then AND with Mask M-form
010001 ///// //// ///////1/	-	XXXX			SC	PPC			47	System Call SC-form
010001 ///// //// ///////01	-	XXXX			SCV	v3.0			47	System Call Vectored SC-form
011111 // //// 00100 00000/	Ī	XXXX			setb	v3.0			132	Set Boolean X-form
011111 //// 01100 00000/	Ī	XXXX			setbc	v3.1			132	Set Boolean Condition X-form
011111 //// 01101 00000/		XXXX			setbcr	v3.1			132	Set Boolean Condition Reverse X-form
011111 //// 01110 00000/	Ī	XXXX			setnbc	v3.1			132	Set Negative Boolean Condition X-form
011111 //// 01111 00000/	-	XXXX			setnbcr	v3.1			132	Set Negative Boolean Condition Reverse X-form
011111 //// 11110 100111		Х			slbfee.	v2.05	Р	SR		SLB Find Entry ESID X-form
011111 // //// //// 01111 10010/	Ш	Х			slbia	PPC	Р			SLB Invalidate All X-form
011111 //// 11010 10010/	Ш	Х			slbiag	v3.0B	Р		1239	SLB Invalidate All Global X-form
011111 //// //// 01101 10010/	Ш	Х			slbie	PPC	Р			SLB Invalidate Entry X-form
011111 //// 01110 10010/	Ш	Х			slbieg	v3.0	Р			SLB Invalidate Entry Global X-form
011111 //// 11100 10011/	Ш	Х			slbmfee	v2.00	Р		1242	SLB Move From Entry ESID X-form
011111 //// 11010 10011/	Ш	Х			slbmfev	v2.00	Р			SLB Move From Entry VSID X-form
011111 //// 01100 10010/	Ш	Х			slbmte	v2.00	Р			SLB Move To Entry X-form
011111 //// //// //// 01010 10010/	Ш	Х			slbsync	v3.0	Р			SLB Synchronize X-form
011111 00000 11011.	T	XX			sld[.]	PPC		SR	115	Shift Left Doubleword X-form
011111 00000 11000.	Ι	ХХХХ			slw[.]	P1		SR	113	Shift Left Word X-form
011111 11000 11010.	Ι	ХХ			srad[.]	PPC		SR	115	Shift Right Algebraic Doubleword X-form
011111 11001 1101	Ι	XX			sradi[.]	PPC		SR	115	Shift Right Algebraic Doubleword Immediate XS-form
011111 11000 11000.	Т	ХХХХ			sraw[.]	P1		SR	114	Shift Right Algebraic Word X-form
011111 11001 11000.	I	ХХХХ			srawi[.]	P1		SR	114	Shift Right Algebraic Word Immediate X-form
					- with [1]			:\		

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 11 of 30)

		Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	nic	Q	99	ep ⁷		
Instruction 1	Book	ompli	inux O	ılways	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
Instruction ¹ 011111 10000 11011.	_ E	XX	_	4	srd[.]	PPC	ш	SR	115	Name Shift Right Doubleword X-form
011111 10000 11010.	÷	XXXX			srw[.]	P1		SR	113	Shift Right Word X-form
100110	i	XXXX			stb	P1		Ü. C	59	Store Byte D-form
011111 11110 10101/	Ш	Х			stbcix	v2.05	HV		1175	Store Byte Caching Inhibited Indexed X-form
011111 10101 101101	П	Х			stbcx.	v2.06			1089	Store Byte Conditional Indexed X-form
100111	I	XXXX			stbu	P1			59	Store Byte with Update D-form
011111 00111 10111/	ı	XXXX			stbux	P1			59	Store Byte with Update Indexed X-form
011111 00110 10111/	I	ХХХХ			stbx	P1			59	Store Byte Indexed X-form
111110 00	1	ХХ	1110		std	PPC			62	Store Doubleword DS-form
011111 10111 00110/	-	X	AMO		stdat	v3.0			1085	Store Doubleword ATomic X-form
011111 10100 10100/ 011111 11111 10101/	111	XX			stdbrx	v2.06	HV		69	Store Doubleword Byte-Reverse Indexed X-form
	Ш	XX			stdcix stdcx.	v2.05 PPC	ΗV		1175 1092	Store Doubleword Caching Inhibited Indexed X-form Store Doubleword Conditional Indexed X-form
011111 00110 101101 111110 01	- 11	XX			stdu.	PPC			62	Store Doubleword with Update DS-form
011111 00101 10101/		XX			stdux	PPC			63	Store Doubleword with Opdate Indexed X-form
011111 00100 10101/	÷	XX			stdx	PPC			62	Store Doubleword Indexed X-form
110110	Ť	. XXX			stfd	P1			161	Store Floating-Point Double D-form
111101 00	÷	. XXX			stfdp	v2.05			164	Store Floating-Point Double Pair DS-form
011111 11100 10111/	Ī	. XXX			stfdpx	v2.05			164	Store Floating-Point Double Pair Indexed X-form
110111	ı	. XXX			stfdu	P1			161	Store Floating-Point Double with Update D-form
011111 10111 10111/	-	. ХХХ			stfdux	P1			162	Store Floating-Point Double with Update Indexed X-form
011111 10110 10111/	-	. XXX			stfdx	P1			161	Store Floating-Point Double Indexed X-form
011111 11110 10111/	I	. ХХХ			stfiwx	PPC			162	Store Floating-Point as Integer Word Indexed X-form
110100		. XXX			stfs	P1			159	Store Floating-Point Single D-form
110101	ı	. ХХХ			stfsu	P1			159	Store Floating-Point Single with Update D-form
011111 10101 10111/	-	. ХХХ			stfsux	P1			160	Store Floating-Point Single with Update Indexed X-form
011111 10100 10111/	ı	. ХХХ			stfsx	P1			159	Store Floating-Point Single Indexed X-form
101100		XXXX			sth	P1			60	Store Halfword D-form
011111 11100 10110/		XXXX			sthbrx	P1			67	Store Halfword Byte-Reverse Indexed X-form
011111 11101 10101/		Х			sthcix	v2.05	HV			Store Halfword Caching Inhibited Indexed X-form
011111 10110 101101	-	X			sthcx.	v2.06			1090	Store Halfword Conditional Indexed X-form
101101 01101 10111/		XXXX			sthu	P1 P1			60 60	Store Halfword with Update D-form
011111 01101 10111/ 011111 01100 10111/	I	XXXX			sthux sthx	P1 P1			60	Store Halfword with Update Indexed X-form Store Halfword Indexed X-form
101111 101100 10111/	1	ΛΛΛΛ			stmw	P1	-		70	Store Multiple Word D-form
010011 //// //// //// 01011 10010/		Х			stop	v3.0	Р			Stop XL-form
	1	Х			stq	v2.03	- '		66	Store Quadword DS-form
111110 10 011111 00101 101101	İ	Х			stqcx.	v2.07				Store Quadword Conditional Indexed X-form
011111 10110 10101/	Ī	Х			stswi	P1			73	Store String Word Immediate X-form
011111 10100 10101/	ı	Х			stswx	P1			73	Store String Word Indexed X-form
011111 00100 00111/	I	ХХ			stvebx	v2.03			277	Store Vector Element Byte Indexed X-form
011111 00101 00111/	I	ХХ			stvehx	v2.03			278	Store Vector Element Halfword Indexed X-form
011111 00110 00111/	I	ХХ			stvewx	v2.03			279	Store Vector Element Word Indexed X-form
011111 00111 00111/	I	ХХ			stvx	v2.03			280	Store Vector Indexed X-form
011111 01111 00111/	I	ХХ			stvxl	v2.03			280	Store Vector Indexed Last X-form
100100	Ī	XXXX			stw	P1			61	Store Word D-form
011111 10110 00110/	П	Х	AMO		stwat	v3.0				Store Word ATomic X-form
011111 10100 10110/	1	XXXX			stwbrx	P1			68	Store Word Byte-Reverse Indexed X-form
011111 11100 10101/	111	Х			stwcix	v2.05	HV			Store Word Caching Inhibited Indexed X-form
011111 00100 101101	Ш	XX			stwcx.	PPC				Store Word Conditional Indexed X-form
100101	1	XXXX			stwu	P1			61	Store Word with Update D-form
011111 00101 10111/	- 1	XXXX			stwux	P1	<u> </u>		61	Store Word with Update Indexed X-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 12 of 30)

									1	
			٧3	Always Optional Category ⁴						
		2,	Linux Optional Category ³	egc						
		Compliancy Subsets ²	ate	Cat						
		sqn	Ö	Jal						
		y S	ona	tiol				_		
		anc	ptio	do	υic	10	99	ep ⁷		
	J	plia	O	ys	Ion	on	leg	Õé	_	
4	Book	om	inu	lwa	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
Instruction ¹ 011111 00100 10111/	<u>ω</u>	XXXX	_	٧		> P1	Ь	Σ	6 1	Name
111101 10	1	XX			stwx	v3.0			646	Store Word Indexed X-form Store VSX Scalar Doubleword DS-form
011111 10110 01100.	<u> </u>	XX			stxsdx	v2.06			647	Store VSX Scalar Doubleword Indexed X-form
011111 11100 01101.	Ť	ХХ			stxsibx	v3.0			648	Store VSX Scalar as Integer Byte Indexed X-form
011111 11101 01101.		ХХ			stxsihx	v3.0			648	Store VSX Scalar as Integer Halfword Indexed X-form
011111 00100 01100.		ХХ			stxsiwx	v2.07			649	Store VSX Scalar as Integer Word Indexed X-form
111101 11	1	ХХ			stxssp	v3.0			650	Store VSX Scalar Single DS-form
011111 10100 01100.	1	XX			stxsspx	v2.07 v3.0			651 652	Store VSX Scalar Single-Precision Indexed X-form Store VSX Vector DQ-form
111101 011111 111101	1	XX			stxvb16x	v3.0				Store VSX Vector DQ-form Store VSX Vector Byte*16 Indexed X-form
011111 11110 01100.	i	XX			stxvd2x	v2.06				Store VSX Vector Doubleword*2 Indexed X-form
011111 11101 01100.	İ	ХХ			stxvh8x	v3.0			655	Store VSX Vector Halfword*8 Indexed X-form
011111 01100 01101.		ХХ			stxvl	v3.0			656	Store VSX Vector with Length X-form
011111 01101 01101.		ХХ			stxvII	v3.0			658	Store VSX Vector with Length Left-justified X-form
000110	<u> </u>	XX			stxvp	v3.1			662	Store VSX Vector Paired DQ-form
011111 01110 01101/	1	XX			stxvpx	v3.1 v3.1			663	Store VSX Vector Paired Indexed X-form
011111 00100 01101.					stxvrbx				659	Store VSX Vector Rightmost Byte Indexed X-form Store VSX Vector Rightmost Doubleword Indexed
011111 00111 01101.	ı	ХХ			stxvrdx	v3.1			659	X-form
011111 00101 01101.		ХХ			stxvrhx	v3.1			660	Store VSX Vector Rightmost Halfword Indexed X-form
011111 00110 01101.	<u> </u>	ХХ			stxvrwx	v3.1			660	Store VSX Vector Rightmost Word Indexed X-form
011111 11100 01100 011111 01100 01100	1	XX			stxvw4x stxvx	v2.06 v3.0			661 664	Store VSX Vector Word*4 Indexed X-form Store VSX Vector Indexed X-form
011111 00001 01000.	 	XXXX			subf[.]	PPC		SR	77	Subtract From XO-form
011111 00000 01000.	i	ХХХХ			subfc[.]	P1		SR	78	Subtract From Carrying XO-form
011111 10000 01000.		ХХ			subfco[.]	P1		SR	78	Subtract From Carrying & record OV XO-form
011111 00100 01000.		XXXX			subfe[.]	P1		SR	78	Subtract From Extended XO-form
011111 10100 01000.	<u> </u>	XX			subfeo[.]	P1		SR	78	Subtract From Extended & record OV XO-form
001000	<u> </u>	XXXX			subfic subfme[.]	P1 P1		SR SR	77 79	Subtract From Immediate Carrying D-form Subtract From Minus One Extended XO-form
	-				.,					Subtract From Minus One Extended & record OV
011111 //// 10111 01000.	I	ХХ			subfmeo[.]	P1		SR	79	XO-form
011111 10001 01000.		ХХ			subfo[.]	PPC		SR	77	Subtract From & record OV XO-form
011111 //// 00110 01000.		XXXX			subfze[.]	P1		SR	78	Subtract From Zero Extended XO-form
011111 //// 10110 01000.	<u> </u>	XX			subfzeo[.]	P1		SR	78	Subtract From Zero Extended & record OV XO-form
011111 /// //// //// 10010 10110/ 011111 00010 00100/	11	XX			sync td	P1 PPC			1096 98	Synchronize X-form Trap Doubleword X-form
000010	+	XX			tdi	PPC			98	Trap Doubleword Immediate D-form
	- i	Х			tlbie	P1	HV	64		TLB Invalidate Entry X-form
	Ш	Х			tlbiel	v2.03	Р	64		TLB Invalidate Entry Local X-form
	Ш	Х			tlbsync	PPC	HV/P		1254	TLB Synchronize X-form
011111 00000 00100/	-	XXXX			tw	P1			97	Trap Word X-form
000011	1	XXXX			twi	P1	107		97	Trap Word Immediate D-form
010011 ///// //// 01001 10010/ 000100 10000 000011	111	?X			urfid vabsdub	v3.0C v3.0	UV		1163 383	Ultravisor Return From Interrupt Doubleword XL-form Vector Absolute Difference Unsigned Byte VX-form
000100 10001 000011	<u> </u>	XX			vabsdub	v3.0			383	Vector Absolute Difference Unsigned Byte VX-form Vector Absolute Difference Unsigned Halfword VX-form
000100 10010 000011	i	XX			vabsduw	v3.0			384	Vector Absolute Difference Unsigned Word VX-form
000100 00101 000000	1	ХХ			vaddcuq	v2.07			335	Vector Add & write Carry Unsigned Quadword VX-form
000100 00110 000000		ХХ			vaddcuw	v2.03			328	Vector Add & write Carry Unsigned Word VX-form
000100 111101	1	ХХ			vaddecuq	v2.07			335	Vector Add Extended & write Carry Unsigned Quadword VA-form
000400		101			·				06 :	Vector Add Extended Unsigned Quadword Modulo
000100	-	ХХ			vaddeuqm	v2.07			334	VA-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 13 of 30)

Instruction ¹	-	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 00000 001			ХХ			vaddfp	v2.03			427	Vector Add Floating-Point VX-form
000100 01100 000		1	ХХ			vaddsbs	v2.03			328	Vector Add Signed Byte Saturate VX-form
000100 01101 000			XX			vaddshs	v2.03			329	Vector Add Signed Halfword Saturate VX-form
000100 01110 000 000100 00000 000		1	XX			vaddsws vaddubm	v2.03 v2.03			329 330	Vector Add Uspigned Bute Module VX form
000100 01000 000		1	XX			vaddubri	v2.03 v2.03			330	Vector Add Unsigned Byte Modulo VX-form Vector Add Unsigned Byte Saturate VX-form
000100 00011 000		1	XX			vaddudm	v2.03 v2.07			331	Vector Add Unsigned Byte Saturate VX-101111 Vector Add Unsigned Doubleword Modulo VX-form
000100 00011 000		$^{+}$	XX			vadduhm	v2.07			330	Vector Add Unsigned Halfword Modulo VX-form
000100 01001 000		i i	XX			vadduhs	v2.03			332	Vector Add Unsigned Halfword Saturate VX-form
000100 00100 000		il	XX			vadduqm	v2.03			334	Vector Add Unsigned Quadword Modulo VX-form
000100 00010 000		Ī	ХХ			vadduwm	v2.03			331	Vector Add Unsigned Word Modulo VX-form
000100 01010 000		I	ХХ			vadduws	v2.03			333	Vector Add Unsigned Word Saturate VX-form
000100 10000 000	100	I	ХХ			vand	v2.03			407	Vector Logical AND VX-form
000100 10001 000	100		ХХ			vandc	v2.03			407	Vector Logical AND with Complement VX-form
000100 10100 000		I	ХХ			vavgsb	v2.03			380	Vector Average Signed Byte VX-form
000100 10101 000			ХХ			vavgsh	v2.03			381	Vector Average Signed Halfword VX-form
000100 10110 000		I	ХХ			vavgsw	v2.03			382	Vector Average Signed Word VX-form
000100 10000 000			ХХ			vavgub	v2.03			380	Vector Average Unsigned Byte VX-form
000100 10001 000			ХХ			vavguh	v2.03			381	Vector Average Unsigned Halfword VX-form
000100 10010 000			ХХ			vavguw	v2.03			382	Vector Average Unsigned Word VX-form
000100 10111 001			ХХ			vbpermd	v3.0			466	Vector Bit Permute Doubleword VX-form
000100 10101 001	100	I	ХХ			vbpermq	v2.07			467	Vector Bit Permute Quadword VX-form Vector Convert with round to nearest From Signed Word
000100 01101 001		1	ХХ			vcfsx	v2.03			430	to floating-point format VX-form
000100 10101 001	_	I	ХХ			vcfuged	v3.1			461	Vector Centrifuge Doubleword VX-form
000100 01100 001		1	ХХ			vcfux	v2.03			430	Vector Convert with round to nearest From Unsigned Word to floating-point format VX-form
000100			XX			vcipher	v2.07			440	Vector AES Cipher VX-form
000100 00110 001		1	XX			vcipherlast vclrlb	v2.07 v3.1			440 481	Vector AES Cipher Last VX-form Vector Clear Leftmost Bytes VX-form
000100 00111 001		l I	XX			vclrrb	v3.1			481	Vector Clear Rightmost Bytes VX-form
000100 //// 11100 000		1	XX			vclzb	v3.1 v2.07			452	Vector Count Leading Zeros Byte VX-form
000100 //// 11111 000		i	XX			vclzd	v2.07			454	Vector Count Leading Zeros Doubleword VX-form
000100 11110 000		ı	ХХ			vclzdm	v3.1			454	Vector Count Leading Zeros Doubleword under bit Mask VX-form
000100 ///// 11101 000)10	ı	ХХ			vclzh	v2.07			452	Vector Count Leading Zeros Halfword VX-form
000100 00000 11000 000		ı	ХХ			vclzlsbb	v3.0			458	Vector Count Leading Zero Least-Significant Bits Byte VX-form
000100 //// 11110 000)10	I	ХХ			vclzw	v2.07			453	Vector Count Leading Zeros Word VX-form
0001001111 000	110	1	ХХ			vcmpbfp[.]	v2.03			434	Vector Compare Bounds Floating-Point VC-form
0001000011 000	110	I	ХХ			vcmpeqfp[.]	v2.03			435	Vector Compare Equal Floating-Point VC-form
0001000000 000	110		ХХ			vcmpequb[.]	v2.03			393	Vector Compare Equal Unsigned Byte VC-form
0001000011 000	111		ХХ			vcmpequd[.]	v2.07			396	Vector Compare Equal Unsigned Doubleword VC-form
000100			ХХ			vcmpequh[.]	v2.03			394	Vector Compare Equal Unsigned Halfword VC-form
000100		1	ХХ			vcmpequq[.]	v3.1			397	Vector Compare Equal Quadword VC-form
000100		 	XX			vcmpequw[.] vcmpgefp[.]	v2.03 v2.03			393 435	Vector Compare Equal Unsigned Word VC-form Vector Compare Greater Than or Equal Floating-Point
											VC-form
0001001011 000 0001001100 000	110	 	XX XX			vcmpgtfp[.] vcmpgtsb[.]	v2.03 v2.03			436 398	Vector Compare Greater Than Floating-Point VC-form Vector Compare Greater Than Signed Byte VC-form
	_										Vector Compare Greater Than Signed Doubleword
0001001111 000	111	I	ХХ			vcmpgtsd[.]	v2.07			401	VC-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 14 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
0001001101 000110	1	ХХ			vcmpgtsh[.]	v2.03			399	Vector Compare Greater Than Signed Halfword VC-form
0001001110 000111		ХХ			vcmpgtsq[.]	v3.1			402	Vector Compare Greater Than Signed Quadword VC-form
000100	-	ХХ			vcmpgtsw[.]	v2.03			400	Vector Compare Greater Than Signed Word VC-for
0001001000 000110	ı	ХХ			vcmpgtub[.]	v2.03			398	Vector Compare Greater Than Unsigned Byte VC-fo
0001001011 000111	I	ХХ			vcmpgtud[.]	v2.07			401	Vector Compare Greater Than Unsigned Doublewo VC-form
0001001001 000110	I	XX			vcmpgtuh[.]	v2.03			399	Vector Compare Greater Than Unsigned Halfword VC-form
0001001010 000111	I	XX			vcmpgtuq[.]	v3.1			402	Vector Compare Greater Than Unsigned Quadword VC-form
0001001010 000110	I	ХХ			vcmpgtuw[.]	v2.03			400	Vector Compare Greater Than Unsigned Word VC-
0001000000 000111	Ι	ХХ			vcmpneb[.]	v3.0			403	Vector Compare Not Equal Byte VC-form
000100	Ī	ХХ	-		vcmpneh[.]	v3.0			404	Vector Compare Not Equal Halfword VC-form
0001000010 000111		ХХ			vcmpnew[.]	v3.0			405	Vector Compare Not Equal Word VC-form
0001000100 000111	-	ХХ			vcmpnezb[.]	v3.0			403	Vector Compare Not Equal or Zero Byte VC-form
0001000101 000111	1	ХХ			vcmpnezh[.]	v3.0			404	Vector Compare Not Equal or Zero Halfword VC-fo
0001000110 000111	1	XX			vcmpnezw[.]	v3.0			405	Vector Compare Not Equal or Zero Word VC-form
000100// 00101 000001	1	XX			vcmpsq	v3.1			406	Vector Compare Signed Quadword VX-form
000100// 00100 000001		XX			vcmpuq	v3.1			406	Vector Compare Unsigned Quadword VX-form
000100 1100 11001 000010	1	XX			ventmbb	v3.1			474	Vector Count Mask Bits Byte VX-form Vector Count Mask Bits Doubleword VX-form
000100 1101 11001 000010	1	XX			ventmbb	v3.1			475	
000100 1110 11001 000010	1	XX			ventmbh	v3.1 v3.1			474 475	Vector Count Mask Bits Halfword VX-form Vector Count Mask Bits Word VX-form
000100 1111 11001 000010 000100 01111 001010	-	XX			vctsxs	v2.03			475	Vector Count Mask Bits Word VX-form Vector Convert with round to zero from floating-poil Signed Word format Saturate VX-form
000100 01110 001010	I	XX			vctuxs	v2.03			431	Vector Convert with round to zero from floating-poil Unsigned Word format Saturate VX-form
000100 11100 11000 000010	ı	ХХ			vctzb	v3.0			455	Vector Count Trailing Zeros Byte VX-form
000100 11111 11000 000010	Ι	ХХ			vctzd	v3.0			457	Vector Count Trailing Zeros Doubleword VX-form
000100 11111 000100	I	ХХ			vctzdm	v3.1			457	Vector Count Trailing Zeros Doubleword under bit I VX-form
000100 11101 11000 000010	ı	ХХ			vctzh	v3.0			455	Vector Count Trailing Zeros Halfword VX-form
000100 00001 11000 000010	Ι	ХХ			vctzlsbb	v3.0			458	Vector Count Trailing Zero Least-Significant Bits By VX-form
000100 11110 11000 000010		ХХ			vctzw	v3.0			456	Vector Count Trailing Zeros Word VX-form
000100 01111 001011	Ī	ХХ	-		vdivesd	v3.1			366	Vector Divide Extended Signed Doubleword VX-fo
000100 01100 001011		ХХ			vdivesq	v3.1			368	Vector Divide Extended Signed Quadword VX-forn
000100 01110 001011	1	ХХ			vdivesw	v3.1			364	Vector Divide Extended Signed Word VX-form
000100 01011 001011		ХХ			vdiveud	v3.1			366	Vector Divide Extended Unsigned Doubleword VX
000100 01000 001011	1	XX			vdiveuq	v3.1			368	Vector Divide Extended Unsigned Quadword VX-for
000100 01010 001011	1	XX			vdived	v3.1			364	Vector Divide Extended Unsigned Word VX-form
000100 00111 001011	1	XX			vdivsd	v3.1			365	Vector Divide Signed Doubleword VX-form
000100 00100 00101 000100 00110 00101	1	XX			vdivsq vdivsw	v3.1 v3.1			367 363	Vector Divide Signed Quadword VX-form Vector Divide Signed Word VX-form
000100 00010 001011		XX			vdivud	v3.1			365	Vector Divide Signed Word VX-form
000100 00010 001011		XX			vdivuq	v3.1	-		367	Vector Divide Unsigned Dodbieword VX-form Vector Divide Unsigned Quadword VX-form
000100 00010 001011		XX			vdivuw	v3.1	-		363	Vector Divide Unsigned Word VX-form
000100 11010 000100	·	XX			veqv	v2.07			408	Vector Logical Equivalence VX-form
000100 00000 11001 000010	· 	XX			vexpandbm	v3.1			471	Vector Expand Byte Mask VX-form
000100 00011 11001 000010	i	XX			vexpanddm	v3.1			472	Vector Expand Doubleword Mask VX-form
000100 00001 11001 000010	Ī	XX			vexpandhm	v3.1			471	Vector Expand Halfword Mask VX-form
000100 00100 11001 000010	1	XX			vexpandqm	v3.1	1	1	473	Vector Expand Quadword Mask VX-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 15 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 00010 11001 000010	l	ХХ			vexpandwm	v3.1			472	Vector Expand Word Mask VX-form
000100 ///// 00110 001010	I	ХХ			vexptefp	v2.03			437	Vector 2 Raised to the Exponent Estimate Floating-Poin VX-form
000100 011110	Ι	ХХ			vextddvlx	v3.1			317	Vector Extract Double Doubleword to VSR using GPR-specified Left-Index VA-form
000100 011111	I	ХХ			vextddvrx	v3.1			317	Vector Extract Double Doubleword to VSR using GPR-specified Right-Index VA-form
000100 011000	I	ХХ			vextdubvlx	v3.1			314	Vector Extract Double Unsigned Byte to VSR using GPR-specified Left-Index VA-form
000100 011001	Ι	ХХ			vextdubvrx	v3.1			314	Vector Extract Double Unsigned Byte to VSR using GPR-specified Right-Index VA-form
000100 011010	I	ХХ			vextduhvlx	v3.1			315	Vector Extract Double Unsigned Halfword to VSR using GPR-specified Left-Index VA-form
000100 011011	I	ХХ			vextduhvrx	v3.1			315	Vector Extract Double Unsigned Halfword to VSR using GPR-specified Right-Index VA-form
000100 011100	Ι	ХХ			vextduwvlx	v3.1			316	Vector Extract Double Unsigned Word to VSR using GPR-specified Left-Index VA-form
000100 011101	Ι	ХХ			vextduwvrx	v3.1			316	Vector Extract Double Unsigned Word to VSR using GPR-specified Right-Index VA-form
000100 01000 11001 000010	I	ХХ			vextractbm	v3.1			476	Vector Extract Byte Mask VX-form
000100 / 01011 001101	I	ХХ			vextractd	v3.0			310	Vector Extract Doubleword to VSR using immediate-specified index VX-form
000100 01011 11001 000010	I	ХХ			vextractdm	v3.1			477	Vector Extract Doubleword Mask VX-form
000100 01001 11001 000010 000100 01100 11001 000010	1	XX			vextracthm vextractgm	v3.1 v3.1			476 478	Vector Extract Halfword Mask VX-form Vector Extract Quadword Mask VX-form
000100 / 01000 001101	i	XX			vextractub	v3.0			309	Vector Extract Unsigned Byte to VSR using immediate-specified index VX-form
000100 / 01001 001101	ı	ХХ			vextractuh	v3.0			309	Vector Extract Unsigned Halfword to VSR using immediate-specified index VX-form
000100 / 01010 001101	ı	ХХ			vextractuw	v3.0			310	Vector Extract Unsigned Word to VSR using immediate-specified index VX-form
000100 01010 11001 000010	Т	ХХ			vextractwm	v3.1			477	Vector Extract Word Mask VX-form
000100 11000 11000 000010	Ħ	XX			vextsb2d	v3.0			378	Vector Extend Sign Byte To Doubleword VX-form
000100 10000 11000 000010	T	ХХ			vextsb2w	v3.0			377	Vector Extend Sign Byte To Word VX-form
000100 11011 11000 000010	I	ХХ			vextsd2q	v3.1			379	Vector Extend Sign Doubleword to Quadword VX-form
000100 11001 11000 000010	I	ХХ			vextsh2d	v3.0			378	Vector Extend Sign Halfword To Doubleword VX-form
000100 10001 11000 000010	1	ХХ			vextsh2w	v3.0			377	Vector Extend Sign Halfword To Word VX-form
000100 11010 11000 000010	I	ХХ			vextsw2d	v3.0			377	Vector Extend Sign Word To Doubleword VX-form
000100 11000 001101	I	ХХ			vextublx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Left-Index VX-form
000100 11100 001101	Ι	ХХ			vextubrx	v3.0			311	Vector Extract Unsigned Byte to GPR using GPR-specified Right-Index VX-form
000100 11001 001101	Ι	ХХ			vextuhlx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Left-Index VX-form
000100 11101 001101	Ι	ХХ			vextuhrx	v3.0			312	Vector Extract Unsigned Halfword to GPR using GPR-specified Right-Index VX-form
000100 11010 001101	Ι	ХХ			vextuwlx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Left-Index VX-form
	١.	ХХ			vextuwrx	v3.0			313	Vector Extract Unsigned Word to GPR using GPR-specified Right-Index VX-form
000100 11110 001101										
000100 ///// 10100 001100	Ι	ХХ			vgbbd	v2.07			450	Vector Gather Bits by Bytes by Doubleword VX-form
	Ι	XX			vgbbd vgnb	v2.07 v3.1			450 451	Vector Gather Bits by Bytes by Doubleword VX-form Vector Gather every Nth Bit VX-form
000100 //// 10100 001100	I									

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 16 of 30)

00100		Book		Compliancy Subsets ²	Linux Optional Category ³	4	Always Optional Category [≄]	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	
		B	+	+-	+		-	_		Ā	Ĭ		Vector Insert Byte from VSR using GPR-specified
00100		'			-				_				
000100	JI00 00100 001111	1	l	XX				VINSDVIX	V3.1			325	Right-Index VX-form
	100 / 00111 001111	I	1	XX	(vinsd	v3.1			324	immediate-specified index VX-form
00100)100 01011 001111	T	1	XX	(vinsdlx	v3.1			323	GPR-specified Left-Index VX-form
Wilserto Washed)100 01111 001111	1	1	XX	(vinsdrx	v3.1			323	GPR-specified Right-Index VX-form
00100)100 / 01100 001101	1	1	XX	(vinsertb	v3.0			318	Vector Insert Byte from VSR using immediate-specified index VX-form
000100)100 / 01111 001101	I	1	XX	(vinsertd	v3.0			319	Vector Insert Doubleword from VSR using immediate-specified index VX-form
000100)100 / 01101 001101	I	1	XX	(vinserth	v3.0			318	
000100	0100 / 01110 001101	ı	1	XX	(vinsertw	v3.0			319	Vector Insert Word from VSR using immediate-specified
000100	0100 01001 001111	ı	1	XX	(vinshlx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified
000100	0100 01101 001111	ı	1	XX	(vinshrx	v3.1			321	Vector Insert Halfword from GPR using GPR-specified
000100	0100 00001 001111	ı	1	XX	(vinshvlx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified
000100	0100 00101 001111	ı	1	XX	(vinshvrx	v3.1			326	Vector Insert Halfword from VSR using GPR-specified
000100	0100 / 00011 001111	ı	1	XX	(vinsw	v3.1			324	Vector Insert Word from GPR using immediate-specified
000100	0100 01010 001111	I	1	XX	(vinswlx	v3.1			322	Vector Insert Word from GPR using GPR-specified
000100 00110 001111 I .XX vinswvlx v3.1 327 Vector Insert Word from VSR using GPR-spe Left-Index VX-form 000100 00110 001111 I .XX vinswvrx v3.1 327 Vector Insert Word from VSR using GPR-spe Left-Index VX-form 000100 .//// 00110 001010 I .XX vlogefp v2.03 438 Vector Log Base 2 Estimate Floating-Point VA-form 000100	0100 01110 001111	ı	1	XX	(vinswrx	v3.1			322	Vector Insert Word from GPR using GPR-specified
000100 00110 001111 I .XX vinswvrx v3.1 327 Vector Insert Word from VSR using GPR-spe Left-Index VX-form 000100 ///// 00110 001010 I .XX vlogefp v2.03 438 Vector Log Base 2 Estimate Floating-Point VA-form 000100 101110 I .XX vmaddfp v2.03 428 Vector Multiply-Add Floating-Point VA-form 000100 10000 001010 I .XX vmaxfp v2.03 429 Vector Maximum Floating-Point VX-form 000100 00100 000010 I .XX vmaxsb v2.03 385 Vector Maximum Signed Byte VX-form 000100 00110 000010 I .XX vmaxsd v2.07 388 Vector Maximum Signed Doubleword VX-form 000100 00110 000010 I .XX vmaxsh v2.03 386 Vector Maximum Signed Halfword VX-form 000100 00110 000010 I .XX vmaxsw v2.03 387 Vector Maximum Signed Word VX-form	0100 00010 001111	ı	1	XX	(vinswvlx	v3.1			327	Vector Insert Word from VSR using GPR-specified
000100 ///// 00111 001010 I XX vlogefp v2.03 438 Vector Log Base 2 Estimate Floating-Point V 000100 101110 I XX vmaddfp v2.03 428 Vector Multiply-Add Floating-Point VX-form 000100 10000 001010 I XX vmaxfp v2.03 429 Vector Maximum Floating-Point VX-form 000100 00100 000010 I XX vmaxsb v2.03 385 Vector Maximum Signed Byte VX-form 000100 00111 000010 I XX vmaxsd v2.07 388 Vector Maximum Signed Doubleword VX-form 000100 00110 000010 I XX vmaxsh v2.03 386 Vector Maximum Signed Halfword VX-form 000100 00110 000010 I XX vmaxsw v2.03 387 Vector Maximum Signed Word VX-form	0100 00110 001111	ı	1	XX	(vinswvrx	v3.1			327	Vector Insert Word from VSR using GPR-specified
000100 101110 I XX vmaddfp v2.03 428 Vector Multiply-Add Floating-Point VA-form 000100 10000 001010 I XX vmaxfp v2.03 429 Vector Maximum Floating-Point VX-form 000100 00100 000010 I XX vmaxsb v2.03 385 Vector Maximum Signed Byte VX-form 000100 00111 000010 I XX vmaxsd v2.07 388 Vector Maximum Signed Doubleword VX-form 000100 00110 000010 I XX vmaxsh v2.03 386 Vector Maximum Signed Halfword VX-form 000100 00110 000010 I XX vmaxsw v2.03 387 Vector Maximum Signed Word VX-form	0100 //// 00111 001010	T)	XX	(vlogefp	v2.03			438	Vector Log Base 2 Estimate Floating-Point VX-form
000100 00110 000010 I .XX vmaxsb v2.03 385 Vector Maximum Signed Byte VX-form 000100 00111 000010 I .XX vmaxsd v2.07 388 Vector Maximum Signed Doubleword VX-form 000100 00101 000010 I .XX vmaxsh v2.03 386 Vector Maximum Signed Halfword VX-form 000100 00110 000010 I .XX vmaxsw v2.03 387 Vector Maximum Signed Word VX-form	0100 101110)	XX	(vmaddfp	v2.03			428	Vector Multiply-Add Floating-Point VA-form
000100 001100 000010 I .XX vmaxsb v2.03 385 Vector Maximum Signed Byte VX-form 000100 00111 000010 I .XX vmaxsd v2.07 388 Vector Maximum Signed Doubleword VX-form 000100 00101 000010 I .XX vmaxsh v2.03 386 Vector Maximum Signed Halfword VX-form 000100 00110 000010 I .XX vmaxsw v2.03 387 Vector Maximum Signed Word VX-form)100 10000 001010)					vmaxfp				429	
000100 00101 000010 I .XX vmaxsh v2.03 386 Vector Maximum Signed Halfword VX-form 000100 00110 000010 I .XX vmaxsw v2.03 387 Vector Maximum Signed Word VX-form	0100 00100 000010)										ů ,
000100		1				_							Vector Maximum Signed Doubleword VX-form
	100 00101 000010	1)			_ _							
		1											
000100 00000 000010 I .XX vmaxub v2.03 385 Vector Maximum Unsigned Byte VX-form 000100 00011 000010 I .XX vmaxud v2.07 388 Vector Maximum Unsigned Doubleword VX-form		1				-							
		1											Vector Maximum Unsigned Doubleword VX-form Vector Maximum Unsigned Halfword VX-form
00010													
		1	T										Vector Multiply-High-Add Signed Halfword Saturate
)100 100001	1	1	XX	(vmhraddshs	v2.03			356	Vector Multiply-High-Round-Add Signed Halfword
000100 10001 001010 IXX	1000 10001 001010	+)	уу	1	\dashv		vminfp	v2.03			429	
000100	01100 01100 000010)			-							
						\neg							Vector Minimum Signed Doubleword VX-form
000100	0100 01101 000010	I)			1							
000100 01110 000010 IXX vminsw v2.03 391 Vector Minimum Signed Word VX-form	01100 01110 000010	Τ)	XX	(vminsw	v2.03			391	Vector Minimum Signed Word VX-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 17 of 30)

Instruction ¹	- Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name Vector Minimum Unsigned Byte VX-form
000100 01011 000010	<u> </u>	XX			vminud	v2.03			392	Vector Minimum Unsigned Doubleword VX-form
000100 01001 000010	<u> </u>	XX			vminuh	v2.03			390	Vector Minimum Unsigned Halfword VX-form
000100 01010 000010	'	XX			vminuw	v2.03			391	Vector Minimum Unsigned Word VX-form
000100 100010	ı	XX			vmladduhm	v2.03			357	Vector Multiply-Low-Add Unsigned Halfword Modulo VA-form
000100 11111 001011		ХХ			vmodsd	v3.1			370	Vector Modulo Signed Doubleword VX-form
000100 11100 001011	Ī	ХХ			vmodsq	v3.1			371	Vector Modulo Signed Quadword VX-form
000100 11110 001011	Ī	ХХ			vmodsw	v3.1			369	Vector Modulo Signed Word VX-form
000100 11011 001011	1	ХХ			vmodud	v3.1			370	Vector Modulo Unsigned Doubleword VX-form
000100 11000 001011	<u> </u>	ХХ			vmoduq	v3.1			371	Vector Modulo Unsigned Quadword VX-form
000100	<u> </u>	ХХ			vmoduw	v3.1			369	Vector Modulo Unsigned Word VX-form
000100 11110 001100	<u> </u>	ХХ			vmrgew	v2.07			297	Vector Merge Even Word VX-form
000100 00000 001100	<u> </u>	ХХ			vmrghb	v2.03			294	Vector Merge High Byte VX-form
000100 00001 001100	<u> </u>	ХХ			vmrghh	v2.03			295	Vector Merge High Halfword VX-form
000100 00010 001100	<u> </u>	ХХ			vmrghw	v2.03			296	Vector Merge High Word VX-form
000100 00100 001100	<u> </u>	XX XX			vmrglb	v2.03			294 295	Vector Merge Low Byte VX-form
000100 00101 001100 000100 00110 001100	1	XX			vmrglh	v2.03 v2.03			295	Vector Merge Low Halfword VX-form Vector Merge Low Word VX-form
000100 11010 001100	1	XX			vmrglw	v2.03			290	Vector Merge Odd Word VX-form
	-				vmrgow					Vector Multiply-Sum & write Carry-out Unsigned
000100 010111 000100 100101		XX			vmsumcud vmsummbm	v3.1 v2.03			362 358	Doubleword VA-form Vector Multiply-Sum Mixed Byte Modulo VA-form
000100 101010	+	XX			vmsumshm	v2.03			358	Vector Multiply-Sum Signed Halfword Modulo VA-form
000100 101000	<u> </u>	XX			vmsumshs	v2.03			359	Vector Multiply-Sum Signed Halfword Saturate VA-form
000100 101001	'	XX			vmsumubm	v2.03			357	Vector Multiply-Sum Unsigned Byte Modulo VA-form
000100 100011	İ	XX			vmsumudm	v3.0B			361	Vector Multiply-Sum Unsigned Doubleword Modulo VA-form
000100 100110	I	ХХ			vmsumuhm	v2.03			359	Vector Multiply-Sum Unsigned Halfword Modulo VA-form
000100 100111	I	ХХ			vmsumuhs	v2.03			360	Vector Multiply-Sum Unsigned Halfword Saturate VA-form
000100 //// 00000 000001	I	ХХ			vmul10cuq	v3.0			492	Vector Multiply-by-10 & write Carry-out Unsigned Quadword VX-form
000100 00001 000001	l	ХХ			vmul10ecuq	v3.0			493	Vector Multiply-by-10 Extended & write Carry-out Unsigned Quadword VX-form
000100 01001 000001 000100 //// 01000 000001	1	XX XX			vmul10euq vmul10uq	v3.0 v3.0			493 492	Vector Multiply-by-10 Extended Unsigned Quadword VX-form Vector Multiply-by-10 Unsigned Quadword VX-form
000100 01100 001000	1	XX			vmulesb	v3.0 v2.03			344	Vector Multiply Even Signed Byte VX-form
000100 01101 001000	+	XX			vmulesd	v2.03			351	Vector Multiply Even Signed Doubleword VX-form
000100 01101 001000	<u> </u>	XX			vmulesh	v2.03			346	Vector Multiply Even Signed Bodbleword VX-form
000100 01110 001000	÷	XX			vmulesw	v2.07			348	Vector Multiply Even Signed Word VX-form
000100 01000 001000	i	XX			vmuleub	v2.03			345	Vector Multiply Even Unsigned Byte VX-form
000100 01011 001000	Ť	XX			vmuleud	v3.1			350	Vector Multiply Even Unsigned Doubleword VX-form
000100 01001 001000	Ī	ХХ			vmuleuh	v2.03			347	Vector Multiply Even Unsigned Halfword VX-form
000100 01010 001000	1	ХХ			vmuleuw	v2.07			349	Vector Multiply Even Unsigned Word VX-form
000100 01111 001001	I	ХХ			vmulhsd	v3.1			354	Vector Multiply High Signed Doubleword VX-form
000100 01110 001001		ХХ			vmulhsw	v3.1			352	Vector Multiply High Signed Word VX-form
000100 01011 001001		ХХ			vmulhud	v3.1			354	Vector Multiply High Unsigned Doubleword VX-form
000100 01010 001001	I	ХХ			vmulhuw	v3.1			353	Vector Multiply High Unsigned Word VX-form
000100 00111 001001	Ī	ХХ			vmulld	v3.1			355	Vector Multiply Low Doubleword VX-form
000100 00100 001000	ı	ХХ			vmulosb	v2.03			344	Vector Multiply Odd Signed Byte VX-form
000100 00111 001000	-	ХХ			vmulosd	v3.1			351	Vector Multiply Odd Signed Doubleword VX-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 18 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 00101 001000	<u> </u>	ХХ			vmulosh	v2.03			346	Vector Multiply Odd Signed Halfword VX-form
000100 00110 001000	<u> </u>	ХХ			vmulosw	v2.07			348	Vector Multiply Odd Signed Word VX-form
000100 00000 001000 000100 00011 001000		XX			vmuloub vmuloud	v2.03 v3.1			345 350	Vector Multiply Odd Unsigned Byte VX-form Vector Multiply Odd Unsigned Doubleword VX-form
000100 00001 001000	<u> </u>	XX			vmulouh	v3.1 v2.03			347	Vector Multiply Odd Unsigned Halfword VX-form
000100 00010 001000	H	XX			vmulouw	v2.03			349	Vector Multiply Odd Unsigned Word VX-form
000100 00010 001000	÷	XX			vmuluwm	v2.07			352	Vector Multiply Unsigned Word Modulo VX-form
000100 10110 000100	i i	XX			vnand	v2.07			408	Vector Logical NAND VX-form
000100 10101 001000	Ħ	XX			vncipher	v2.07			441	Vector AES Inverse Cipher VX-form
000100 10101 001001	İ	ХХ			vncipherlast	v2.07			441	Vector AES Inverse Cipher Last VX-form
000100 00111 11000 000010	Ι	ХХ			vnegd	v3.0			376	Vector Negate Doubleword VX-form
000100 00110 11000 000010	Ι	ХХ			vnegw	v3.0			376	Vector Negate Word VX-form
000100 101111	I	ХХ			vnmsubfp	v2.03			428	Vector Negative Multiply-Subtract Floating-Point VA-form
000100 10100 000100	I	ХХ			vnor	v2.03			408	Vector Logical NOR VX-form
000100 10010 000100	Ι	ХХ			vor	v2.03			408	Vector Logical OR VX-form
000100 10101 000100	Ι	ХХ			vorc	v2.07			408	Vector Logical OR with Complement VX-form
000100 10111 001101	I	ХХ			vpdepd	v3.1			459	Vector Parallel Bits Deposit Doubleword VX-form
000100 101011	I	ХХ			vperm	v2.03			301	Vector Permute VA-form
000100 111011		ХХ			vpermr	v3.0			301	Vector Permute Right-indexed VA-form
000100 101101	<u> </u>	ХХ			vpermxor	v2.07			449	Vector Permute & Exclusive-OR VA-form
000100 10110 001101	!	XX			vpextd	v3.1			460	Vector Parallel Bits Extract Doubleword VX-form
000100 01100 001110		ХХ			vpkpx	v2.03			283	Vector Pack Pixel VX-form Vector Pack Signed Doubleword Signed Saturate
000100 10111 001110	I	ХХ			vpksdss	v2.07			286	VX-form Vector Pack Signed Doubleword Unsigned Saturate
000100 10101 001110		ХХ			vpksdus	v2.07			286	VX-form
000100 00110 001110	Ι	ХХ			vpkshss	v2.03			284	Vector Pack Signed Halfword Signed Saturate VX-fo
000100 00100 001110	I	ХХ			vpkshus	v2.03			284	Vector Pack Signed Halfword Unsigned Saturate VX-form
000100 00111 001110	-	ХХ			vpkswss	v2.03			285	Vector Pack Signed Word Signed Saturate VX-form
000100 00101 001110	-	ХХ			vpkswus	v2.03			285	Vector Pack Signed Word Unsigned Saturate VX-for
000100 10001 001110	I	ХХ			vpkudum	v2.07			289	Vector Pack Unsigned Doubleword Unsigned Module VX-form
000100 10011 001110	I	ХХ			vpkudus	v2.07			289	Vector Pack Unsigned Doubleword Unsigned Satura VX-form
000100 00000 001110	I	ХХ			vpkuhum	v2.03			287	Vector Pack Unsigned Halfword Unsigned Modulo VX-form
000100 00010 001110		ХХ			vpkuhus	v2.03			287	Vector Pack Unsigned Halfword Unsigned Saturate VX-form
000100 00001 001110	Ι	ХХ			vpkuwum	v2.03			288	Vector Pack Unsigned Word Unsigned Modulo VX-fo
000100 00011 001110	I	ХХ			vpkuwus	v2.03			288	Vector Pack Unsigned Word Unsigned Saturate VX-form
000100 10000 001000		ХХ			vpmsumb	v2.07			445	Vector Polynomial Multiply-Sum Byte VX-form
000100 10011 001000		ХХ			vpmsumd	v2.07			448	Vector Polynomial Multiply-Sum Doubleword VX-form
000100 10001 001000		XX		ļ	vpmsumh	v2.07			446	Vector Polynomial Multiply-Sum Halfword VX-form
000100 10010 001000		XX		<u> </u>	vpmsumw	v2.07			447	Vector Polynomial Multiply-Sum Word VX-form
000100 //// 11100 000011		XX			vpopentb	v2.07 v2.07			462	Vector Population Count Byte VX-form
000100 ///// 11111 000011 000100 ///// 11101 000011		XX		-	vpopcntd vpopcnth	v2.07			463 462	Vector Population Count Doubleword VX-form Vector Population Count Halfword VX-form
000100 //// 11110 000011		XX			vpopentw	v2.07			463	Vector Population Count Word VX-form
000100 01001 11000 000010		XX		-	vpoperitw	v3.0	-	-	464	Vector Parity Byte Doubleword VX-form
000100 01010 11000 000010		XX		 	vprtyba	v3.0			465	Vector Parity Byte Quadword VX-form
01010 1111 11000 000010	İ	XX			vprtybw	v3.0			464	Vector Parity Byte Word VX-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 19 of 30)

Instruction ¹ 000100 //// 00100 001010	- Book	Compliancy Subsets²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	vs.03	Privilege ⁶	Mode Dep ⁷	Page	Name Vector Reciprocal Estimate Floating-Point VX-form
	<u>.</u>				'					Vector Round to Floating-Point Integer toward -Infinity
000100 //// 01011 001010	I	ХХ			vrfim	v2.03			432	VX-form
000100 //// 01000 001010		ХХ			vrfin	v2.03			432	Vector Round to Floating-Point Integer Nearest VX-form
000100 ///// 01010 001010	I	ХХ			vrfip	v2.03			433	Vector Round to Floating-Point Integer toward +Infinity VX-form
000100 //// 01001 001010	I	ХХ			vrfiz	v2.03			433	Vector Round to Floating-Point Integer toward Zero VX-form
000100 00000 000100	<u> </u>	ХХ			vrlb	v2.03			409	Vector Rotate Left Byte VX-form
000100 00011 000100	1	ХХ			vrld	v2.07			410	Vector Rotate Left Doubleword VX-form Vector Rotate Left Doubleword then Mask Insert
000100 00011 000101	I	ХХ			vrldmi	v3.0			416	Vector Rotate Left Doubleword then Mask Inself VX-form Vector Rotate Left Doubleword then AND with Mask
000100 00111 000101	l	ХХ			vrldnm	v3.0			413	VX-form
000100 00001 000100	<u> </u>	ХХ			vrlh	v2.03			409	Vector Rotate Left Halfword VX-form
000100 00000 000101 000100 00001 000101	1	XX			vrlq vrlgmi	v3.1 v3.1			410 417	Vector Rotate Left Quadword VX-form Vector Rotate Left Quadword then Mask Insert VX-form
000100 00101 000101	1	XX			vrlqnm	v3.1			414	Vector Rotate Left Quadword then AND with Mask VX-form
000100 00010 000100	1	ХХ			vrlw	v2.03			409	Vector Rotate Left Word VX-form
000100 00010 000101	i	ХХ			vrlwmi	v3.0			415	Vector Rotate Left Word then Mask Insert VX-form
000100 00110 000101	1	ХХ			vrlwnm	v3.0			412	Vector Rotate Left Word then AND with Mask VX-form
000100 ///// 00101 001010	I	ХХ			vrsqrtefp	v2.03			439	Vector Reciprocal Square Root Estimate Floating-Point VX-form
000100 //// 10111 001000	ı	ХХ			vsbox	v2.07			442	Vector AES SubBytes VX-form
000100 101010	ı	ХХ			vsel	v2.03			302	Vector Select VA-form
000100 11011 000010	<u> </u>	ХХ			vshasigmad	v2.07			443	Vector SHA-512 Sigma Doubleword VX-form
000100 11010 000010	<u> </u>	ХХ			vshasigmaw	v2.07			444	Vector SHA-256 Sigma Word VX-form
000100 00111 000100	<u> </u>	XX			vsl	v2.03 v2.03			305 418	Vector Shift Left VX-form Vector Shift Left Byte VX-form
000100 00100 000100 000100 000100 10111 000100	1	XX			vslb vsld	v2.03 v2.07			419	Vector Shift Left Doubleword VX-form
000100 00 010110	<u> </u>	XX			vsldbi	v2.07 v3.1			303	Vector Shift Left Double by Bit Immediate VN-form
000100 / 101100	i	XX			vsldoi	v2.03			303	Vector Shift Left Double by Octet Immediate VA-form
000100 00101 000100	Ť	ХХ			vslh	v2.03			418	Vector Shift Left Halfword VX-form
000100 10000 001100	I	ХХ			vslo	v2.03			306	Vector Shift Left by Octet VX-form
000100 00100 000101		ХХ			vslq	v3.1			420	Vector Shift Left Quadword VX-form
000100 11101 000100	-	ХХ			vslv	v3.0			307	Vector Shift Left Variable VX-form
000100 00110 000100	ı	ХХ			vslw	v2.03			419	Vector Shift Left Word VX-form
000100 / 01000 001100	<u> </u>	ХХ			vspltb	v2.03			298	Vector Splat Byte VX-form
000100 // 01001 001100	<u> </u>	ХХ			vsplth	v2.03			298	Vector Splat Halfword VX-form
000100 //// 01100 001100	<u> </u>	ХХ			vspltisb	v2.03			300	Vector Splat Immediate Signed Byte VX-form
000100 //// 01101 001100 000100 //// 01110 001100	1	XX			vspltish vspltisw	v2.03 v2.03			300	Vector Splat Immediate Signed Halfword VX-form Vector Splat Immediate Signed Word VX-form
000100 /// 01010 001100	<u> </u>	XX			vspitisw	v2.03			298	Vector Splat Word VX-form
000100 01011 000100	i	XX			vsr	v2.03			305	Vector Shift Right VX-form
000100 01100 000100	ı	ХХ			vsrab	v2.03			424	Vector Shift Right Algebraic Byte VX-form
000100 01111 000100	I	ХХ			vsrad	v2.07			425	Vector Shift Right Algebraic Doubleword VX-form
000100 01101 000100		ХХ			vsrah	v2.03			424	Vector Shift Right Algebraic Halfword VX-form
000100 01100 000101	I	ХХ			vsraq	v3.1			426	Vector Shift Right Algebraic Quadword VX-form
000100 01110 000100	Ī	ХХ			vsraw	v2.03			425	Vector Shift Right Algebraic Word VX-form
000100 01000 000100 000100 11011 000100	1	ХХ			vsrb	v2.03			421	Vector Shift Right Byte VX-form Vector Shift Right Doubleword VX-form
	- 1	ХХ		ı	vsrd	v2.07	1	I	422	Lyogtor Chitt Dight Doubloward VV form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 20 of 30)

		y Subsets ²	Linux Optional Category ³	Always Optional Category ⁴						
Instruction ¹	Book	Compliancy Subsets ²	Linux Optic	Always Opt	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
000100 01001 000100	I	ХХ			vsrh	v2.03			421	Vector Shift Right Halfword VX-form
000100 10001 001100	I	ХХ			vsro	v2.03			306	Vector Shift Right by Octet VX-form
000100 01000 000101	I	ХХ			vsrq	v3.1			423	Vector Shift Right Quadword VX-form
000100	1	ХХ			vsrv	v3.0			307	Vector Shift Right Variable VX-form
000100 01010 000100	I	ХХ			vsrw	v2.03			422	Vector Shift Right Word VX-form
000100 00000 0000 001101	1	ХХ			vstribl[.]	v3.1			479	Vector String Isolate Byte Left-justified VX-form
000100 00001 0000 001101	ı	ХХ			vstribr[.]	v3.1			480	Vector String Isolate Byte Right-justified VX-form
000100 000100000 001101	I	ХХ			vstrihl[.]	v3.1			480	Vector String Isolate Halfword Left-justified VX-form
000100 000110000 001101	Ι	ХХ			vstrihr[.]	v3.1			479	Vector String Isolate Halfword Right-justified VX-form
000100 10101 000000	I	ХХ			vsubcuq	v2.07			343	Vector Subtract & write Carry-out Unsigned Quadword VX-form
000100 10110 000000	Ι	ХХ			vsubcuw	v2.03			336	Vector Subtract & Write Carry-out Unsigned Word VX-form
000100 111111	I	ХХ			vsubecuq	v2.07			343	Vector Subtract Extended & write Carry-out Unsigned Quadword VA-form
000100 111110	I	ХХ			vsubeuqm	v2.07			342	Vector Subtract Extended Unsigned Quadword Modulo VA-form
000100 00001 001010	<u> </u>	XX			vsubfp	v2.03			427	Vector Subtract Floating-Point VX-form
000100 11100 000000	I	ХХ			vsubsbs	v2.03			336	Vector Subtract Signed Byte Saturate VX-form
000100 11101 000000		ХХ			vsubshs	v2.03			337	Vector Subtract Signed Halfword Saturate VX-form
000100 11110 000000	<u> </u>	XX			vsubsws	v2.03			337	Vector Subtract Signed Word Saturate VX-form
000100 10000 000000	<u> </u>	XX			vsububm	v2.03			338	Vector Subtract Unsigned Byte Modulo VX-form
000100 11000 000000	L.	XX			vsububs	v2.03			340	Vector Subtract Unsigned Byte Saturate VX-form
000100 10011 000000	1	XX			vsubudm	v2.07			339	Vector Subtract Unsigned Doubleword Modulo VX-form
000100 10001 000000	1	XX			vsubuhm	v2.03			338	Vector Subtract Unsigned Halfword Modulo VX-form
000100 11001 000000	!	XX			vsubuhs	v2.03			340	Vector Subtract Unsigned Halfword Saturate VX-form
000100 10100 000000	1	XX			vsubuqm	v2.07			342	Vector Subtract Unsigned Quadword Modulo VX-form
000100 10010 000000	1	XX			vsubuwm	v2.03			339	Vector Subtract Unsigned Word Modulo VX-form
000100 11010 000000	<u> </u>	XX			vsubuws	v2.03			341	Vector Subtract Unsigned Word Saturate VX-form
000100		XX			vsum2sws vsum4sbs	v2.03 v2.03			373 374	Vector Sum across Half Signed Word Saturate VX-form Vector Sum across Quarter Signed Byte Saturate
000100 11001 001000	-	XX			vsum4shs	v2.03			374	VX-form Vector Sum across Quarter Signed Halfword Saturate VX-form
000100 11000 001000		XX			vsum4ubs	v2.03			375	Vx-form Vector Sum across Quarter Unsigned Byte Saturate VX-form
000100 11110 001000	<u> </u>	XX			vsumsws	v2.03			372	Vector Sum across Signed Word Saturate VX-form
000100 //// 01101 001110	H	XX			vupkhpx	v2.03			293	Vector Unpack High Pixel VX-form
000100 //// 01000 001110		XX			vupkhsb	v2.03			290	Vector Unpack High Signed Byte VX-form
000100 //// 01001 001110		XX			vupkhsh	v2.03			291	Vector Unpack High Signed Byte VX-form
000100 //// 11001 001110	Ė	XX			vupkhsw	v2.03 v2.07			292	Vector Unpack High Signed Word VX-form
000100 //// 01111 001110	Ė	XX			vupklpx	v2.07			293	Vector Unpack Low Pixel VX-form
000100 //// 01010 001110		XX			vupklsb	v2.03			290	Vector Unpack Low Signed Byte VX-form
000100 //// 01010 001110	Ė	XX			vupkish	v2.03			291	Vector Unpack Low Signed Byte VX-form
000100 //// 11011 001110	Ħ	XX			vupklsw	v2.03			292	Vector Unpack Low Signed Word VX-form
000100 10011 000100	Ť	XX			vxor	v2.03			408	Vector Logical XOR VX-form
011111 /// //// //// 00000 11110/	H	Х			wait	v3.0			1100	Wait X-form
011111 01001 11100.	Ϊ́	XXXX			xor[.]	P1		SR	100	XOR X-form
011010	ı	ХХХХ			xori	P1			100	XOR Immediate D-form
011011	ı	ХХХХ			xoris	P1			100	XOR Immediate Shifted D-form
111100 //// 10101 1001	Т	XX			xsabsdp	v2.06			666	VSX Scalar Absolute Double-Precision XX2-form
111111 00000 11001 00100/	Ι		BFP128		xsabsqp	v3.0			666	VSX Scalar Absolute Quad-Precision X-form
111100 00100 000	Ι	XX			xsadddp	v2.06			667	VSX Scalar Add Double-Precision XX3-form
					· · · · · · · · · · · · · · · · · · ·					l .

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 21 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 00000 00100.	1	Х	BFP128		xsaddqp[o]	v3.0			674	VSX Scalar Add Quad-Precision [using round to Odd] X-form
111100 00000 000	1	ХХ			xsaddsp	v2.07			672	VSX Scalar Add Single-Precision XX3-form
111100 00000 011	Ι	ХХ			xscmpeqdp	v3.0			678	VSX Scalar Compare Equal Double-Precision XX3-form
111111 00010 00100/	I	ХХ			xscmpeqqp	v3.1			679	VSX Scalar Compare Equal Quad-Precision X-form
111100// 00111 011/	1	ХХ			xscmpexpdp	v3.0			676	VSX Scalar Compare Exponents Double-Precision XX3-form
111111// 00101 00100/	Π	Х	BFP128		xscmpexpqp	v3.0			677	VSX Scalar Compare Exponents Quad-Precision X-form
111100 00010 011	ı	ХХ			xscmpgedp	v3.0			680	VSX Scalar Compare Greater Than or Equal Double-Precision XX3-form
111111 00110 00100/	I	ХХ			xscmpgeqp	v3.1			681	VSX Scalar Compare Greater Than or Equal Quad-Precision X-form
111100 00001 011	I	ХХ			xscmpgtdp	v3.0			682	VSX Scalar Compare Greater Than Double-Precision XX3-form
111111 00111 00100/	I	ХХ			xscmpgtqp	v3.1			683	VSX Scalar Compare Greater Than Quad-Precision X-form
111100// 00101 011/	I	ХХ			xscmpodp	v2.06			684	VSX Scalar Compare Ordered Double-Precision XX3-form
111111// 00100 00100/	Ι	Х	BFP128		xscmpoqp	v3.0			686	VSX Scalar Compare Ordered Quad-Precision X-form
111100// 00100 011/	I	ХХ			xscmpudp	v2.06			687	VSX Scalar Compare Unordered Double-Precision XX3-form
111111// 10100 00100/	I	Х	BFP128		xscmpuqp	v3.0			689	VSX Scalar Compare Unordered Quad-Precision X-form
111100 10110 000		ХХ			xscpsgndp	v2.06			690	VSX Scalar Copy Sign Double-Precision XX3-form
111111 00011 00100/		Х	BFP128		xscpsgnqp	v3.0			690	VSX Scalar Copy Sign Quad-Precision X-form
111100 10001 10101 1011	I	ХХ			xscvdphp	v3.0			691	VSX Scalar Convert with round Double-Precision to Half-Precision format XX2-form
111111 10110 11010 00100/	I	Х	BFP128		xscvdpqp	v3.0			692	VSX Scalar Convert Double-Precision to Quad-Precision format X-form
111100 ///// 10000 1001	I	ХХ			xscvdpsp	v2.06			693	VSX Scalar Convert with round Double-Precision to Single-Precision format XX2-form
111100 ///// 10000 1011	I	ХХ			xscvdpspn	v2.07			694	VSX Scalar Convert Scalar Single-Precision to Vector Single-Precision format Non-signalling XX2-form
111100 //// 10101 1000	I	ХХ			xscvdpsxds	v2.06			695	VSX Scalar Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 00101 1000	I	ХХ			xscvdpsxws	v2.06			697	VSX Scalar Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 10100 1000	I	XX			xscvdpuxds	v2.06			699	VSX Scalar Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 00100 1000	I	XX			xscvdpuxws	v2.06			701	VSX Scalar Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 10000 10101 1011	ı	ХХ			xscvhpdp	v3.0			703	VSX Scalar Convert Half-Precision to Double-Precision format XX2-form
111111 10100 11010 00100.	ı	Х	BFP128		xscvqpdp[o]	v3.0			704	VSX Scalar Convert with round Quad-Precision to Double-Precision format [using round to Odd] X-form
111111 11001 11010 00100/	I	Х	BFP128		xscvqpsdz	v3.0			705	VSX Scalar Convert with round to zero Quad-Precision to Signed Doubleword format X-form
111111 01000 11010 00100/	ı	ХХ			xscvqpsqz	v3.1			707	VSX Scalar Convert with round to zero Quad-Precision to Signed Quadword X-form
111111 01001 11010 00100/	I	Х	BFP128		xscvqpswz	v3.0			709	VSX Scalar Convert with round to zero Quad-Precision to Signed Word format X-form
111111 10001 11010 00100/	I	Х	BFP128		xscvqpudz	v3.0			711	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Doubleword format X-form
111111 00000 11010 00100/	I	ХХ			xscvqpuqz	v3.1			713	VSX Scalar Convert with round to zero Quad-Precision to Unsigned Quadword X-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 22 of 30)

111111	Out During
111100	orm
111100	n
111111	
111100	
111100	Signed Doubleword to
111111	Signed Doubleword to
111111	oubleword to
111100	
111100	
111100	Insigned Doubleword
111100	
111100	on [using round to Odd]
111111	on XX3-form
111100	
111100	
111100	Double-Precision
111100	Single-Precision
111110	Double-Precision
111100	Single-Precision
111100	recision [using round to
111100 10100 000. I .XX xsmaxdp v2.06 742 VSX Scalar Maximum Double-Pre 111100 10010 000. I .XX xsmaxjdp v3.0 748 VSX Scalar Maximum Type-J Dou XX3-form 111100 10001 000. I .XX xsmincdp v3.0 752 VSX Scalar Minimum Type-C Dou XX3-form 111111 10111 00100/ I .XX xsmincdp v3.1 754 VSX Scalar Minimum Type-C Qua	ouble-Precision
1111100 10010 000 I XX xsmaxjdp v3.0 748 VSX Scalar Maximum Type-J Dou XX3-form 111100 10001 000 I .XX xsmincdp v3.0 752 VSX Scalar Minimum Type-C Dou XX3-form 111111 10111 00100/ I .XX xsmincdp v3.1 754 VSX Scalar Minimum Type-C Qua	uad-Precision X-form
111100	
111111	
111111	uble-Precision
111100	ad-Precision X-form
111100	
111100	
111100	e-A Single-Precision
111100	e-M Double-Precision

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 23 of 30)

		y Subsets ²	Linux Optional Category ³	Optional Category ⁴						
Instruction ¹	Book	Compliancy	Linux Opti	Always Op	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 00011 001	I	ХХ			xsmsubmsp	v2.07			760	VSX Scalar Multiply-Subtract Type-M Single-Precision XX3-form
111111 01101 00100.	I	Х	BFP128		xsmsubqp[o]	v3.0			763	VSX Scalar Multiply-Subtract Quad-Precision [using round to Odd] X-form
111100 00110 000	I	ХХ			xsmuldp	v2.06			766	VSX Scalar Multiply Double-Precision XX3-form
111111 00001 00100.	1	Х	BFP128		xsmulqp[o]	v3.0			768	VSX Scalar Multiply Quad-Precision [using round to Odd] X-form
111100 00010 000		ХХ			xsmulsp	v2.07			770	VSX Scalar Multiply Single-Precision XX3-form
111100 ///// 10110 1001	I	ХХ			xsnabsdp	v2.06			772	VSX Scalar Negative Absolute Double-Precision XX2-form
111111 01000 11001 00100/	1	Х	BFP128		xsnabsqp	v3.0			772	VSX Scalar Negative Absolute Quad-Precision X-form
111100 //// 10111 1001 111111 10000 11001 00100/		XX	BFP128		xsnegdp	v2.06 v3.0			773 773	VSX Scalar Negate Double-Precision XX2-form VSX Scalar Negate Quad-Precision X-form
111100 10000 10100 001		XX	DIT 120		xsnegqp xsnmaddadp	v2.06			774	VSX Scalar Negative Multiply-Add Type-A
111100 10000 001	1	XX			xsnmaddasp	v2.07			779	Double-Precision XX3-form VSX Scalar Negative Multiply-Add Type-A
111100 10101 001		XX			xsnmaddmdp	v2.06			774	Single-Precision XX3-form VSX Scalar Negative Multiply-Add Type-M
111100 10001 001	I	XX			xsnmaddmsp	v2.07			779	Double-Precision XX3-form VSX Scalar Negative Multiply-Add Type-M Single-Precision XX3-form
111111 01110 00100.	Ţ	Х	BFP128		xsnmaddqp[o]	v3.0			782	VSX Scalar Negative Multiply-Add Quad-Precision [using round to Odd] X-form
111100 10110 001	I	XX			xsnmsubadp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 10010 001	1	ХХ			xsnmsubasp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 10111 001	I	ХХ			xsnmsubmdp	v2.06			785	VSX Scalar Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 10011 001	I	ХХ			xsnmsubmsp	v2.07			788	VSX Scalar Negative Multiply-Subtract Type-M Single-Precision XX3-form
111111 01111 00100.	Ţ	Х	BFP128		xsnmsubqp[o]	v3.0			791	VSX Scalar Negative Multiply-Subtract Quad-Precision [using round to Odd] X-form
111100 ///// 00100 1001	I	ХХ			xsrdpi	v2.06			794	VSX Scalar Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 00110 1011	I	ХХ			xsrdpic	v2.06			795	VSX Scalar Round to Double-Precision Integer exact using Current rounding mode XX2-form
111100 ///// 00111 1001	I	ХХ			xsrdpim	v2.06			796	VSX Scalar Round to Double-Precision Integer using round toward -Infinity XX2-form
111100 ///// 00110 1001	I	ХХ			xsrdpip	v2.06			797	VSX Scalar Round to Double-Precision Integer using round toward +Infinity XX2-form
111100 ///// 00101 1001	I	ХХ			xsrdpiz	v2.06			798	VSX Scalar Round to Double-Precision Integer using round toward Zero XX2-form
111100 ///// 00101 1010	I	ХХ			xsredp	v2.06			799	VSX Scalar Reciprocal Estimate Double-Precision XX2-form
111100 ///// 00001 1010	I	ХХ			xsresp	v2.07			800	VSX Scalar Reciprocal Estimate Single-Precision XX2-form
111111 ////000 00101.	ı	Х	BFP128		xsrqpi[x]	v3.0			802	VSX Scalar Round to Quad-Precision Integer [with Inexact] Z23-form
111111 ////001 00101/	ı		BFP128		xsrqpxp	v3.0			804	VSX Scalar Round Quad-Precision to Double-Extended Precision Z23-form
111100 //// 10001 1001	I	ХХ			xsrsp	v2.07			806	VSX Scalar Round to Single-Precision XX2-form
111100 //// 00100 1010	I	ХХ			xsrsqrtedp	v2.06			807	VSX Scalar Reciprocal Square Root Estimate Double-Precision XX2-form
111100 ///// 00000 1010	ı	ХХ			xsrsqrtesp	v2.07			808	VSX Scalar Reciprocal Square Root Estimate Single-Precision XX2-form
111100 ///// 00100 1011		ХХ			xssqrtdp	v2.06			810	VSX Scalar Square Root Double-Precision XX2-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 24 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111111 11011 11001 00100.	I	Х	BFP128		xssqrtqp[o]	v3.0			812	VSX Scalar Square Root Quad-Precision [using round to Odd] X-form
111100 //// 00000 1011	ı	ХХ			xssqrtsp	v2.07			814	VSX Scalar Square Root Single-Precision XX2-form
111100 00101 000	I	ХХ			xssubdp	v2.06			816	VSX Scalar Subtract Double-Precision XX3-form
111111 10000 00100.	I	Х	BFP128		xssubqp[o]	v3.0			818	VSX Scalar Subtract Quad-Precision [using round to Odd] X-form
111100 00001 000	I	ХХ			xssubsp	v2.07			820	VSX Scalar Subtract Single-Precision XX3-form
111100// 00111 101/	I	ХХ			xstdivdp	v2.06			822	VSX Scalar Test for software Divide Double-Precision XX3-form
111100// //// 00110 1010./	I	XX			xstsqrtdp	v2.06			823	VSX Scalar Test for software Square Root Double-Precision XX2-form
111100 10110 1010./		ХХ			xststdcdp	v3.0			824	VSX Scalar Test Data Class Double-Precision XX2-form
111111 10110 00100/	ı	Х	BFP128		xststdcqp	v3.0			825	VSX Scalar Test Data Class Quad-Precision X-form
111100 10010 1010./		ХХ			xststdcsp	v3.0			826	VSX Scalar Test Data Class Single-Precision XX2-form
111100 00000 10101 1011./	I	ХХ			xsxexpdp	v3.0			827	VSX Scalar Extract Exponent Double-Precision XX2-form
111111 00010 11001 00100/	ı	Х	BFP128		xsxexpqp	v3.0			827	VSX Scalar Extract Exponent Quad-Precision X-form
111100 00001 10101 1011./	I	ХХ			xsxsigdp	v3.0			828	VSX Scalar Extract Significand Double-Precision XX2-form
111111 10010 11001 00100/	ı	Х	BFP128		xsxsigqp	v3.0			828	VSX Scalar Extract Significand Quad-Precision X-form
111100 //// 11101 1001		ХХ			xvabsdp	v2.06			829	VSX Vector Absolute Value Double-Precision XX2-form
111100 //// 11001 1001		ХХ			xvabssp	v2.06			829	VSX Vector Absolute Value Single-Precision XX2-form
111100 01100 000		ХХ			xvadddp	v2.06			830	VSX Vector Add Double-Precision XX3-form
111100 01000 000		ХХ			xvaddsp	v2.06			834	VSX Vector Add Single-Precision XX3-form
111011// 00110 011/			MMA	MMA	xvbf16ger2	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) XX3-form
111011// 11110 010/	I		MMA	MMA	xvbf16ger2nn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Negative accumulate XX3-form
111011// 01110 010/	I		MMA	MMA	xvbf16ger2np	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Negative multiply, Positive accumulate XX3-form
111011// 10110 010/	I		MMA	MMA	xvbf16ger2pn	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Negative accumulate XX3-form
111011// 00110 010/	I		MMA	MMA	xvbf16ger2pp	v3.1			836	VSX Vector bfloat16 GER (Rank-2 Update) Positive multiply, Positive accumulate XX3-form
1111001100 011	I	ХХ			xvcmpeqdp[.]	v2.06			841	VSX Vector Compare Equal To Double-Precision XX3-form
1111001000 011	I	ХХ			xvcmpeqsp[.]	v2.06			842	VSX Vector Compare Equal To Single-Precision XX3-form
1111001110 011	I	ХХ			xvcmpgedp[.]	v2.06			843	VSX Vector Compare Greater Than or Equal To Double-Precision XX3-form
1111001010 011	I	ХХ			xvcmpgesp[.]	v2.06			844	VSX Vector Compare Greater Than or Equal To Single-Precision XX3-form
1111001101 011	I	ХХ			xvcmpgtdp[.]	v2.06			845	VSX Vector Compare Greater Than Double-Precision XX3-form
1111001001 011	I	ХХ			xvcmpgtsp[.]	v2.06			846	VSX Vector Compare Greater Than Single-Precision XX3-form
111100	I	ХХ			xvcpsgndp	v2.06			847	VSX Vector Copy Sign Double-Precision XX3-form
111100 11010 000	I	ХХ			xvcpsgnsp	v2.06			847	VSX Vector Copy Sign Single-Precision XX3-form
111100 10000 11101 1011	I	ХХ			xvcvbf16sp	v3.1			848	VSX Vector Convert bfloat16 to Single-Precision format Non-signaling XX2-form
111100 ///// 11000 1001	I	XX			xvcvdpsp	v2.06			849	VSX Vector Convert with round Double-Precision to Single-Precision format XX2-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 25 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 ///// 11101 1000	I	XX			xvcvdpsxds	v2.06			850	VSX Vector Convert with round to zero Double-Precision to Signed Doubleword format XX2-form
111100 ///// 01101 1000	I	ХХ			xvcvdpsxws	v2.06			852	VSX Vector Convert with round to zero Double-Precision to Signed Word format XX2-form
111100 ///// 11100 1000	I	XX			xvcvdpuxds	v2.06			854	VSX Vector Convert with round to zero Double-Precision to Unsigned Doubleword format XX2-form
111100 ///// 01100 1000	I	XX			xvcvdpuxws	v2.06			856	VSX Vector Convert with round to zero Double-Precision to Unsigned Word format XX2-form
111100 11000 11101 1011	I	ХХ			xvcvhpsp	v3.0			858	VSX Vector Convert Half-Precision to Single-Precision format XX2-form
111100 10001 11101 1011	ı	ХХ			xvcvspbf16	v3.1			859	VSX Vector Convert with round Single-Precision to bfloat16 format XX2-form
111100 ///// 11100 1001	ı	ХХ			xvcvspdp	v2.06			860	VSX Vector Convert Single-Precision to Double-Precision format XX2-form
111100 11001 11101 1011	ı	ХХ			xvcvsphp	v3.0			861	VSX Vector Convert with round Single-Precision to Half-Precision format XX2-form
111100 ///// 11001 1000	I	ХХ			xvcvspsxds	v2.06			862	VSX Vector Convert with round to zero Single-Precision to Signed Doubleword format XX2-form
111100 ///// 01001 1000	I	ХХ			xvcvspsxws	v2.06			864	VSX Vector Convert with round to zero Single-Precision to Signed Word format XX2-form
111100 ///// 11000 1000	I	ХХ			xvcvspuxds	v2.06			866	VSX Vector Convert with round to zero Single-Precision to Unsigned Doubleword format XX2-form
111100 ///// 01000 1000	ı	ХХ			xvcvspuxws	v2.06			868	VSX Vector Convert with round to zero Single-Precision to Unsigned Word format XX2-form
111100 ///// 11111 1000	ı	ХХ			xvcvsxddp	v2.06			870	VSX Vector Convert with round Signed Doubleword to Double-Precision format XX2-form
111100 ///// 11011 1000	I	ХХ			xvcvsxdsp	v2.06			871	VSX Vector Convert with round Signed Doubleword to Single-Precision format XX2-form
111100 ///// 01111 1000	I	ХХ			xvcvsxwdp	v2.06			872	VSX Vector Convert Signed Word to Double-Precision format XX2-form
111100 ///// 01011 1000	I	ХХ			xvcvsxwsp	v2.06			872	VSX Vector Convert with round Signed Word to Single-Precision format XX2-form
111100 ///// 11110 1000	I	ХХ			xvcvuxddp	v2.06			873	VSX Vector Convert with round Unsigned Doubleword to Double-Precision format XX2-form
111100 ///// 11010 1000	I	ХХ			xvcvuxdsp	v2.06			874	VSX Vector Convert with round Unsigned Doubleword to Single-Precision format XX2-form
111100 ///// 01110 1000	I	ХХ			xvcvuxwdp	v2.06			875	VSX Vector Convert Unsigned Word to Double-Precision format XX2-form
111100 ///// 01010 1000	I	ХХ			xvcvuxwsp	v2.06			875	VSX Vector Convert with round Unsigned Word to Single-Precision format XX2-form
111100 01111 000	I	ХХ			xvdivdp	v2.06			876	VSX Vector Divide Double-Precision XX3-form
111100 01011 000	ı	ХХ			xvdivsp	v2.06			878	VSX Vector Divide Single-Precision XX3-form
111011// 00010 011/	1		MMA	MMA	xvf16ger2	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) XX3-form
111011// 11010 010/	I		MMA	MMA	xvf16ger2nn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Negative accumulate XX3-form
111011// 01010 010/	I		MMA	MMA	xvf16ger2np	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Negative multiply, Positive accumulate XX3-form
111011// 10010 010/	I		MMA	MMA	xvf16ger2pn	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Negative accumulate XX3-form
111011// 00010 010/	I		MMA	MMA	xvf16ger2pp	v3.1			880	VSX Vector 16-bit Floating-Point GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
111011// 00011 011/	I		MMA	MMA	xvf32ger	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) XX3-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 26 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111011// 11011 010/	I		MMA	MMA	xvf32gernn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
111011// 01011 010/	I		MMA	MMA	xvf32gernp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
111011// 10011 010/	I		MMA	MMA	xvf32gerpn	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
111011// 00011 010/	I		MMA	MMA	xvf32gerpp	v3.1			884	VSX Vector 32-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
111011// 00111 011/	I		MMA	MMA	xvf64ger	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) XX3-form
111011// 11111 010/	I		MMA	MMA	xvf64gernn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Negative accumulate XX3-form
111011// 01111 010/	I		MMA	MMA	xvf64gernp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Negative multiply, Positive accumulate XX3-form
111011// 10111 010/	I		MMA	MMA	xvf64gerpn	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Negative accumulate XX3-form
111011// 00111 010/	I		MMA	MMA	xvf64gerpp	v3.1			888	VSX Vector 64-bit Floating-Point GER (rank-1 update) Positive multiply, Positive accumulate XX3-form
111011// 01001 011/	I		MMA	MMA	xvi16ger2	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) XX3-form
111011// 01101 011/	I		MMA	MMA	xvi16ger2pp	v3.1			900	VSX Vector 16-bit Signed Integer GER (rank-2 update) Positive multiply, Positive accumulate XX3-form
111011// 00101 011/	I		MMA	MMA	xvi16ger2s	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation XX3-form
111011// 00101 010/	ı		MMA	MMA	xvi16ger2spp	v3.1			902	VSX Vector 16-bit Signed Integer GER (rank-2 update) with Saturation Positive multiply, Positive accumulate XX3-form
111011// 00100 011/	I		MMA	MMA	xvi4ger8	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) XX3-form
111011// 00100 010/	I		MMA	MMA	xvi4ger8pp	v3.1			892	VSX Vector 4-bit Signed Integer GER (rank-8 update) Positive multiply, Positive accumulate XX3-form
111011// 00000 011/	I		MMA	MMA	xvi8ger4	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) XX3-form
111011// 00000 010/	ı		MMA	MMA	xvi8ger4pp	v3.1			895	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) Positive multiply, Positive accumulate XX3-form
111011// 01100 011/	I		MMA	MMA	xvi8ger4spp	v3.1			898	VSX Vector 8-bit Signed/Unsigned Integer GER (rank-4 update) with Saturate Positive multiply, Positive accumulate XX3-form
111100 11111 000 111100 11011 000		XX			xviexpdp xviexpsp	v3.0 v3.0			905 905	VSX Vector Insert Exponent Double-Precision XX3-form VSX Vector Insert Exponent Single-Precision XX3-form
111100 01100 001	ı	XX			xvmaddadp	v2.06			906	VSX Vector Multiply-Add Type-A Double-Precision XX3-form
111100 01000 001	ı	XX			xvmaddasp	v2.06			909	VSX Vector Multiply-Add Type-A Single-Precision XX3-form
111100 01101 001	I	XX			xvmaddmdp	v2.06			906	VSX Vector Multiply-Add Type-M Double-Precision XX3-form
111100 01001 001	ı	XX			xvmaddmsp	v2.06			909	VSX Vector Multiply-Add Type-M Single-Precision XX3-form
111100 11100 000	I	ХХ			xvmaxdp	v2.06			912	VSX Vector Maximum Double-Precision XX3-form
111100 11000 000		ХХ			xvmaxsp	v2.06			914	VSX Vector Maximum Single-Precision XX3-form
111100 11101 000		XX			xvmindp	v2.06			916	VSX Vector Minimum Double-Precision XX3-form
111100 11001 000		XX			xvminsp	v2.06			918	VSX Vector Minimum Single-Precision XX3-form VSX Vector Multiply-Subtract Type-A Double-Precision
111100 01110 001		XX			xvmsubadp	v2.06			920	XX3-form VSX Vector Multiply-Subtract Type-A Single-Precision
111100 01010 001	ı	ХХ			xvmsubasp	v2.06			923	XX3-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 27 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 01111 001	1	ХХ			xvmsubmdp	v2.06			920	VSX Vector Multiply-Subtract Type-M Double-Precision XX3-form
111100 01011 001	I	ХХ			xvmsubmsp	v2.06			923	VSX Vector Multiply-Subtract Type-M Single-Precision XX3-form
111100 01110 000		ХХ			xvmuldp	v2.06			926	VSX Vector Multiply Double-Precision XX3-form
111100 01010 000	-	ХХ			xvmulsp	v2.06			928	VSX Vector Multiply Single-Precision XX3-form
111100 ///// 11110 1001	I	ХХ			xvnabsdp	v2.06			930	VSX Vector Negative Absolute Double-Precision XX2-form
111100 ///// 11010 1001	Ι	ХХ			xvnabssp	v2.06			930	VSX Vector Negative Absolute Single-Precision XX2-form
111100 ///// 11111 1001		ХХ			xvnegdp	v2.06			931	VSX Vector Negate Double-Precision XX2-form
111100 ///// 11011 1001		ХХ			xvnegsp	v2.06			931	VSX Vector Negate Single-Precision XX2-form
111100 11100 001	Ι	ХХ			xvnmaddadp	v2.06			932	VSX Vector Negative Multiply-Add Type-A Double-Precision XX3-form
111100 11000 001		ХХ			xvnmaddasp	v2.06			936	VSX Vector Negative Multiply-Add Type-A Single-Precision XX3-form
111100 11101 001	I	ХХ			xvnmaddmdp	v2.06			932	VSX Vector Negative Multiply-Add Type-M Double-Precision XX3-form
111100 11001 001	I	ХХ			xvnmaddmsp	v2.06			936	VSX Vector Negative Multiply-Add Type-M Single-Precision XX3-form
111100 11110 001		ХХ			xvnmsubadp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-A Double-Precision XX3-form
111100 11010 001	I	ХХ			xvnmsubasp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-A Single-Precision XX3-form
111100 11111 001	I	ХХ			xvnmsubmdp	v2.06			939	VSX Vector Negative Multiply-Subtract Type-M Double-Precision XX3-form
111100 11011 001	I	ХХ			xvnmsubmsp	v2.06			942	VSX Vector Negative Multiply-Subtract Type-M Single-Precision XX3-form
111100 ///// 01100 1001	I	ХХ			xvrdpi	v2.06			945	VSX Vector Round to Double-Precision Integer using round to Nearest Away XX2-form
111100 ///// 01110 1011	I	ХХ			xvrdpic	v2.06			946	VSX Vector Round to Double-Precision Integer Exact using Current rounding mode XX2-form
111100 ///// 01111 1001	I	ХХ			xvrdpim	v2.06			947	VSX Vector Round to Double-Precision Integer using round toward -Infinity XX2-form
111100 ///// 01110 1001	I	ХХ			xvrdpip	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward +Infinity XX2-form
111100 ///// 01101 1001	I	ХХ			xvrdpiz	v2.06			948	VSX Vector Round to Double-Precision Integer using round toward Zero XX2-form
111100 ///// 01101 1010	I	ХХ			xvredp	v2.06			949	VSX Vector Reciprocal Estimate Double-Precision XX2-form
111100 ///// 01001 1010	I	ХХ			xvresp	v2.06			950	VSX Vector Reciprocal Estimate Single-Precision XX2-form
111100 ///// 01000 1001	I	ХХ			xvrspi	v2.06			951	VSX Vector Round to Single-Precision Integer using round to Nearest Away XX2-form
111100 ///// 01010 1011	I	ХХ			xvrspic	v2.06			952	VSX Vector Round to Single-Precision Integer Exact using Current rounding mode XX2-form
111100 ///// 01011 1001	I	ХХ			xvrspim	v2.06			953	VSX Vector Round to Single-Precision Integer using round toward -Infinity XX2-form
111100 ///// 01010 1001	I	ХХ			xvrspip	v2.06			954	VSX Vector Round to Single-Precision Integer using round toward +Infinity XX2-form
111100 ///// 01001 1001	I	ХХ			xvrspiz	v2.06			954	VSX Vector Round to Single-Precision Integer using round toward Zero XX2-form
111100 ///// 01100 1010	I	ХХ			xvrsqrtedp	v2.06			955	VSX Vector Reciprocal Square Root Estimate Double-Precision XX2-form
111100 ///// 01000 1010	I	ХХ			xvrsqrtesp	v2.06			956	VSX Vector Reciprocal Square Root Estimate Single-Precision XX2-form
111100 ///// 01100 1011		ХХ			xvsqrtdp	v2.06			957	VSX Vector Square Root Double-Precision XX2-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 28 of 30)

	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 ///// 01000 1011		ХХ			xvsqrtsp	v2.06			958	VSX Vector Square Root Single-Precision XX2-form
111100 01101 000		ХХ			xvsubdp	v2.06			959	VSX Vector Subtract Double-Precision XX3-form
111100 01001 000		ХХ			xvsubsp	v2.06			961	VSX Vector Subtract Single-Precision XX3-form
111100// 01111 101/	I	XX			xvtdivdp	v2.06			963	VSX Vector Test for software Divide Double-Precision XX3-form
111100// 01011 101/	I	ХХ			xvtdivsp	v2.06			964	VSX Vector Test for software Divide Single-Precision XX3-form
111100// 00010 11101 1011./		ХХ			xvtlsbb	v3.1			968	VSX Vector Test Least-Significant Bit by Byte XX2-form
111100// //// 01110 1010./	I	ХХ			xvtsqrtdp	v2.06			965	VSX Vector Test for software Square Root Double-Precision XX2-form
111100// //// 01010 1010./	I	XX			xvtsqrtsp	v2.06			965	VSX Vector Test for software Square Root Single-Precision XX2-form
111100 1111. 101	1	ХХ			xvtstdcdp	v3.0			966	VSX Vector Test Data Class Double-Precision XX2-for
111100 1101. 101		ХХ			xvtstdcsp	v3.0			967	VSX Vector Test Data Class Single-Precision XX2-form
111100 00000 11101 1011	I	XX			xvxexpdp	v3.0			969	VSX Vector Extract Exponent Double-Precision XX2-form
111100 01000 11101 1011	I	XX			xvxexpsp	v3.0			969	VSX Vector Extract Exponent Single-Precision XX2-form
111100 00001 11101 1011	I	XX			xvxsigdp	v3.0			970	VSX Vector Extract Significand Double-Precision XX2-form
111100 01001 11101 1011	I	XX			xvxsigsp	v3.0			970	VSX Vector Extract Significand Single-Precision XX2-form
000001 01000 0/// //// //// //// //// 100001 00	I	ХХ			xxblendvb	v3.1			971	VSX Vector Blend Variable Byte 8RR:XX4-form
000001 01000 0//// ///// ///// ///// 100001	I	XX			xxblendvd	v3.1			972	VSX Vector Blend Variable Doubleword 8RR:XX4-forn
000001 01000 0/// //// //// //// 100001	I	XX			xxblendvh	v3.1			971	VSX Vector Blend Variable Halfword 8RR:XX4-form
000001 01000 0/// //// //// //// 100001 10	Ι	ХХ			xxblendvw	v3.1			972	VSX Vector Blend Variable Word 8RR:XX4-form
111100 10111 11101 1011		ХХ			xxbrd	v3.0			973	VSX Vector Byte-Reverse Doubleword XX2-form
111100 00111 11101 1011		ХХ			xxbrh	v3.0			974	VSX Vector Byte-Reverse Halfword XX2-form
111100 11111 11101 1011		ХХ			xxbrq	v3.0			975	VSX Vector Byte-Reverse Quadword XX2-form
111100 01111 11101 1011		ХХ			xxbrw	v3.0			976	VSX Vector Byte-Reverse Word XX2-form
000001 01000 0//// ///// /// 100010 01	I	XX			xxeval	v3.1			976	VSX Vector Evaluate 8RR-XX4-form
111100 / 01010 0101		ХХ			xxextractuw	v3.0			978	VSX Vector Extract Unsigned Word XX2-form
111100 11100 10100.		ХХ			xxgenpcvbm	v3.1			979	VSX Vector Generate PCV from Byte Mask X-form
111100 11101 10101.	I	ХХ			xxgenpcvdm	v3.1			985	VSX Vector Generate PCV from Doubleword Mask X-form
111100 11100 10101.		ХХ			xxgenpcvhm	v3.1			981	VSX Vector Generate PCV from Halfword Mask X-form
111100 11101 10100.	1	ХХ			xxgenpcvwm	v3.1			983	VSX Vector Generate PCV from Word Mask X-form
111100 / 01011 0101	1	XX			xxinsertw	v3.0			978	VSX Vector Insert Word XX2-form
111100 10000 010	_	ХХ			xxland	v2.06			988	VSX Vector Logical AND XX3-form
111100 10001 010		XX			xxlandc	v2.06			988	VSX Vector Logical AND with Complement XX3-form
111100 10111 010		XX		<u> </u>	xxleqv	v2.07			989	VSX Vector Logical Equivalence XX3-form
111100 10110 010 111100 10100 010	1	XX			xxlnand xxlnor	v2.07 v2.06	-		989 990	VSX Vector Logical NAND XX3-form VSX Vector Logical NOR XX3-form
111100 10100 010	+	XX			xxinor	v2.06			990	VSX Vector Logical NOR XX3-form VSX Vector Logical OR XX3-form
111100 10101 010	<u> </u>	XX			xxlorc	v2.06 v2.07			990	VSX Vector Logical OR XX3-form VSX Vector Logical OR with Complement XX3-form
111100 10011 010	÷	XX		 	xxlxor	v2.07			991	VSX Vector Logical XOR XX3-form
011111// 00000 //// 00101 10001/	$\dot{\top}$		MMA	MMA	xxmfacc	v2.00			993	VSX Move From Accumulator X-form
111100 00010 010	$\dot{\top}$	XX	THINIT'S	IVIIVI/A	xxmrghw	v2.06			992	VSX Vector Merge High Word XX3-form
	÷	XX		 	xxmrglw	v2.06		-	992	VSX Vector Merge Low Word XX3-form
111100 00110 010					IXXIIIUW	VZ.(JC)				I VON VECIOI IVIEIDE LOW WOLD AND-IOITI

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 29 of 30)

Instruction ¹	Book	Compliancy Subsets ²	Linux Optional Category ³	Always Optional Category ⁴	Mnemonic	Version ⁵	Privilege ⁶	Mode Dep ⁷	Page	Name
111100 00011 010	ļ	ХХ			xxperm	v3.0			995	VSX Vector Permute XX3-form
111100 0 01 010	ı	ХХ			xxpermdi	v2.06			996	VSX Vector Permute Doubleword Immediate XX3-form
111100 00111 010	-	ХХ			xxpermr	v3.0			995	VSX Vector Permute Right-indexed XX3-form
000001 01000 0/// //// //// //// /// 100010 00	1	ХХ			xxpermx	v3.1			997	VSX Vector Permute Extended 8RR:XX4-form
111100 11	-	ХХ			xxsel	v2.06			998	VSX Vector Select XX4-form
011111// 00011 //// 00101 10001/	-		MMA	MMA	xxsetaccz	v3.1			999	VSX Set Accumulator to Zero X-form
111100 000 010	I	ХХ			xxsldwi	v2.06			1000	VSX Vector Shift Left Double by Word Immediate XX3-form
000001 01000 0/// 100000 000	I	ХХ			xxsplti32dx	v3.1			1002	VSX Vector Splat Immediate32 Doubleword Indexed 8RR:D-form
111100 00 01011 01000.	I	ХХ			xxspltib	v3.0			1001	VSX Vector Splat Immediate Byte X-form
000001 01000 0//// 100000 0010.	I	ХХ			xxspltidp	v3.1			1001	VSX Vector Splat Immediate Double-Precision 8RR:D-form
000001 01000 0//// 100000 0011.	I	ХХ			xxspltiw	v3.1			1002	VSX Vector Splat Immediate Word 8RR:D-form
111100 /// 01010 0100	I	ХХ			xxspltw	v2.06			1003	VSX Vector Splat Word XX2-form

Figure 98. Power ISA AS Instruction Set Sorted by Mnemonic (Sheet 30 of 30)

1. Instruction

- Instruction bit that corresponds to a reserved field, must have a value of 0, otherwise invalid form.
- Instruction bit that corresponds to an operand bit, may have a value of either 0 or 1.
- Instruction bit that corresponds to an opcode bit having a value 0. Instruction bit that corresponds to an opcode bit having a value 1.

2. OpenPOWER Compliancy Subsets

- Instruction included in the Scalar Fixed-Point Compliancy subset
- Instruction included in the Scalar Fixed-Point + Floating-Point Compliancy subset. Instruction included in the Linux Compliancy subset. Instruction included in the AIX Compliancy subset. .X.. ..X.

3. Linux Optional Category

4440	
AMO	Instruction part of Atomic Memory Operations category.
BFP128	Instruction part of Quad-Precision Floating-Point category.
BHRB	Instruction part of Branch History Rolling Buffer category.
DFP	Instruction part of Decimal Floating-Point category.
EBB	Instruction part of Event-Based Branch category.
MMA	Instruction part of Matrix-Multiplication Assist category.

4. Always Optional Category

MMA Instruction part of Matrix-Multiplication Assist category.

5. Version

P1	Instruction introduced in POWER Architecture.
P2	Instruction introduced in POWER2 Architecture.
PPC	Instruction introduced in PowerPC Architecture prior to v2.00.
v2.00	Instruction introduced in PowerPC Architecture Version 2.00.
v2.01	Instruction introduced in PowerPC Architecture Version 2.01.
v2.02	Instruction introduced in PowerPC Architecture Version 2.02.
v2.03	Instruction introduced in Power ISA Version 2.03.
v2.04	Instruction introduced in Power ISA Version 2.04.
v2.05	Instruction introduced in Power ISA Version 2.05.
v2.06	Instruction introduced in Power ISA Version 2.06.
v2.07	Instruction introduced in Power ISA Version 2.07.
v3.0	Instruction introduced in Power ISA Version 3.0.
v3.0B	Instruction introduced in Power ISA Version 3.0B.
v3.0C	Instruction introduced in Power ISA Version 3.0C.
v3.1	Instruction introduced in Power ISA Version 3.1.

6. Privilege

Denotes an instruction that is treated as privileged.

Denotes an instruction that is treated as privileged or nonprivileged (or hypervisor-privileged for mtspr), depending on the 0

SPR or PMR number.

Ы HV

Denotes an instruction that is illegal in privileged state.

Denotes an instruction that can be executed only in hypervisor state.

Denotes an instruction that can be executed only in ultravisor state.

7. Mode Dependency.

Except as described below and in Section 1.10.3, "Effective Address Calculation", in Book I, all instructions are independent of whether the processor is in 32-bit or 64-bit mode.

CT If the instruction tests the Count Register, it tests the low-order 32 bits in 32-bit mode and all 64 bits in 64-bit mode.

The setting of status registers (such as XER and CR0) is mode-dependent.

SR SF=1 The instruction can be executed only in 64-bit mode.

Last Page - End of Document