CNTVCTSS

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

CNTVCTSS_EL0, Counter-timer Self-Synchronized Virtual Count Register

Purpose

Reads of CNTVCTSS_EL0 return the 64-bit physical count value minus a virtual offset.

Configuration

AArch64 System register CNTVCTSS_EL0 bits [63:0] are architecturally mapped to AArch32 System register CNTVCTSS[63:0].

This register is present only when FEAT_ECV is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to CNTVCTSS_EL0 are UNDEFINED.

All reads to the CNTVCTSS_EL0 occur in program order relative to reads to CNTVCT_EL0 or CNTVCTSS_EL0.

This register is a view of the CNTVCT_EL0 register for which reads appear to occur in program order relative to other instructions, without the need for any explicit synchronization. Reads of this register return a value consistent with the counter not being read until the read instruction is known to be non-speculative.

Attributes

Field descriptions

SSVirtualCount, bits [63:0]

Self-synchronized virtual count value.

When EL2 is implemented, if the access is not trapped, and any of the following are true, then reads of CNTVCTSS_EL0 from EL0 and EL1 return (PhysicalCountInt<63:0> - CNTVOFF_EL2<63:0>):

All of the following are true:
- The Effective value of HCR_EL2.{E2H, TGE} is not {1, 1}.
- CNTVCTSS_EL0 is read from EL0.
All of the following are true:
- The Effective value of HCR_EL2.E2H is 0.
- CNTVCTSS_EL0 is read from EL2.
CNTVCTSS_EL0 is read from EL1 or EL3.

Otherwise reads of CNTVCTSS_EL0 return PhysicalCountInt<63:0>.

PhysicalCountInt is defined by 'The Physical Counter'.

The reset behavior of this field is:

On a Warm reset, this field resets to an architecturally UNKNOWN value.

Accessing CNTVCTSS_EL0

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CNTVCTSS_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b0000	0b110

if !(IsFeatureImplemented(FEAT_ECV) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then if !ELIsInHost(EL0) && CNTKCTL_EL1().EL0VCTEN == '0' then if EL2Enabled() && HCR_EL2().TGE == '1' then AArch64_SystemAccessTrap(EL2, 0x18); else AArch64_SystemAccessTrap(EL1, 0x18); end; elsif ELIsInHost(EL0) && CNTHCTL_EL2().EL0VCTEN == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif EL2Enabled() && !ELIsInHost(EL0) && CNTHCTL_EL2().EL1TVCT == '1' then AArch64_SystemAccessTrap(EL2, 0x18); else if HaveEL(EL2) && (!EL2Enabled() || !ELIsInHost(EL0)) then X{64}(t) = PhysicalCountInt() - CNTVOFF_EL2(); elsif HaveEL(EL2) && IsFeatureImplemented(FEAT_AA32EL2) && !ELUsingAArch32(EL2) && (!EL2Enabled() || !ELIsInHost(EL0)) then X{64}(t) = PhysicalCountInt() - CNTVOFF(); else X{64}(t) = PhysicalCountInt(); end; end; elsif PSTATE.EL == EL1 then if EL2Enabled() && CNTHCTL_EL2().EL1TVCT == '1' then AArch64_SystemAccessTrap(EL2, 0x18); else if HaveEL(EL2) then X{64}(t) = PhysicalCountInt() - CNTVOFF_EL2(); else X{64}(t) = PhysicalCountInt(); end; end; elsif PSTATE.EL == EL2 then if HaveEL(EL2) && !ELIsInHost(EL2) then X{64}(t) = PhysicalCountInt() - CNTVOFF_EL2(); else X{64}(t) = PhysicalCountInt(); end; elsif PSTATE.EL == EL3 then if HaveEL(EL2) && IsFeatureImplemented(FEAT_AA64EL2) && !ELUsingAArch32(EL2) then X{64}(t) = PhysicalCountInt() - CNTVOFF_EL2(); elsif HaveEL(EL2) && IsFeatureImplemented(FEAT_AA32EL2) then X{64}(t) = PhysicalCountInt() - CNTVOFF(); else X{64}(t) = PhysicalCountInt(); end; end;

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSVirtualCount
SSVirtualCount