This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

CNTFRQ_EL0

CNTFRQ_EL0, Counter-timer Frequency Register

The CNTFRQ_EL0 characteristics are:

Purpose

This register is provided so that software can discover the effective frequency of the system counter. It must be programmed with this value as part of system initialization. The value of the register is not interpreted by hardware.

Configuration

AArch64 System register CNTFRQ_EL0 bits [31:0] are architecturally mapped to AArch32 System register CNTFRQ[31:0].

This register is present only when FEAT_AA64 is implemented. Otherwise, direct accesses to CNTFRQ_EL0 are UNDEFINED.

Attributes

CNTFRQ_EL0 is a 64-bit register.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
RES0
ClockFreq

Bits [63:32]

Reserved, RES0.

ClockFreq, bits [31:0]

Clock frequency. Indicates the effective frequency of the system counter, in Hz.

The reset behavior of this field is:

Accessing CNTFRQ_EL0

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CNTFRQ_EL0

op0op1CRnCRmop2
0b110b0110b11100b00000b000

if !IsFeatureImplemented(FEAT_AA64) then Undefined(); elsif PSTATE.EL == EL0 then if !ELIsInHost(EL0) && CNTKCTL_EL1().[EL0PCTEN,EL0VCTEN] == '00' then if EL2Enabled() && HCR_EL2().TGE == '1' then AArch64_SystemAccessTrap(EL2, 0x18); else AArch64_SystemAccessTrap(EL1, 0x18); end; elsif ELIsInHost(EL0) && CNTHCTL_EL2().[EL0PCTEN,EL0VCTEN] == '00' then AArch64_SystemAccessTrap(EL2, 0x18); else X{64}(t) = CNTFRQ_EL0(); end; elsif PSTATE.EL == EL1 then X{64}(t) = CNTFRQ_EL0(); elsif PSTATE.EL == EL2 then X{64}(t) = CNTFRQ_EL0(); elsif PSTATE.EL == EL3 then X{64}(t) = CNTFRQ_EL0(); end;

MSR CNTFRQ_EL0, <Xt>

op0op1CRnCRmop2
0b110b0110b11100b00000b000

if !IsFeatureImplemented(FEAT_AA64) then Undefined(); elsif IsHighestEL(PSTATE.EL) then CNTFRQ_EL0() = X{64}(t); else Undefined(); end;


2026-03-26 20:27:25, 2026-03_rel

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.