GCSPOPX

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

GCSPOPX, Guarded Control Stack Pop exception return record

Purpose

Loads a GCS exception return record from the location indicated by the current GCS pointer register, checks that the record is a GCS exception return record, and increments the current GCS pointer register by the size of a GCS exception return record.

Configuration

This instruction is present only when FEAT_GCS is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to GCSPOPX are UNDEFINED.

Attributes

Field descriptions

Executing GCSPOPX

Rt should be encoded as 0b11111. If the Rt field is not set to 0b11111, it is CONSTRAINED UNPREDICTABLE whether:

The instruction is UNDEFINED.
The instruction behaves as if the Rt field is set to 0b11111.

This system instruction is an alias of the SYS instruction.

Accesses to this instruction use the following encodings in the System instruction encoding space:

GCSPOPX

op0	op1	CRn	CRm	op2
0b01	0b000	0b0111	0b0111	0b110

if !(IsFeatureImplemented(FEAT_GCS) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then Undefined(); elsif PSTATE.EL == EL1 then if GCSEnabled(EL1) then GCSPOPX(); end; elsif PSTATE.EL == EL2 then if GCSEnabled(EL2) then GCSPOPX(); end; elsif PSTATE.EL == EL3 then if GCSEnabled(EL3) then GCSPOPX(); end; end;