GCSPUSHM

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

GCSPUSHM, Guarded Control Stack Push

Purpose

Decrements the current GCS pointer register by the size of a GCS procedure return record and stores an entry to the Guarded Control Stack.

Configuration

This instruction is present only when FEAT_GCS is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to GCSPUSHM are UNDEFINED.

Attributes

Field descriptions

Input, bits [63:0]

Executing GCSPUSHM

This system instruction is an alias of the SYS instruction.

Accesses to this instruction use the following encodings in the System instruction encoding space:

GCSPUSHM <Xt>

op0	op1	CRn	CRm	op2
0b01	0b011	0b0111	0b0111	0b000

if !(IsFeatureImplemented(FEAT_GCS) && IsFeatureImplemented(FEAT_AA64)) then Undefined(); elsif PSTATE.EL == EL0 then if (!EL2Enabled() || HCR_EL2().TGE != '1') && GCSCRE0_EL1().PUSHMEn == '0' then AArch64_SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && HCR_EL2().TGE == '1' && GCSCRE0_EL1().PUSHMEn == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif GCSEnabled(EL0) then GCSPUSHM(X{64}(t)); end; elsif PSTATE.EL == EL1 then if GCSCR_EL1().PUSHMEn == '0' then AArch64_SystemAccessTrap(EL1, 0x18); elsif EL2Enabled() && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) || SCR_EL3().FGTEn == '1') && HFGITR_EL2().nGCSPUSHM_EL1 == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif GCSEnabled(EL1) then GCSPUSHM(X{64}(t)); end; elsif PSTATE.EL == EL2 then if GCSCR_EL2().PUSHMEn == '0' then AArch64_SystemAccessTrap(EL2, 0x18); elsif GCSEnabled(EL2) then GCSPUSHM(X{64}(t)); end; elsif PSTATE.EL == EL3 then if GCSCR_EL3().PUSHMEn == '0' then AArch64_SystemAccessTrap(EL3, 0x18); elsif GCSEnabled(EL3) then GCSPUSHM(X{64}(t)); end; end;

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Input
Input