This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

TCO

TCO, Tag Check Override

The TCO characteristics are:

Purpose

When FEAT_MTE is implemented, this register allows tag checks to be disabled globally.

When FEAT_MTE2 is not implemented, it is IMPLEMENTATION DEFINED if accesses to this register access PSTATE.TCO or are RAZ/WI.

Configuration

This register is present only when FEAT_MTE is implemented. Otherwise, direct accesses to TCO are UNDEFINED.

Attributes

TCO is a 64-bit register.

Field descriptions

6362616059585756555453525150494847464544434241403938373635343332
313029282726252423222120191817161514131211109876543210
RES0
RES0TCORES0

Bits [63:26]

Reserved, RES0.

TCO, bit [25]

Allows memory tag checks to be globally disabled.

TCOMeaning
0b0

Loads and Stores are not affected by this control.

0b1

Loads and Stores are unchecked.

Bits [24:0]

Reserved, RES0.

Accessing TCO

For information about the operation of the MSR (immediate) accessor, see MSR (immediate).

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TCO

op0op1CRnCRmop2
0b110b0110b01000b00100b111

if !IsFeatureImplemented(FEAT_MTE) then Undefined(); elsif PSTATE.EL == EL0 then X{64}(t) = Zeros{38} :: PSTATE.TCO :: Zeros{25}; elsif PSTATE.EL == EL1 then X{64}(t) = Zeros{38} :: PSTATE.TCO :: Zeros{25}; elsif PSTATE.EL == EL2 then X{64}(t) = Zeros{38} :: PSTATE.TCO :: Zeros{25}; elsif PSTATE.EL == EL3 then X{64}(t) = Zeros{38} :: PSTATE.TCO :: Zeros{25}; end;

MSR TCO, <Xt>

op0op1CRnCRmop2
0b110b0110b01000b00100b111

if !IsFeatureImplemented(FEAT_MTE) then Undefined(); elsif PSTATE.EL == EL0 then PSTATE.TCO = X{64}(t)[25]; elsif PSTATE.EL == EL1 then PSTATE.TCO = X{64}(t)[25]; elsif PSTATE.EL == EL2 then PSTATE.TCO = X{64}(t)[25]; elsif PSTATE.EL == EL3 then PSTATE.TCO = X{64}(t)[25]; end;

MSR TCO, #<imm>

op0op1CRnop2
0b000b0110b01000b100

2026-03-26 20:27:25, 2026-03_rel

Copyright © 2010-2026 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.