PMPCSCTL

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

PMPCSCTL, PC Sample-based Profiling Control Register

Purpose

Configuration

This register is present only when FEAT_PCSRv8p9 is implemented and FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMPCSCTL are RES0.

Attributes

Field descriptions

Bits [63:5]

SS, bit [4]
When FEAT_PMUv3_SS is implemented:

Sample on Snapshot.

Controls whether the following registers are sampled on a PMU snapshot Capture event:

If FEAT_PMUv3_EXT32 is implemented: PMCID1SR, PMCID2SR, PMPCSR, and PMVIDSR.
If FEAT_PMUv3_EXT64 is implemented: PMCCIDSR, PMPCSR, and PMVCIDSR.

SS	Meaning
0b0	Sample on Read.
0b1	Sample on Snapshot.

The reset behavior of this field is:

On a Warm reset, this field resets to '0'.

Otherwise:

Bits [3:2]

IMP, bit [1]

Profiling enable implemented.

The value of this field is an IMPLEMENTATION DEFINED choice of:

IMP	Meaning
0b0	PMPCSCTL.EN reads-as-zero and ignores writes.
0b1	PMPCSCTL.EN is a read-write control bit.

Access to this field is RO.

EN, bit [0]
When PMU.PMPCSCTL.IMP == '1':

PC Sample-based Profiling Enable.

EN	Meaning
0b0	PC Sample-based Profiling is suspended.
0b1	PC Sample-based Profiling is active.

The reset behavior of this field is:

On a Warm reset, this field resets to '0'.

Otherwise:

Accessing PMPCSCTL

Accesses to this register use the following encodings:

Accessible at offset 0xE50 from PMU

When DoubleLockStatus() or !IsCorePowered(), accesses to this register generate an error response.
When (FEAT_PMUv3_EXTPMN is not implemented, or !IsMostSecureAccess(addrdesc), or PMCCR().OSLO == '0') and OSLockStatus(), accesses to this register generate an error response.
Otherwise, accesses to this register are RW.

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0
RES0																											SS	RES0		IMP	EN

PMPCSCTL, PC Sample-based Profiling Control Register

Purpose

Configuration

Attributes

Field descriptions

Bits [63:5]

SS, bit [4]When FEAT_PMUv3_SS is implemented:

Otherwise:

Bits [3:2]

IMP, bit [1]

EN, bit [0]When PMU.PMPCSCTL.IMP == '1':

Otherwise:

Accessing PMPCSCTL

SS, bit [4]
When FEAT_PMUv3_SS is implemented:

EN, bit [0]
When PMU.PMPCSCTL.IMP == '1':