ERRPIDR0

This is a collection of Intel®’ IA32® Software Developer's Manuals (URL of the day) and AMD' AMD64 Architecture Programmer's Manual together with the related specifications, application notes, white papers, and change logs. The collection aims to keep all available revisions. It was originally created by Michal Necasek, see OS/2 Museum.

If you have a public document, related to the IA32® specifications and missing from the collection, please mail it to me. The content of this URL and all sub-ULRs is available for convenient bulk download by rsync x86docs password "" (empty).

ERRPIDR0, Peripheral Identification Register 0

Purpose

Configuration

Attributes

Field descriptions

Bits [31:8]

PART_0, bits [7:0]

Part number, which is selected by the designer of the component and stored as follows:

For a component with a 12-bit part number:
- ERRPIDR1.PART_1 contains part number bits [11:8].
- ERRPIDR0.PART_0 contains part number bits [7:0].
For a component with a 16-bit part number:
- ERRPIDR1.PART_1 contains part number bits [15:12].
- ERRPIDR0.PART_0 contains part number bits [11:4].
- ERRPIDR2.REVISION contains part number bits [3:0].

When a 12-bit part number is used, ERRPIDR2.REVISION indicates revision information.

The choice of using a 12-bit part number or 16-bit part number is specific to the designer of the component.

This field has an IMPLEMENTATION DEFINED value.

Access to this field is RO.

Accessing ERRPIDR0

This section shows the offset of ERRPIDR0 when FEAT_RASSA_4KB_GRP is implemented. If FEAT_RASSA_16KB_GRP or FEAT_RASSA_64KB_GRP is implemented, see 'RAS memory-mapped register views' for the offset of ERRPIDR0.

ERRPIDR0 can be accessed through the memory-mapped interfaces:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																								PART_0